# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:24 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 16:53:25 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:25 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 16:53:25 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:25 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:53:33 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:33 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 16:53:33 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:33 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 16:53:34 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:34 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 16:53:35 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:35 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 16:53:36 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:36 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 16:53:37 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:37 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 16:53:37 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:37 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 16:53:38 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:38 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 16:53:38 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:38 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 16:53:39 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:39 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 16:53:39 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:39 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 16:53:39 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:39 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 16:53:40 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:40 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 16:53:41 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:41 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 16:53:42 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:42 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 16:53:42 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:42 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 16:53:46 on Oct 07,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:46 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:53:46 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:53:46 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 16:53:47 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 16:53:47 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:0:
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp: In constructor 'SYSC_FPGA::SYSC_FPGA(sc_core::sc_module_name)':
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:57:49: error: no match for call to '(sc_core::sc_out<sc_dt::sc_bv<4> >) (sc_core::sc_out<sc_dt::sc_lv<4> >&)'
#          init_rd_req(cnn_layer_accel->init_rd_req);
#                                                  ^
# In file included from /home/software/mentor-2019/questasim/include/systemc/sc_signal.h:32:0,
#                  from /home/software/mentor-2019/questasim/include/systemc/sc_buffer.h:32,
#                  from /home/software/mentor-2019/questasim/include/systemc/systemc:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:7,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:350:10: note: candidate: void sc_core::sc_port_b<IF>::operator()(IF&) [with IF = sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> >]
#      void operator () ( IF& interface_ )
#           ^
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:350:10: note:   no known conversion for argument 1 from 'sc_core::sc_out<sc_dt::sc_lv<4> >' to 'sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> >&'
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:359:10: note: candidate: void sc_core::sc_port_b<IF>::operator()(sc_core::sc_port_b<IF>::port_type&) [with IF = sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> >; sc_core::sc_port_b<IF>::port_type = sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> > >]
#      void operator () ( port_type& parent_ )
#           ^
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:359:10: note:   no known conversion for argument 1 from 'sc_core::sc_out<sc_dt::sc_lv<4> >' to 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> > >::port_type& {aka sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_bv<4> > >&}'
# In file included from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:0:
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:58:55: error: no match for call to '(sc_core::sc_out<sc_dt::sc_lv<12> >) (sc_core::sc_out<sc_dt::sc_bv<12> >&)'
#          init_rd_req_id(cnn_layer_accel->init_rd_req_id);
#                                                        ^
# In file included from /home/software/mentor-2019/questasim/include/systemc/sc_signal.h:32:0,
#                  from /home/software/mentor-2019/questasim/include/systemc/sc_buffer.h:32,
#                  from /home/software/mentor-2019/questasim/include/systemc/systemc:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:7,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:350:10: note: candidate: void sc_core::sc_port_b<IF>::operator()(IF&) [with IF = sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> >]
#      void operator () ( IF& interface_ )
#           ^
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:350:10: note:   no known conversion for argument 1 from 'sc_core::sc_out<sc_dt::sc_bv<12> >' to 'sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> >&'
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:359:10: note: candidate: void sc_core::sc_port_b<IF>::operator()(sc_core::sc_port_b<IF>::port_type&) [with IF = sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> >; sc_core::sc_port_b<IF>::port_type = sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> > >]
#      void operator () ( port_type& parent_ )
#           ^
# /home/software/mentor-2019/questasim/include/systemc/sc_port.h:359:10: note:   no known conversion for argument 1 from 'sc_core::sc_out<sc_dt::sc_bv<12> >' to 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> > >::port_type& {aka sc_core::sc_port_b<sc_core::sc_signal_inout_if<sc_dt::sc_lv<12> > >&}'
# ** Error: (sccom-6142) Compilation failed.
# End time: 16:54:22 on Oct 07,2021, Elapsed time: 0:00:35
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/sccom failed.
# Error in macro ./sim_compile.do line 217
# /home/software/mentor-2019/questasim/linux_x86_64/sccom failed.
#     while executing
# "sccom -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y \
# 	-I $env(WORKSPACE_PATH)/cnn_layer_accel/model/inc/ \
# 	-I $env(WORKSPACE_PATH)/util/inc/ \
# 	-I $env(W..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:15 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 16:55:16 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:16 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 16:55:16 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:16 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:55:24 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:24 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 16:55:24 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:24 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 16:55:25 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:25 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 16:55:26 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:26 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 16:55:27 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:27 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 16:55:27 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:27 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 16:55:27 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:28 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 16:55:28 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:29 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 16:55:29 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:29 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 16:55:29 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:29 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 16:55:30 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:30 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 16:55:30 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:30 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 16:55:30 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:30 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 16:55:31 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:32 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 16:55:32 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:32 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 16:55:32 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:33 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 16:55:35 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:35 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:55:35 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:55:35 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 16:55:36 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 16:55:36 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# Exported modules:
# 	SYSC_FPGA
# End time: 16:56:12 on Oct 07,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lSYSC_FPGA_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 16:56:12 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 16:56:14 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
do startsim.do
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:56:46 on Oct 07,2021
# vopt -reportprogress 300 "+acc=npr" -L work -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L xpm -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.example_top work.glbl -o testbench_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	example_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# Optimizing 346 design-units (inlining 0/2299 module instances, 0/3386 cell instances, 302/302 UDP instances, 0/82 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
###### /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34):   parameter [31:0] INIT = 32'h00000000,
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34): (vopt-2687) Cell parameter values frozen at compile time
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(230): (vopt-2576) [BSOB] - Bit-select into 'init_wr_req' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) Start index 128 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) End index 159 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) Start index 12 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) End index 14 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) Start index 32 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) End index 39 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(237): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_vld' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(238): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_rdy' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) Start index 2048 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) End index 2559 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(243): (vopt-2576) [BSOB] - Bit-select into 'init_wr_cmpl' is out of bounds.
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module example_top(fast)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module example_top(fast__1)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# Optimized design name is testbench_opt
# End time: 16:56:57 on Oct 07,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 102
# vsim -lib work testbench_opt 
# Start time: 16:56:59 on Oct 07,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast__1)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading work.proj_package(fast)
# Loading work.example_top(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: ./example_top.sv(125).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (72) for port 'c0_ddr4_dq'. The port definition is at: ./example_top.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_t'. The port definition is at: ./example_top.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_c'. The port definition is at: ./example_top.sv(128).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# ** Error: (vsim-6513) Get interface failed: port is not bound: port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_id' (sc_out)
# In process: /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/main_process @ 0 s
# ** Fatal: Fatal SystemC error detected, exiting...
#    Time: 0 ps  Iteration: 1  Process: /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/main_process File: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp
quit -sim
# End time: 16:59:24 on Oct 07,2021, Elapsed time: 0:02:25
# Errors: 2, Warnings: 92
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:45 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 16:59:46 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:46 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 16:59:46 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:46 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:54 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:54 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 16:59:54 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:54 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 16:59:55 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:55 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 16:59:56 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:56 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 16:59:57 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:57 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 16:59:57 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:57 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 16:59:58 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:58 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 16:59:59 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:59 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 16:59:59 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:59 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 16:59:59 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:59:59 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:00:00 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:00 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:00:00 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:00 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:00:00 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:00 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:00:01 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:02 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:00:02 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:02 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:00:02 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:03 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:00:05 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:05 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:00:05 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:00:06 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:00:06 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:00:06 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:0:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:100:82: error: 's' does not name a type
#          sc_core::sc_out<sc_bv<MAX_FAS_RD_REQ> >             init_rd_req         ;s
#                                                                                   ^
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp: In member function 'void CNN_Layer_Accel::main_process()':
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:26:5: error: 'init_rd_req_id' was not declared in this scope
#      init_rd_req_id = "0x43210";    // 0100 0011 0010 0001 0000
#      ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:100:82: error: 's' does not name a type
#          sc_core::sc_out<sc_bv<MAX_FAS_RD_REQ> >             init_rd_req         ;s
#                                                                                   ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:0:
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:20:74: error: 's' does not name a type
#      sc_core::sc_out<sc_bv<MAX_FAS_RD_REQ> >      init_rd_req            ;s
#                                                                           ^
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp: In constructor 'SYSC_FPGA::SYSC_FPGA(sc_core::sc_module_name)':
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:58:41: error: 'struct CNN_Layer_Accel' has no member named 'init_rd_req_id'
#          init_rd_req_id(cnn_layer_accel->init_rd_req_id);
#                                          ^
# /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:58:55: error: 'init_rd_req_id' was not declared in this scope
#          init_rd_req_id(cnn_layer_accel->init_rd_req_id);
#                                                        ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 17:00:36 on Oct 07,2021, Elapsed time: 0:00:30
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/sccom failed.
# Error in macro ./sim_compile.do line 217
# /home/software/mentor-2019/questasim/linux_x86_64/sccom failed.
#     while executing
# "sccom -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y \
# 	-I $env(WORKSPACE_PATH)/cnn_layer_accel/model/inc/ \
# 	-I $env(WORKSPACE_PATH)/util/inc/ \
# 	-I $env(W..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:32 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:05:33 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:33 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:05:33 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:33 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:05:41 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:41 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:05:41 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:41 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:05:42 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:42 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:05:43 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:43 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:05:44 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:44 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:05:44 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:44 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:05:44 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:44 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:05:45 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:45 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:05:46 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:46 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:05:46 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:46 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:05:46 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:46 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:05:47 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:47 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:05:47 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:47 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:05:48 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:49 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:05:49 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:49 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:05:49 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:49 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:05:52 on Oct 07,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:52 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:05:52 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:05:52 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:05:53 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:05:53 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# Exported modules:
# 	SYSC_FPGA
# End time: 17:06:29 on Oct 07,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lSYSC_FPGA_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:06:29 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:06:31 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
do startsim.do
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:07:05 on Oct 07,2021
# vopt -reportprogress 300 "+acc=npr" -L work -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L xpm -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.example_top work.glbl -o testbench_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	example_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# Optimizing 346 design-units (inlining 0/2299 module instances, 0/3386 cell instances, 302/302 UDP instances, 0/82 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
###### /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34):   parameter [31:0] INIT = 32'h00000000,
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34): (vopt-2687) Cell parameter values frozen at compile time
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(230): (vopt-2576) [BSOB] - Bit-select into 'init_wr_req' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) Start index 128 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) End index 159 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) Start index 12 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) End index 14 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) Start index 32 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) End index 39 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(237): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_vld' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(238): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_rdy' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) Start index 2048 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) End index 2559 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(243): (vopt-2576) [BSOB] - Bit-select into 'init_wr_cmpl' is out of bounds.
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module example_top(fast)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module example_top(fast__1)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# Optimized design name is testbench_opt
# End time: 17:07:16 on Oct 07,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 100
# vsim -lib work testbench_opt 
# Start time: 17:07:18 on Oct 07,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast__1)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading work.proj_package(fast)
# Loading work.example_top(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: ./example_top.sv(125).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (72) for port 'c0_ddr4_dq'. The port definition is at: ./example_top.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_t'. The port definition is at: ./example_top.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_c'. The port definition is at: ./example_top.sv(128).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_len is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_addr is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req is not bound to any channel.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# ** Error: (vsim-6513) Get interface failed: port is not bound: port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_id' (sc_out)
# In process: /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/main_process @ 0 s
# ** Fatal: Fatal SystemC error detected, exiting...
#    Time: 0 ps  Iteration: 1  Process: /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/main_process File: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp
quit -sim
# End time: 17:14:01 on Oct 07,2021, Elapsed time: 0:06:43
# Errors: 2, Warnings: 90
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:38 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:14:39 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:39 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:14:39 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:39 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:14:47 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:47 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:14:47 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:47 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:14:48 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:48 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:14:49 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:49 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:14:50 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:50 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:14:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:50 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:14:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:50 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:14:51 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:52 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:14:52 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:52 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:14:52 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:52 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:14:52 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:52 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:14:53 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:53 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:14:53 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:53 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:14:54 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:55 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:14:55 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:55 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:14:55 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:56 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:14:58 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:58 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:14:58 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:14:58 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:14:59 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:14:59 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# Exported modules:
# 	SYSC_FPGA
# End time: 17:15:35 on Oct 07,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lSYSC_FPGA_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:15:35 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:15:37 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
do startsim.do
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:16:14 on Oct 07,2021
# vopt -reportprogress 300 "+acc=npr" -L work -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L xpm -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.example_top work.glbl -o testbench_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	example_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# Optimizing 346 design-units (inlining 0/2299 module instances, 0/3386 cell instances, 302/302 UDP instances, 0/82 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
###### /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34):   parameter [31:0] INIT = 32'h00000000,
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34): (vopt-2687) Cell parameter values frozen at compile time
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(230): (vopt-2576) [BSOB] - Bit-select into 'init_wr_req' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) Start index 128 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(232): (vopt-2697) End index 159 of part-select into 'init_wr_addr' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) Start index 12 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(233): (vopt-2697) End index 14 of part-select into 'init_wr_req_id' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) Start index 32 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(236): (vopt-2697) End index 39 of part-select into 'init_wr_len' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(237): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_vld' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(238): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_rdy' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) Start index 2048 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(240): (vopt-2697) End index 2559 of part-select into 'init_wr_data' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(243): (vopt-2576) [BSOB] - Bit-select into 'init_wr_cmpl' is out of bounds.
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module example_top(fast)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module example_top(fast__1)
# ** Warning: ./example_top.sv(324): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(324): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# Optimized design name is testbench_opt
# End time: 17:16:26 on Oct 07,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 94
# vsim -lib work testbench_opt 
# Start time: 17:16:27 on Oct 07,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast__1)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading work.proj_package(fast)
# Loading work.example_top(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: ./example_top.sv(125).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (72) for port 'c0_ddr4_dq'. The port definition is at: ./example_top.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_t'. The port definition is at: ./example_top.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'c0_ddr4_dqs_c'. The port definition is at: ./example_top.sv(128).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top File: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dm_dbi_n'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (72) does not match connection size (8) for port 'c0_ddr4_dq'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(92).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_c'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'c0_ddr4_dqs_t'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv(94).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/u_ddr4 File: ./example_top.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S01_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(120).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S02_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(159).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S03_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(198).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'S04_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(237).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 404
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
quit -sim
# End time: 17:46:38 on Oct 07,2021, Elapsed time: 0:30:11
# Errors: 0, Warnings: 84
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:39 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:46:40 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:40 on Oct 07,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:46:40 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:40 on Oct 07,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:46:48 on Oct 07,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:48 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:46:48 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:48 on Oct 07,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:46:49 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:49 on Oct 07,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:46:50 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:50 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:46:51 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:51 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:46:51 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:51 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:46:51 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:52 on Oct 07,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:46:53 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:53 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:46:53 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:53 on Oct 07,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:46:53 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:53 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:46:54 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:54 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:46:54 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:54 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:46:54 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:54 on Oct 07,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:46:55 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:56 on Oct 07,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:46:56 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:56 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:46:56 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:57 on Oct 07,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:46:59 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:46:59 on Oct 07,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:47:00 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:00 on Oct 07,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:47:00 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEMORY -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:47:00 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:22:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# Exported modules:
# 	SYSC_FPGA
# End time: 17:47:37 on Oct 07,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lSYSC_FPGA_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:47:37 on Oct 07,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:47:39 on Oct 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
do startsim.do
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:44 on Oct 07,2021
# vopt -reportprogress 300 "+acc=npr" -L work -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L xpm -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.example_top work.glbl -o testbench_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	example_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vopt-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# Optimizing 346 design-units (inlining 0/2299 module instances, 0/3386 cell instances, 302/302 UDP instances, 0/82 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
###### /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34):   parameter [31:0] INIT = 32'h00000000,
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v(34): (vopt-2687) Cell parameter values frozen at compile time
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(238): (vopt-2576) [BSOB] - Bit-select into 'init_wr_data_rdy' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(243): (vopt-2576) [BSOB] - Bit-select into 'init_wr_cmpl' is out of bounds.
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module example_top(fast)
# ** Warning: ./example_top.sv(325): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module example_top(fast__1)
# ** Warning: ./example_top.sv(325): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
# ** Warning: ./example_top.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# Optimized design name is testbench_opt
# End time: 17:51:55 on Oct 07,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 85
# vsim -lib work testbench_opt 
# Start time: 17:51:57 on Oct 07,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast__1)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading work.proj_package(fast)
# Loading work.example_top(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /example_top/i0_axi_interconnect File: ./example_top.sv Line: 405
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_data_rdy is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_wr_req_ack is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_cmpl is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data_vld is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_data is not bound to any channel.
# ** Warning: (vsim-6627) Port /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/init_rd_req_ack is not bound to any channel.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
# Client connected to server
# [SYSC_FPGA_SHIM]: Hardware sent CONNECT_HARDWARE
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
