
../repos/sgerbino-table-2fdd8d0/bin/table_version_test:     file format elf32-littlearm


Disassembly of section .init:

00011a74 <.init>:
   11a74:	push	{r3, lr}
   11a78:	bl	11bd8 <_start@@Base+0x3c>
   11a7c:	pop	{r3, pc}

Disassembly of section .plt:

00011a80 <raise@plt-0x14>:
   11a80:	push	{lr}		; (str lr, [sp, #-4]!)
   11a84:	ldr	lr, [pc, #4]	; 11a90 <raise@plt-0x4>
   11a88:	add	lr, pc, lr
   11a8c:	ldr	pc, [lr, #8]!
   11a90:	andeq	r3, r1, r0, ror r5

00011a94 <raise@plt>:
   11a94:	add	ip, pc, #0, 12
   11a98:	add	ip, ip, #77824	; 0x13000
   11a9c:	ldr	pc, [ip, #1392]!	; 0x570

00011aa0 <strcmp@plt>:
   11aa0:	add	ip, pc, #0, 12
   11aa4:	add	ip, ip, #77824	; 0x13000
   11aa8:	ldr	pc, [ip, #1384]!	; 0x568

00011aac <printf@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #77824	; 0x13000
   11ab4:	ldr	pc, [ip, #1376]!	; 0x560

00011ab8 <free@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #77824	; 0x13000
   11ac0:	ldr	pc, [ip, #1368]!	; 0x558

00011ac4 <realloc@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #77824	; 0x13000
   11acc:	ldr	pc, [ip, #1360]!	; 0x550

00011ad0 <strcpy@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #77824	; 0x13000
   11ad8:	ldr	pc, [ip, #1352]!	; 0x548

00011adc <malloc@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #77824	; 0x13000
   11ae4:	ldr	pc, [ip, #1344]!	; 0x540

00011ae8 <__libc_start_main@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #77824	; 0x13000
   11af0:	ldr	pc, [ip, #1336]!	; 0x538

00011af4 <__gmon_start__@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #77824	; 0x13000
   11afc:	ldr	pc, [ip, #1328]!	; 0x530

00011b00 <strlen@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #77824	; 0x13000
   11b08:	ldr	pc, [ip, #1320]!	; 0x528

00011b0c <snprintf@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #77824	; 0x13000
   11b14:	ldr	pc, [ip, #1312]!	; 0x520

00011b18 <__isoc99_sscanf@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #77824	; 0x13000
   11b20:	ldr	pc, [ip, #1304]!	; 0x518

00011b24 <abort@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #77824	; 0x13000
   11b2c:	ldr	pc, [ip, #1296]!	; 0x510

Disassembly of section .text:

00011b30 <main@@Base>:
   11b30:	push	{r4, lr}
   11b34:	bl	122e8 <table_get_major_version@@Base>
   11b38:	mov	r1, r0
   11b3c:	ldr	r0, [pc, #72]	; 11b8c <main@@Base+0x5c>
   11b40:	add	r0, pc, r0
   11b44:	bl	11aac <printf@plt>
   11b48:	bl	122f0 <table_get_minor_version@@Base>
   11b4c:	mov	r1, r0
   11b50:	ldr	r0, [pc, #56]	; 11b90 <main@@Base+0x60>
   11b54:	add	r0, pc, r0
   11b58:	bl	11aac <printf@plt>
   11b5c:	bl	122f8 <table_get_patch_version@@Base>
   11b60:	mov	r1, r0
   11b64:	ldr	r0, [pc, #40]	; 11b94 <main@@Base+0x64>
   11b68:	add	r0, pc, r0
   11b6c:	bl	11aac <printf@plt>
   11b70:	bl	12300 <table_get_version@@Base>
   11b74:	mov	r1, r0
   11b78:	ldr	r0, [pc, #24]	; 11b98 <main@@Base+0x68>
   11b7c:	add	r0, pc, r0
   11b80:	bl	11aac <printf@plt>
   11b84:	mov	r0, #0
   11b88:	pop	{r4, pc}
   11b8c:			; <UNDEFINED> instruction: 0x00002db0
   11b90:			; <UNDEFINED> instruction: 0x00002db8
   11b94:	andeq	r2, r0, r0, asr #27
   11b98:	andeq	r2, r0, r8, asr #27

00011b9c <_start@@Base>:
   11b9c:	mov	fp, #0
   11ba0:	mov	lr, #0
   11ba4:	pop	{r1}		; (ldr r1, [sp], #4)
   11ba8:	mov	r2, sp
   11bac:	push	{r2}		; (str r2, [sp, #-4]!)
   11bb0:	push	{r0}		; (str r0, [sp, #-4]!)
   11bb4:	ldr	ip, [pc, #16]	; 11bcc <_start@@Base+0x30>
   11bb8:	push	{ip}		; (str ip, [sp, #-4]!)
   11bbc:	ldr	r0, [pc, #12]	; 11bd0 <_start@@Base+0x34>
   11bc0:	ldr	r3, [pc, #12]	; 11bd4 <_start@@Base+0x38>
   11bc4:	bl	11ae8 <__libc_start_main@plt>
   11bc8:	bl	11b24 <abort@plt>
   11bcc:	andeq	r4, r1, r8, ror #17
   11bd0:	andeq	r1, r1, r0, lsr fp
   11bd4:	andeq	r4, r1, r8, lsl #17
   11bd8:	ldr	r3, [pc, #20]	; 11bf4 <_start@@Base+0x58>
   11bdc:	ldr	r2, [pc, #20]	; 11bf8 <_start@@Base+0x5c>
   11be0:	add	r3, pc, r3
   11be4:	ldr	r2, [r3, r2]
   11be8:	cmp	r2, #0
   11bec:	bxeq	lr
   11bf0:	b	11af4 <__gmon_start__@plt>
   11bf4:	andeq	r3, r1, r8, lsl r4
   11bf8:	andeq	r0, r0, r4, rrx
   11bfc:	ldr	r3, [pc, #28]	; 11c20 <_start@@Base+0x84>
   11c00:	ldr	r0, [pc, #28]	; 11c24 <_start@@Base+0x88>
   11c04:	sub	r3, r3, r0
   11c08:	cmp	r3, #6
   11c0c:	bxls	lr
   11c10:	ldr	r3, [pc, #16]	; 11c28 <_start@@Base+0x8c>
   11c14:	cmp	r3, #0
   11c18:	bxeq	lr
   11c1c:	bx	r3
   11c20:	andeq	r5, r2, pc, lsr #1
   11c24:	andeq	r5, r2, ip, lsr #1
   11c28:	andeq	r0, r0, r0
   11c2c:	ldr	r1, [pc, #36]	; 11c58 <_start@@Base+0xbc>
   11c30:	ldr	r0, [pc, #36]	; 11c5c <_start@@Base+0xc0>
   11c34:	sub	r1, r1, r0
   11c38:	asr	r1, r1, #2
   11c3c:	add	r1, r1, r1, lsr #31
   11c40:	asrs	r1, r1, #1
   11c44:	bxeq	lr
   11c48:	ldr	r3, [pc, #16]	; 11c60 <_start@@Base+0xc4>
   11c4c:	cmp	r3, #0
   11c50:	bxeq	lr
   11c54:	bx	r3
   11c58:	andeq	r5, r2, ip, lsr #1
   11c5c:	andeq	r5, r2, ip, lsr #1
   11c60:	andeq	r0, r0, r0
   11c64:	push	{r4, lr}
   11c68:	ldr	r4, [pc, #24]	; 11c88 <_start@@Base+0xec>
   11c6c:	ldrb	r3, [r4]
   11c70:	cmp	r3, #0
   11c74:	popne	{r4, pc}
   11c78:	bl	11bfc <_start@@Base+0x60>
   11c7c:	mov	r3, #1
   11c80:	strb	r3, [r4]
   11c84:	pop	{r4, pc}
   11c88:	andeq	r5, r2, ip, lsr #1
   11c8c:	ldr	r0, [pc, #40]	; 11cbc <_start@@Base+0x120>
   11c90:	ldr	r3, [r0]
   11c94:	cmp	r3, #0
   11c98:	bne	11ca0 <_start@@Base+0x104>
   11c9c:	b	11c2c <_start@@Base+0x90>
   11ca0:	ldr	r3, [pc, #24]	; 11cc0 <_start@@Base+0x124>
   11ca4:	cmp	r3, #0
   11ca8:	beq	11c9c <_start@@Base+0x100>
   11cac:	push	{r4, lr}
   11cb0:	blx	r3
   11cb4:	pop	{r4, lr}
   11cb8:	b	11c2c <_start@@Base+0x90>
   11cbc:	andeq	r4, r2, r4, lsl pc
   11cc0:	andeq	r0, r0, r0

00011cc4 <table_init@@Base>:
   11cc4:	mov	r3, #0
   11cc8:	mov	r2, #10
   11ccc:	mov	r1, #20
   11cd0:	str	r1, [r0, #24]
   11cd4:	str	r3, [r0]
   11cd8:	str	r3, [r0, #4]
   11cdc:	str	r3, [r0, #12]
   11ce0:	str	r3, [r0, #16]
   11ce4:	str	r3, [r0, #20]
   11ce8:	str	r3, [r0, #28]
   11cec:	str	r3, [r0, #36]	; 0x24
   11cf0:	str	r3, [r0, #40]	; 0x28
   11cf4:	str	r3, [r0, #44]	; 0x2c
   11cf8:	str	r3, [r0, #32]
   11cfc:	str	r3, [r0, #52]	; 0x34
   11d00:	str	r2, [r0, #8]
   11d04:	str	r2, [r0, #48]	; 0x30
   11d08:	bx	lr

00011d0c <table_new@@Base>:
   11d0c:	push	{r4, lr}
   11d10:	mov	r0, #56	; 0x38
   11d14:	bl	11adc <malloc@plt>
   11d18:	mov	r4, r0
   11d1c:	bl	11cc4 <table_init@@Base>
   11d20:	mov	r0, r4
   11d24:	pop	{r4, pc}

00011d28 <table_destroy@@Base>:
   11d28:	push	{r4, r5, r6, lr}
   11d2c:	subs	r5, r0, #0
   11d30:	popeq	{r4, r5, r6, pc}
   11d34:	mvn	r2, #0
   11d38:	mov	r1, r2
   11d3c:	mov	r3, #64	; 0x40
   11d40:	bl	12558 <table_notify@@Base>
   11d44:	mov	r0, r5
   11d48:	bl	130d8 <table_get_row_length@@Base>
   11d4c:	subs	r6, r0, #0
   11d50:	movgt	r4, #0
   11d54:	ble	11d70 <table_destroy@@Base+0x48>
   11d58:	mov	r1, r4
   11d5c:	mov	r0, r5
   11d60:	add	r4, r4, #1
   11d64:	bl	131c4 <table_row_destroy@@Base>
   11d68:	cmp	r6, r4
   11d6c:	bne	11d58 <table_destroy@@Base+0x30>
   11d70:	ldr	r0, [r5, #16]
   11d74:	cmp	r0, #0
   11d78:	beq	11d80 <table_destroy@@Base+0x58>
   11d7c:	bl	11ab8 <free@plt>
   11d80:	mov	r0, r5
   11d84:	bl	125e0 <table_get_column_length@@Base>
   11d88:	subs	r6, r0, #0
   11d8c:	movgt	r4, #0
   11d90:	ble	11dac <table_destroy@@Base+0x84>
   11d94:	mov	r1, r4
   11d98:	mov	r0, r5
   11d9c:	add	r4, r4, #1
   11da0:	bl	12760 <table_column_destroy@@Base>
   11da4:	cmp	r6, r4
   11da8:	bne	11d94 <table_destroy@@Base+0x6c>
   11dac:	ldr	r0, [r5]
   11db0:	cmp	r0, #0
   11db4:	beq	11dbc <table_destroy@@Base+0x94>
   11db8:	bl	11ab8 <free@plt>
   11dbc:	ldr	r0, [r5, #36]	; 0x24
   11dc0:	cmp	r0, #0
   11dc4:	beq	11dcc <table_destroy@@Base+0xa4>
   11dc8:	bl	11ab8 <free@plt>
   11dcc:	ldr	r0, [r5, #40]	; 0x28
   11dd0:	cmp	r0, #0
   11dd4:	beq	11ddc <table_destroy@@Base+0xb4>
   11dd8:	bl	11ab8 <free@plt>
   11ddc:	ldr	r0, [r5, #44]	; 0x2c
   11de0:	cmp	r0, #0
   11de4:	popeq	{r4, r5, r6, pc}
   11de8:	pop	{r4, r5, r6, lr}
   11dec:	b	11ab8 <free@plt>

00011df0 <table_delete@@Base>:
   11df0:	push	{r4, lr}
   11df4:	mov	r4, r0
   11df8:	bl	11d28 <table_destroy@@Base>
   11dfc:	mov	r0, r4
   11e00:	pop	{r4, lr}
   11e04:	b	11ab8 <free@plt>

00011e08 <table_dupe@@Base>:
   11e08:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11e0c:	sub	sp, sp, #16
   11e10:	mov	r6, r0
   11e14:	bl	130d8 <table_get_row_length@@Base>
   11e18:	mov	r9, r0
   11e1c:	mov	r0, r6
   11e20:	bl	125e0 <table_get_column_length@@Base>
   11e24:	mov	r7, r0
   11e28:	bl	11d0c <table_new@@Base>
   11e2c:	cmp	r7, #0
   11e30:	movgt	r4, #0
   11e34:	mov	r8, r0
   11e38:	ble	11e74 <table_dupe@@Base+0x6c>
   11e3c:	mov	r1, r4
   11e40:	mov	r0, r6
   11e44:	bl	1290c <table_get_column_name@@Base>
   11e48:	mov	r1, r4
   11e4c:	add	r4, r4, #1
   11e50:	mov	r5, r0
   11e54:	mov	r0, r6
   11e58:	bl	128fc <table_get_column_data_type@@Base>
   11e5c:	mov	r1, r5
   11e60:	mov	r2, r0
   11e64:	mov	r0, r8
   11e68:	bl	12640 <table_add_column@@Base>
   11e6c:	cmp	r7, r4
   11e70:	bne	11e3c <table_dupe@@Base+0x34>
   11e74:	cmp	r9, #0
   11e78:	movgt	r5, #0
   11e7c:	addgt	sl, sp, #12
   11e80:	ble	11f50 <table_dupe@@Base+0x148>
   11e84:	mov	r0, r8
   11e88:	bl	13110 <table_add_row@@Base>
   11e8c:	cmp	r7, #0
   11e90:	movgt	r4, #0
   11e94:	ble	11f44 <table_dupe@@Base+0x13c>
   11e98:	mov	r1, r4
   11e9c:	mov	r0, r6
   11ea0:	bl	128fc <table_get_column_data_type@@Base>
   11ea4:	cmp	r0, #23
   11ea8:	addls	pc, pc, r0, lsl #2
   11eac:	b	11f38 <table_dupe@@Base+0x130>
   11eb0:	b	11fac <table_dupe@@Base+0x1a4>
   11eb4:	b	12220 <table_dupe@@Base+0x418>
   11eb8:	b	121f8 <table_dupe@@Base+0x3f0>
   11ebc:	b	121d0 <table_dupe@@Base+0x3c8>
   11ec0:	b	121a8 <table_dupe@@Base+0x3a0>
   11ec4:	b	122c0 <table_dupe@@Base+0x4b8>
   11ec8:	b	12298 <table_dupe@@Base+0x490>
   11ecc:	b	12270 <table_dupe@@Base+0x468>
   11ed0:	b	12248 <table_dupe@@Base+0x440>
   11ed4:	b	12180 <table_dupe@@Base+0x378>
   11ed8:	b	12158 <table_dupe@@Base+0x350>
   11edc:	b	12130 <table_dupe@@Base+0x328>
   11ee0:	b	12108 <table_dupe@@Base+0x300>
   11ee4:	b	120e0 <table_dupe@@Base+0x2d8>
   11ee8:	b	120b8 <table_dupe@@Base+0x2b0>
   11eec:	b	12090 <table_dupe@@Base+0x288>
   11ef0:	b	1206c <table_dupe@@Base+0x264>
   11ef4:	b	12048 <table_dupe@@Base+0x240>
   11ef8:	b	12024 <table_dupe@@Base+0x21c>
   11efc:	b	11ffc <table_dupe@@Base+0x1f4>
   11f00:	b	11fd4 <table_dupe@@Base+0x1cc>
   11f04:	b	11f84 <table_dupe@@Base+0x17c>
   11f08:	b	11f5c <table_dupe@@Base+0x154>
   11f0c:	b	11f10 <table_dupe@@Base+0x108>
   11f10:	mov	r2, r4
   11f14:	mov	r1, r5
   11f18:	mov	r0, r6
   11f1c:	bl	130d4 <table_get_ptr@@Base>
   11f20:	mov	r3, sl
   11f24:	mov	r2, r4
   11f28:	mov	r1, r5
   11f2c:	str	r0, [sp, #12]
   11f30:	mov	r0, r8
   11f34:	bl	139fc <table_set_ptr@@Base>
   11f38:	add	r4, r4, #1
   11f3c:	cmp	r7, r4
   11f40:	bne	11e98 <table_dupe@@Base+0x90>
   11f44:	add	r5, r5, #1
   11f48:	cmp	r9, r5
   11f4c:	bne	11e84 <table_dupe@@Base+0x7c>
   11f50:	mov	r0, r8
   11f54:	add	sp, sp, #16
   11f58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f5c:	mov	r2, r4
   11f60:	mov	r1, r5
   11f64:	mov	r0, r6
   11f68:	bl	12fd0 <table_get_bool@@Base>
   11f6c:	mov	r2, r4
   11f70:	mov	r1, r5
   11f74:	mov	r3, r0
   11f78:	mov	r0, r8
   11f7c:	bl	1369c <table_set_bool@@Base>
   11f80:	b	11f38 <table_dupe@@Base+0x130>
   11f84:	mov	r2, r4
   11f88:	mov	r1, r5
   11f8c:	mov	r0, r6
   11f90:	bl	130d0 <table_get_string@@Base>
   11f94:	mov	r2, r4
   11f98:	mov	r1, r5
   11f9c:	mov	r3, r0
   11fa0:	mov	r0, r8
   11fa4:	bl	13990 <table_set_string@@Base>
   11fa8:	b	11f38 <table_dupe@@Base+0x130>
   11fac:	mov	r2, r4
   11fb0:	mov	r1, r5
   11fb4:	mov	r0, r6
   11fb8:	bl	13000 <table_get_int@@Base>
   11fbc:	mov	r2, r4
   11fc0:	mov	r1, r5
   11fc4:	mov	r3, r0
   11fc8:	mov	r0, r8
   11fcc:	bl	136c4 <table_set_int@@Base>
   11fd0:	b	11f38 <table_dupe@@Base+0x130>
   11fd4:	mov	r2, r4
   11fd8:	mov	r1, r5
   11fdc:	mov	r0, r6
   11fe0:	bl	130b8 <table_get_uchar@@Base>
   11fe4:	mov	r2, r4
   11fe8:	mov	r1, r5
   11fec:	mov	r3, r0
   11ff0:	mov	r0, r8
   11ff4:	bl	139d4 <table_set_uchar@@Base>
   11ff8:	b	11f38 <table_dupe@@Base+0x130>
   11ffc:	mov	r2, r4
   12000:	mov	r1, r5
   12004:	mov	r0, r6
   12008:	bl	130c8 <table_get_char@@Base>
   1200c:	mov	r2, r4
   12010:	mov	r1, r5
   12014:	mov	r3, r0
   12018:	mov	r0, r8
   1201c:	bl	139ac <table_set_char@@Base>
   12020:	b	11f38 <table_dupe@@Base+0x130>
   12024:	mov	r2, r4
   12028:	mov	r1, r5
   1202c:	mov	r0, r6
   12030:	bl	130a8 <table_get_ldouble@@Base>
   12034:	mov	r2, r4
   12038:	mov	r1, r5
   1203c:	mov	r0, r8
   12040:	bl	1396c <table_set_ldouble@@Base>
   12044:	b	11f38 <table_dupe@@Base+0x130>
   12048:	mov	r2, r4
   1204c:	mov	r1, r5
   12050:	mov	r0, r6
   12054:	bl	13098 <table_get_double@@Base>
   12058:	mov	r2, r4
   1205c:	mov	r1, r5
   12060:	mov	r0, r8
   12064:	bl	13948 <table_set_double@@Base>
   12068:	b	11f38 <table_dupe@@Base+0x130>
   1206c:	mov	r2, r4
   12070:	mov	r1, r5
   12074:	mov	r0, r6
   12078:	bl	13088 <table_get_float@@Base>
   1207c:	mov	r2, r4
   12080:	mov	r1, r5
   12084:	mov	r0, r8
   12088:	bl	13924 <table_set_float@@Base>
   1208c:	b	11f38 <table_dupe@@Base+0x130>
   12090:	mov	r2, r4
   12094:	mov	r1, r5
   12098:	mov	r0, r6
   1209c:	bl	13074 <table_get_ullong@@Base>
   120a0:	mov	r2, r4
   120a4:	strd	r0, [sp]
   120a8:	mov	r1, r5
   120ac:	mov	r0, r8
   120b0:	bl	13904 <table_set_ullong@@Base>
   120b4:	b	11f38 <table_dupe@@Base+0x130>
   120b8:	mov	r2, r4
   120bc:	mov	r1, r5
   120c0:	mov	r0, r6
   120c4:	bl	13060 <table_get_llong@@Base>
   120c8:	mov	r2, r4
   120cc:	strd	r0, [sp]
   120d0:	mov	r1, r5
   120d4:	mov	r0, r8
   120d8:	bl	138e4 <table_set_llong@@Base>
   120dc:	b	11f38 <table_dupe@@Base+0x130>
   120e0:	mov	r2, r4
   120e4:	mov	r1, r5
   120e8:	mov	r0, r6
   120ec:	bl	13050 <table_get_ulong@@Base>
   120f0:	mov	r2, r4
   120f4:	mov	r1, r5
   120f8:	mov	r3, r0
   120fc:	mov	r0, r8
   12100:	bl	138bc <table_set_ulong@@Base>
   12104:	b	11f38 <table_dupe@@Base+0x130>
   12108:	mov	r2, r4
   1210c:	mov	r1, r5
   12110:	mov	r0, r6
   12114:	bl	13040 <table_get_long@@Base>
   12118:	mov	r2, r4
   1211c:	mov	r1, r5
   12120:	mov	r3, r0
   12124:	mov	r0, r8
   12128:	bl	13894 <table_set_long@@Base>
   1212c:	b	11f38 <table_dupe@@Base+0x130>
   12130:	mov	r2, r4
   12134:	mov	r1, r5
   12138:	mov	r0, r6
   1213c:	bl	1302c <table_get_ushort@@Base>
   12140:	mov	r2, r4
   12144:	mov	r1, r5
   12148:	mov	r3, r0
   1214c:	mov	r0, r8
   12150:	bl	1386c <table_set_ushort@@Base>
   12154:	b	11f38 <table_dupe@@Base+0x130>
   12158:	mov	r2, r4
   1215c:	mov	r1, r5
   12160:	mov	r0, r6
   12164:	bl	13018 <table_get_short@@Base>
   12168:	mov	r2, r4
   1216c:	mov	r1, r5
   12170:	mov	r3, r0
   12174:	mov	r0, r8
   12178:	bl	13844 <table_set_short@@Base>
   1217c:	b	11f38 <table_dupe@@Base+0x130>
   12180:	mov	r2, r4
   12184:	mov	r1, r5
   12188:	mov	r0, r6
   1218c:	bl	13084 <table_get_uint64@@Base>
   12190:	mov	r2, r4
   12194:	strd	r0, [sp]
   12198:	mov	r1, r5
   1219c:	mov	r0, r8
   121a0:	bl	13824 <table_set_uint64@@Base>
   121a4:	b	11f38 <table_dupe@@Base+0x130>
   121a8:	mov	r2, r4
   121ac:	mov	r1, r5
   121b0:	mov	r0, r6
   121b4:	bl	13028 <table_get_int16@@Base>
   121b8:	mov	r2, r4
   121bc:	mov	r1, r5
   121c0:	mov	r3, r0
   121c4:	mov	r0, r8
   121c8:	bl	13764 <table_set_int16@@Base>
   121cc:	b	11f38 <table_dupe@@Base+0x130>
   121d0:	mov	r2, r4
   121d4:	mov	r1, r5
   121d8:	mov	r0, r6
   121dc:	bl	130cc <table_get_uint8@@Base>
   121e0:	mov	r2, r4
   121e4:	mov	r1, r5
   121e8:	mov	r3, r0
   121ec:	mov	r0, r8
   121f0:	bl	1373c <table_set_uint8@@Base>
   121f4:	b	11f38 <table_dupe@@Base+0x130>
   121f8:	mov	r2, r4
   121fc:	mov	r1, r5
   12200:	mov	r0, r6
   12204:	bl	12fe0 <table_get_int8@@Base>
   12208:	mov	r2, r4
   1220c:	mov	r1, r5
   12210:	mov	r3, r0
   12214:	mov	r0, r8
   12218:	bl	13714 <table_set_int8@@Base>
   1221c:	b	11f38 <table_dupe@@Base+0x130>
   12220:	mov	r2, r4
   12224:	mov	r1, r5
   12228:	mov	r0, r6
   1222c:	bl	13014 <table_get_uint@@Base>
   12230:	mov	r2, r4
   12234:	mov	r1, r5
   12238:	mov	r3, r0
   1223c:	mov	r0, r8
   12240:	bl	136ec <table_set_uint@@Base>
   12244:	b	11f38 <table_dupe@@Base+0x130>
   12248:	mov	r2, r4
   1224c:	mov	r1, r5
   12250:	mov	r0, r6
   12254:	bl	13070 <table_get_int64@@Base>
   12258:	mov	r2, r4
   1225c:	strd	r0, [sp]
   12260:	mov	r1, r5
   12264:	mov	r0, r8
   12268:	bl	13804 <table_set_int64@@Base>
   1226c:	b	11f38 <table_dupe@@Base+0x130>
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r0, r6
   1227c:	bl	13004 <table_get_uint32@@Base>
   12280:	mov	r2, r4
   12284:	mov	r1, r5
   12288:	mov	r3, r0
   1228c:	mov	r0, r8
   12290:	bl	137dc <table_set_uint32@@Base>
   12294:	b	11f38 <table_dupe@@Base+0x130>
   12298:	mov	r2, r4
   1229c:	mov	r1, r5
   122a0:	mov	r0, r6
   122a4:	bl	12ff0 <table_get_int32@@Base>
   122a8:	mov	r2, r4
   122ac:	mov	r1, r5
   122b0:	mov	r3, r0
   122b4:	mov	r0, r8
   122b8:	bl	137b4 <table_set_int32@@Base>
   122bc:	b	11f38 <table_dupe@@Base+0x130>
   122c0:	mov	r2, r4
   122c4:	mov	r1, r5
   122c8:	mov	r0, r6
   122cc:	bl	1303c <table_get_uint16@@Base>
   122d0:	mov	r2, r4
   122d4:	mov	r1, r5
   122d8:	mov	r3, r0
   122dc:	mov	r0, r8
   122e0:	bl	1378c <table_set_uint16@@Base>
   122e4:	b	11f38 <table_dupe@@Base+0x130>

000122e8 <table_get_major_version@@Base>:
   122e8:	mov	r0, #0
   122ec:	bx	lr

000122f0 <table_get_minor_version@@Base>:
   122f0:	mov	r0, #0
   122f4:	bx	lr

000122f8 <table_get_patch_version@@Base>:
   122f8:	mov	r0, #0
   122fc:	bx	lr

00012300 <table_get_version@@Base>:
   12300:	ldr	r0, [pc, #4]	; 1230c <table_get_version@@Base+0xc>
   12304:	add	r0, pc, r0
   12308:	bx	lr
   1230c:	andeq	r2, r0, ip, lsr r6

00012310 <table_get_callback_length@@Base>:
   12310:	ldr	r0, [r0, #32]
   12314:	bx	lr

00012318 <table_register_callback@@Base>:
   12318:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1231c:	ldr	r5, [r0, #32]
   12320:	cmp	r5, #0
   12324:	ble	12380 <table_register_callback@@Base+0x68>
   12328:	ldr	lr, [r0, #36]	; 0x24
   1232c:	mov	ip, #0
   12330:	sub	lr, lr, #4
   12334:	b	12344 <table_register_callback@@Base+0x2c>
   12338:	add	ip, ip, #1
   1233c:	cmp	ip, r5
   12340:	beq	12380 <table_register_callback@@Base+0x68>
   12344:	ldr	r4, [lr, #4]!
   12348:	lsl	r6, ip, #2
   1234c:	cmp	r1, r4
   12350:	bne	12338 <table_register_callback@@Base+0x20>
   12354:	ldr	r4, [r0, #40]	; 0x28
   12358:	ldr	r4, [r4, ip, lsl #2]
   1235c:	cmp	r2, r4
   12360:	bne	12338 <table_register_callback@@Base+0x20>
   12364:	cmp	ip, #0
   12368:	beq	12380 <table_register_callback@@Base+0x68>
   1236c:	ldr	r1, [r0, #44]	; 0x2c
   12370:	ldr	r2, [r1, r6]
   12374:	orr	r3, r2, r3
   12378:	str	r3, [r1, r6]
   1237c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12380:	ldr	r8, [r0, #48]	; 0x30
   12384:	mov	r9, r1
   12388:	mov	r6, r0
   1238c:	mov	r1, r8
   12390:	mov	r0, r5
   12394:	mov	r7, r3
   12398:	mov	r4, r2
   1239c:	bl	14858 <table_cell_nullify@@Base+0x218>
   123a0:	cmp	r1, #0
   123a4:	beq	123d8 <table_register_callback@@Base+0xc0>
   123a8:	mov	r0, r6
   123ac:	bl	12310 <table_get_callback_length@@Base>
   123b0:	ldr	r3, [r6, #36]	; 0x24
   123b4:	str	r9, [r3, r0, lsl #2]
   123b8:	ldr	r3, [r6, #40]	; 0x28
   123bc:	str	r4, [r3, r0, lsl #2]
   123c0:	ldr	r3, [r6, #44]	; 0x2c
   123c4:	str	r7, [r3, r0, lsl #2]
   123c8:	ldr	r3, [r6, #32]
   123cc:	add	r3, r3, #1
   123d0:	str	r3, [r6, #32]
   123d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   123d8:	ldr	r1, [r6, #52]	; 0x34
   123dc:	ldr	r0, [r6, #36]	; 0x24
   123e0:	add	r1, r8, r1
   123e4:	str	r1, [r6, #52]	; 0x34
   123e8:	lsl	r1, r1, #2
   123ec:	bl	11ac4 <realloc@plt>
   123f0:	ldr	r1, [r6, #52]	; 0x34
   123f4:	lsl	r1, r1, #2
   123f8:	str	r0, [r6, #36]	; 0x24
   123fc:	ldr	r0, [r6, #40]	; 0x28
   12400:	bl	11ac4 <realloc@plt>
   12404:	ldr	r1, [r6, #52]	; 0x34
   12408:	lsl	r1, r1, #2
   1240c:	str	r0, [r6, #40]	; 0x28
   12410:	ldr	r0, [r6, #44]	; 0x2c
   12414:	bl	11ac4 <realloc@plt>
   12418:	str	r0, [r6, #44]	; 0x2c
   1241c:	b	123a8 <table_register_callback@@Base+0x90>

00012420 <table_unregister_callback@@Base>:
   12420:	push	{r4, r5, r6, lr}
   12424:	ldr	lr, [r0, #32]
   12428:	cmp	lr, #0
   1242c:	pople	{r4, r5, r6, pc}
   12430:	ldr	r6, [r0, #36]	; 0x24
   12434:	mov	r3, #0
   12438:	sub	r4, r6, #4
   1243c:	b	1244c <table_unregister_callback@@Base+0x2c>
   12440:	add	r3, r3, #1
   12444:	cmp	r3, lr
   12448:	beq	12518 <table_unregister_callback@@Base+0xf8>
   1244c:	ldr	r5, [r4, #4]!
   12450:	lsl	ip, r3, #2
   12454:	cmp	r1, r5
   12458:	bne	12440 <table_unregister_callback@@Base+0x20>
   1245c:	ldr	r5, [r0, #40]	; 0x28
   12460:	ldr	r5, [r5, r3, lsl #2]
   12464:	cmp	r2, r5
   12468:	bne	12440 <table_unregister_callback@@Base+0x20>
   1246c:	sub	lr, lr, #1
   12470:	cmp	lr, r3
   12474:	bgt	12480 <table_unregister_callback@@Base+0x60>
   12478:	b	124bc <table_unregister_callback@@Base+0x9c>
   1247c:	ldr	r6, [r0, #36]	; 0x24
   12480:	add	r2, ip, #4
   12484:	add	r3, r3, #1
   12488:	ldr	r1, [r6, r2]
   1248c:	str	r1, [r6, ip]
   12490:	ldr	r1, [r0, #40]	; 0x28
   12494:	ldr	lr, [r1, r2]
   12498:	str	lr, [r1, ip]
   1249c:	ldr	r1, [r0, #44]	; 0x2c
   124a0:	ldr	lr, [r1, r2]
   124a4:	str	lr, [r1, ip]
   124a8:	ldr	lr, [r0, #32]
   124ac:	mov	ip, r2
   124b0:	sub	lr, lr, #1
   124b4:	cmp	lr, r3
   124b8:	bgt	1247c <table_unregister_callback@@Base+0x5c>
   124bc:	ldr	r6, [r0, #48]	; 0x30
   124c0:	str	lr, [r0, #32]
   124c4:	mov	r4, r0
   124c8:	mov	r1, r6
   124cc:	mov	r0, lr
   124d0:	bl	14858 <table_cell_nullify@@Base+0x218>
   124d4:	cmp	r1, #0
   124d8:	popne	{r4, r5, r6, pc}
   124dc:	ldr	r5, [r4, #52]	; 0x34
   124e0:	sub	r5, r5, r6
   124e4:	cmp	r5, #0
   124e8:	str	r5, [r4, #52]	; 0x34
   124ec:	bne	1251c <table_unregister_callback@@Base+0xfc>
   124f0:	ldr	r0, [r4, #36]	; 0x24
   124f4:	bl	11ab8 <free@plt>
   124f8:	ldr	r0, [r4, #40]	; 0x28
   124fc:	bl	11ab8 <free@plt>
   12500:	ldr	r0, [r4, #44]	; 0x2c
   12504:	bl	11ab8 <free@plt>
   12508:	str	r5, [r4, #36]	; 0x24
   1250c:	str	r5, [r4, #40]	; 0x28
   12510:	str	r5, [r4, #44]	; 0x2c
   12514:	pop	{r4, r5, r6, pc}
   12518:	pop	{r4, r5, r6, pc}
   1251c:	lsl	r1, r5, #2
   12520:	ldr	r0, [r4, #36]	; 0x24
   12524:	bl	11ac4 <realloc@plt>
   12528:	ldr	r1, [r4, #52]	; 0x34
   1252c:	lsl	r1, r1, #2
   12530:	str	r0, [r4, #36]	; 0x24
   12534:	ldr	r0, [r4, #40]	; 0x28
   12538:	bl	11ac4 <realloc@plt>
   1253c:	ldr	r1, [r4, #52]	; 0x34
   12540:	lsl	r1, r1, #2
   12544:	str	r0, [r4, #40]	; 0x28
   12548:	ldr	r0, [r4, #44]	; 0x2c
   1254c:	bl	11ac4 <realloc@plt>
   12550:	str	r0, [r4, #44]	; 0x2c
   12554:	pop	{r4, r5, r6, pc}

00012558 <table_notify@@Base>:
   12558:	ldr	ip, [r0, #32]
   1255c:	cmp	ip, #0
   12560:	bxle	lr
   12564:	push	{r4, r5, r6, r7, r8, r9, lr}
   12568:	mov	r6, r3
   1256c:	sub	sp, sp, #12
   12570:	mov	r8, r2
   12574:	mov	r7, r1
   12578:	mov	r5, r0
   1257c:	mov	r4, #0
   12580:	b	12590 <table_notify@@Base+0x38>
   12584:	add	r4, r4, #1
   12588:	cmp	ip, r4
   1258c:	ble	125d8 <table_notify@@Base+0x80>
   12590:	ldr	r0, [r5, #44]	; 0x2c
   12594:	ldr	r0, [r0, r4, lsl #2]
   12598:	tst	r6, r0
   1259c:	beq	12584 <table_notify@@Base+0x2c>
   125a0:	ldr	r2, [r5, #40]	; 0x28
   125a4:	ldr	r0, [r5, #36]	; 0x24
   125a8:	mov	r3, r6
   125ac:	ldr	r1, [r2, r4, lsl #2]
   125b0:	mov	r2, r8
   125b4:	str	r1, [sp]
   125b8:	mov	r1, r7
   125bc:	ldr	r9, [r0, r4, lsl #2]
   125c0:	mov	r0, r5
   125c4:	blx	r9
   125c8:	ldr	ip, [r5, #32]
   125cc:	add	r4, r4, #1
   125d0:	cmp	ip, r4
   125d4:	bgt	12590 <table_notify@@Base+0x38>
   125d8:	add	sp, sp, #12
   125dc:	pop	{r4, r5, r6, r7, r8, r9, pc}

000125e0 <table_get_column_length@@Base>:
   125e0:	ldr	r0, [r0, #4]
   125e4:	bx	lr

000125e8 <table_get_col_ptr@@Base>:
   125e8:	add	r1, r1, r1, lsl #1
   125ec:	ldr	r0, [r0]
   125f0:	add	r0, r0, r1, lsl #2
   125f4:	bx	lr

000125f8 <table_column_init@@Base>:
   125f8:	push	{r4, r5, r6, r7, r8, lr}
   125fc:	mov	r5, r2
   12600:	mov	r7, r3
   12604:	ldr	r6, [sp, #24]
   12608:	bl	125e8 <table_get_col_ptr@@Base>
   1260c:	mov	r4, r0
   12610:	mov	r0, r5
   12614:	bl	11b00 <strlen@plt>
   12618:	add	r0, r0, #1
   1261c:	bl	11adc <malloc@plt>
   12620:	subs	r3, r0, #0
   12624:	str	r0, [r4]
   12628:	beq	12634 <table_column_init@@Base+0x3c>
   1262c:	mov	r1, r5
   12630:	bl	11ad0 <strcpy@plt>
   12634:	str	r7, [r4, #4]
   12638:	str	r6, [r4, #8]
   1263c:	pop	{r4, r5, r6, r7, r8, pc}

00012640 <table_add_column@@Base>:
   12640:	push	{r4, r5, r6, r7, r8, r9, lr}
   12644:	mov	r5, r0
   12648:	sub	sp, sp, #12
   1264c:	mov	r9, r1
   12650:	mov	r8, r2
   12654:	bl	125e0 <table_get_column_length@@Base>
   12658:	ldr	r6, [r5, #8]
   1265c:	mov	r1, r6
   12660:	bl	14858 <table_cell_nullify@@Base+0x218>
   12664:	subs	r4, r1, #0
   12668:	beq	126fc <table_add_column@@Base+0xbc>
   1266c:	mov	r0, r5
   12670:	bl	130d8 <table_get_row_length@@Base>
   12674:	mov	r6, r0
   12678:	mov	r0, r5
   1267c:	bl	125e0 <table_get_column_length@@Base>
   12680:	mov	r7, r0
   12684:	mov	r0, r8
   12688:	bl	12dc0 <table_get_default_compare_function_for_data_type@@Base>
   1268c:	mov	r3, r8
   12690:	mov	r2, r9
   12694:	mov	r1, r7
   12698:	str	r0, [sp]
   1269c:	mov	r0, r5
   126a0:	bl	125f8 <table_column_init@@Base>
   126a4:	cmp	r6, #0
   126a8:	movgt	r4, #0
   126ac:	ble	126cc <table_add_column@@Base+0x8c>
   126b0:	mov	r1, r4
   126b4:	mov	r2, r7
   126b8:	mov	r0, r5
   126bc:	add	r4, r4, #1
   126c0:	bl	145e8 <table_cell_init@@Base>
   126c4:	cmp	r6, r4
   126c8:	bne	126b0 <table_add_column@@Base+0x70>
   126cc:	mov	r0, r5
   126d0:	bl	125e0 <table_get_column_length@@Base>
   126d4:	mov	r3, #8
   126d8:	mvn	r1, #0
   126dc:	mov	r2, r0
   126e0:	mov	r0, r5
   126e4:	bl	12558 <table_notify@@Base>
   126e8:	ldr	r0, [r5, #4]
   126ec:	add	r3, r0, #1
   126f0:	str	r3, [r5, #4]
   126f4:	add	sp, sp, #12
   126f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   126fc:	ldr	r1, [r5, #12]
   12700:	ldr	r0, [r5]
   12704:	add	r6, r6, r1
   12708:	str	r6, [r5, #12]
   1270c:	add	r6, r6, r6, lsl #1
   12710:	lsl	r1, r6, #2
   12714:	bl	11ac4 <realloc@plt>
   12718:	str	r0, [r5]
   1271c:	mov	r0, r5
   12720:	bl	130d8 <table_get_row_length@@Base>
   12724:	subs	r7, r0, #0
   12728:	ble	1266c <table_add_column@@Base+0x2c>
   1272c:	mov	r1, r4
   12730:	mov	r0, r5
   12734:	bl	130e0 <table_get_row_ptr@@Base>
   12738:	ldr	r1, [r5, #12]
   1273c:	add	r4, r4, #1
   12740:	lsl	r1, r1, #2
   12744:	mov	r6, r0
   12748:	ldr	r0, [r0]
   1274c:	bl	11ac4 <realloc@plt>
   12750:	cmp	r7, r4
   12754:	str	r0, [r6]
   12758:	bne	1272c <table_add_column@@Base+0xec>
   1275c:	b	1266c <table_add_column@@Base+0x2c>

00012760 <table_column_destroy@@Base>:
   12760:	push	{r4, lr}
   12764:	bl	125e8 <table_get_col_ptr@@Base>
   12768:	ldr	r0, [r0]
   1276c:	cmp	r0, #0
   12770:	popeq	{r4, pc}
   12774:	pop	{r4, lr}
   12778:	b	11ab8 <free@plt>

0001277c <table_remove_column@@Base>:
   1277c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12780:	mov	r6, r0
   12784:	mov	r9, r1
   12788:	bl	12760 <table_column_destroy@@Base>
   1278c:	mov	r0, r6
   12790:	bl	125e0 <table_get_column_length@@Base>
   12794:	sub	r4, r0, #1
   12798:	cmp	r9, r4
   1279c:	addlt	r3, r9, r9, lsl #1
   127a0:	movlt	r0, r9
   127a4:	lsllt	r3, r3, #2
   127a8:	bge	127e4 <table_remove_column@@Base+0x68>
   127ac:	ldr	r2, [r6]
   127b0:	add	ip, r3, #12
   127b4:	add	r1, r2, ip
   127b8:	add	r0, r0, #1
   127bc:	ldr	r5, [r1, #4]
   127c0:	ldr	lr, [r1, #8]
   127c4:	ldr	r7, [r1]
   127c8:	add	r1, r2, r3
   127cc:	cmp	r0, r4
   127d0:	str	r7, [r2, r3]
   127d4:	str	r5, [r1, #4]
   127d8:	str	lr, [r1, #8]
   127dc:	mov	r3, ip
   127e0:	bne	127ac <table_remove_column@@Base+0x30>
   127e4:	mov	r0, r6
   127e8:	bl	130d8 <table_get_row_length@@Base>
   127ec:	subs	r7, r0, #0
   127f0:	lslgt	r8, r9, #2
   127f4:	movgt	r5, #0
   127f8:	ble	12854 <table_remove_column@@Base+0xd8>
   127fc:	mov	r2, r9
   12800:	mov	r1, r5
   12804:	mov	r0, r6
   12808:	bl	145fc <table_cell_destroy@@Base>
   1280c:	mov	r1, r5
   12810:	mov	r0, r6
   12814:	bl	130e0 <table_get_row_ptr@@Base>
   12818:	cmp	r9, r4
   1281c:	movlt	r2, r8
   12820:	movlt	r3, r9
   12824:	bge	12848 <table_remove_column@@Base+0xcc>
   12828:	ldr	ip, [r0]
   1282c:	add	r1, r2, #4
   12830:	add	r3, r3, #1
   12834:	ldr	lr, [ip, r1]
   12838:	cmp	r3, r4
   1283c:	str	lr, [ip, r2]
   12840:	mov	r2, r1
   12844:	bne	12828 <table_remove_column@@Base+0xac>
   12848:	add	r5, r5, #1
   1284c:	cmp	r7, r5
   12850:	bne	127fc <table_remove_column@@Base+0x80>
   12854:	ldr	r3, [r6, #4]
   12858:	mov	r0, r6
   1285c:	sub	r3, r3, #1
   12860:	str	r3, [r6, #4]
   12864:	bl	125e0 <table_get_column_length@@Base>
   12868:	ldr	r5, [r6, #8]
   1286c:	mov	r1, r5
   12870:	bl	14858 <table_cell_nullify@@Base+0x218>
   12874:	subs	r4, r1, #0
   12878:	beq	12898 <table_remove_column@@Base+0x11c>
   1287c:	mov	r0, r6
   12880:	mov	r2, r9
   12884:	mov	r3, #16
   12888:	mvn	r1, #0
   1288c:	bl	12558 <table_notify@@Base>
   12890:	mov	r0, #0
   12894:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12898:	ldr	r1, [r6, #12]
   1289c:	ldr	r0, [r6]
   128a0:	sub	r1, r1, r5
   128a4:	str	r1, [r6, #12]
   128a8:	add	r1, r1, r1, lsl #1
   128ac:	lsl	r1, r1, #2
   128b0:	bl	11ac4 <realloc@plt>
   128b4:	str	r0, [r6]
   128b8:	mov	r0, r6
   128bc:	bl	130d8 <table_get_row_length@@Base>
   128c0:	subs	r7, r0, #0
   128c4:	ble	1287c <table_remove_column@@Base+0x100>
   128c8:	mov	r1, r4
   128cc:	mov	r0, r6
   128d0:	bl	130e0 <table_get_row_ptr@@Base>
   128d4:	ldr	r1, [r6, #12]
   128d8:	add	r4, r4, #1
   128dc:	lsl	r1, r1, #2
   128e0:	mov	r5, r0
   128e4:	ldr	r0, [r0]
   128e8:	bl	11ac4 <realloc@plt>
   128ec:	cmp	r7, r4
   128f0:	str	r0, [r5]
   128f4:	bne	128c8 <table_remove_column@@Base+0x14c>
   128f8:	b	1287c <table_remove_column@@Base+0x100>

000128fc <table_get_column_data_type@@Base>:
   128fc:	push	{r4, lr}
   12900:	bl	125e8 <table_get_col_ptr@@Base>
   12904:	ldr	r0, [r0, #4]
   12908:	pop	{r4, pc}

0001290c <table_get_column_name@@Base>:
   1290c:	push	{r4, lr}
   12910:	bl	125e8 <table_get_col_ptr@@Base>
   12914:	ldr	r0, [r0]
   12918:	pop	{r4, pc}

0001291c <table_get_column@@Base>:
   1291c:	push	{r4, r5, r6, r7, r8, lr}
   12920:	mov	r6, r1
   12924:	mov	r5, r0
   12928:	bl	125e0 <table_get_column_length@@Base>
   1292c:	subs	r7, r0, #0
   12930:	ble	12978 <table_get_column@@Base+0x5c>
   12934:	mov	r4, #0
   12938:	b	12948 <table_get_column@@Base+0x2c>
   1293c:	add	r4, r4, #1
   12940:	cmp	r7, r4
   12944:	beq	1296c <table_get_column@@Base+0x50>
   12948:	mov	r1, r4
   1294c:	mov	r0, r5
   12950:	bl	1290c <table_get_column_name@@Base>
   12954:	mov	r1, r6
   12958:	bl	11aa0 <strcmp@plt>
   1295c:	cmp	r0, #0
   12960:	bne	1293c <table_get_column@@Base+0x20>
   12964:	mov	r0, r4
   12968:	pop	{r4, r5, r6, r7, r8, pc}
   1296c:	mvn	r4, #0
   12970:	mov	r0, r4
   12974:	pop	{r4, r5, r6, r7, r8, pc}
   12978:	mvneq	r4, #0
   1297c:	movne	r4, #0
   12980:	b	12964 <table_get_column@@Base+0x48>

00012984 <table_get_column_compare_function@@Base>:
   12984:	push	{r4, lr}
   12988:	bl	125e8 <table_get_col_ptr@@Base>
   1298c:	ldr	r0, [r0, #8]
   12990:	pop	{r4, pc}

00012994 <table_set_column_compare_function@@Base>:
   12994:	push	{r4, lr}
   12998:	mov	r4, r2
   1299c:	bl	125e8 <table_get_col_ptr@@Base>
   129a0:	str	r4, [r0, #8]
   129a4:	pop	{r4, pc}

000129a8 <table_compare_bool@@Base>:
   129a8:	cmp	r0, #0
   129ac:	beq	129dc <table_compare_bool@@Base+0x34>
   129b0:	cmp	r1, #0
   129b4:	beq	129d4 <table_compare_bool@@Base+0x2c>
   129b8:	ldrb	r2, [r0]
   129bc:	ldrb	r3, [r1]
   129c0:	cmp	r2, r3
   129c4:	bgt	129d4 <table_compare_bool@@Base+0x2c>
   129c8:	mvnlt	r0, #0
   129cc:	movge	r0, #0
   129d0:	bx	lr
   129d4:	mov	r0, #1
   129d8:	bx	lr
   129dc:	adds	r0, r1, #0
   129e0:	mvnne	r0, #0
   129e4:	bx	lr

000129e8 <table_compare_int8@@Base>:
   129e8:	cmp	r0, #0
   129ec:	beq	12a1c <table_compare_int8@@Base+0x34>
   129f0:	cmp	r1, #0
   129f4:	beq	12a14 <table_compare_int8@@Base+0x2c>
   129f8:	ldrsb	r2, [r0]
   129fc:	ldrsb	r3, [r1]
   12a00:	cmp	r2, r3
   12a04:	bgt	12a14 <table_compare_int8@@Base+0x2c>
   12a08:	mvnlt	r0, #0
   12a0c:	movge	r0, #0
   12a10:	bx	lr
   12a14:	mov	r0, #1
   12a18:	bx	lr
   12a1c:	adds	r0, r1, #0
   12a20:	mvnne	r0, #0
   12a24:	bx	lr

00012a28 <table_compare_int32@@Base>:
   12a28:	cmp	r0, #0
   12a2c:	beq	12a5c <table_compare_int32@@Base+0x34>
   12a30:	cmp	r1, #0
   12a34:	beq	12a54 <table_compare_int32@@Base+0x2c>
   12a38:	ldr	r2, [r0]
   12a3c:	ldr	r3, [r1]
   12a40:	cmp	r2, r3
   12a44:	bgt	12a54 <table_compare_int32@@Base+0x2c>
   12a48:	mvnlt	r0, #0
   12a4c:	movge	r0, #0
   12a50:	bx	lr
   12a54:	mov	r0, #1
   12a58:	bx	lr
   12a5c:	adds	r0, r1, #0
   12a60:	mvnne	r0, #0
   12a64:	bx	lr

00012a68 <table_compare_uint32@@Base>:
   12a68:	cmp	r0, #0
   12a6c:	beq	12a9c <table_compare_uint32@@Base+0x34>
   12a70:	cmp	r1, #0
   12a74:	beq	12a94 <table_compare_uint32@@Base+0x2c>
   12a78:	ldr	r2, [r0]
   12a7c:	ldr	r3, [r1]
   12a80:	cmp	r2, r3
   12a84:	bhi	12a94 <table_compare_uint32@@Base+0x2c>
   12a88:	mvncc	r0, #0
   12a8c:	movcs	r0, #0
   12a90:	bx	lr
   12a94:	mov	r0, #1
   12a98:	bx	lr
   12a9c:	adds	r0, r1, #0
   12aa0:	mvnne	r0, #0
   12aa4:	bx	lr

00012aa8 <table_compare_uint64@@Base>:
   12aa8:	cmp	r0, #0
   12aac:	beq	12ae4 <table_compare_uint64@@Base+0x3c>
   12ab0:	cmp	r1, #0
   12ab4:	beq	12af0 <table_compare_uint64@@Base+0x48>
   12ab8:	ldrd	r2, [r1]
   12abc:	push	{r4, r5}
   12ac0:	ldrd	r4, [r0]
   12ac4:	cmp	r5, r3
   12ac8:	cmpeq	r4, r2
   12acc:	movhi	r0, #1
   12ad0:	bhi	12adc <table_compare_uint64@@Base+0x34>
   12ad4:	mvncc	r0, #0
   12ad8:	movcs	r0, #0
   12adc:	pop	{r4, r5}
   12ae0:	bx	lr
   12ae4:	adds	r0, r1, #0
   12ae8:	mvnne	r0, #0
   12aec:	bx	lr
   12af0:	mov	r0, #1
   12af4:	bx	lr

00012af8 <table_compare_short@@Base>:
   12af8:	cmp	r0, #0
   12afc:	beq	12b2c <table_compare_short@@Base+0x34>
   12b00:	cmp	r1, #0
   12b04:	beq	12b24 <table_compare_short@@Base+0x2c>
   12b08:	ldrsh	r2, [r0]
   12b0c:	ldrsh	r3, [r1]
   12b10:	cmp	r2, r3
   12b14:	bgt	12b24 <table_compare_short@@Base+0x2c>
   12b18:	mvnlt	r0, #0
   12b1c:	movge	r0, #0
   12b20:	bx	lr
   12b24:	mov	r0, #1
   12b28:	bx	lr
   12b2c:	adds	r0, r1, #0
   12b30:	mvnne	r0, #0
   12b34:	bx	lr

00012b38 <table_compare_ushort@@Base>:
   12b38:	cmp	r0, #0
   12b3c:	beq	12b6c <table_compare_ushort@@Base+0x34>
   12b40:	cmp	r1, #0
   12b44:	beq	12b64 <table_compare_ushort@@Base+0x2c>
   12b48:	ldrh	r2, [r0]
   12b4c:	ldrh	r3, [r1]
   12b50:	cmp	r2, r3
   12b54:	bhi	12b64 <table_compare_ushort@@Base+0x2c>
   12b58:	mvncc	r0, #0
   12b5c:	movcs	r0, #0
   12b60:	bx	lr
   12b64:	mov	r0, #1
   12b68:	bx	lr
   12b6c:	adds	r0, r1, #0
   12b70:	mvnne	r0, #0
   12b74:	bx	lr

00012b78 <table_compare_long@@Base>:
   12b78:	cmp	r0, #0
   12b7c:	beq	12bac <table_compare_long@@Base+0x34>
   12b80:	cmp	r1, #0
   12b84:	beq	12ba4 <table_compare_long@@Base+0x2c>
   12b88:	ldr	r2, [r0]
   12b8c:	ldr	r3, [r1]
   12b90:	cmp	r2, r3
   12b94:	bgt	12ba4 <table_compare_long@@Base+0x2c>
   12b98:	mvnlt	r0, #0
   12b9c:	movge	r0, #0
   12ba0:	bx	lr
   12ba4:	mov	r0, #1
   12ba8:	bx	lr
   12bac:	adds	r0, r1, #0
   12bb0:	mvnne	r0, #0
   12bb4:	bx	lr

00012bb8 <table_compare_llong@@Base>:
   12bb8:	cmp	r0, #0
   12bbc:	beq	12bfc <table_compare_llong@@Base+0x44>
   12bc0:	cmp	r1, #0
   12bc4:	beq	12c08 <table_compare_llong@@Base+0x50>
   12bc8:	ldrd	r2, [r1]
   12bcc:	push	{r4, r5}
   12bd0:	ldrd	r4, [r0]
   12bd4:	cmp	r2, r4
   12bd8:	sbcs	r1, r3, r5
   12bdc:	movlt	r0, #1
   12be0:	blt	12bf4 <table_compare_llong@@Base+0x3c>
   12be4:	cmp	r4, r2
   12be8:	sbcs	r3, r5, r3
   12bec:	mvnlt	r0, #0
   12bf0:	movge	r0, #0
   12bf4:	pop	{r4, r5}
   12bf8:	bx	lr
   12bfc:	adds	r0, r1, #0
   12c00:	mvnne	r0, #0
   12c04:	bx	lr
   12c08:	mov	r0, #1
   12c0c:	bx	lr

00012c10 <table_compare_ullong@@Base>:
   12c10:	cmp	r0, #0
   12c14:	beq	12c44 <table_compare_ullong@@Base+0x34>
   12c18:	cmp	r1, #0
   12c1c:	beq	12c3c <table_compare_ullong@@Base+0x2c>
   12c20:	ldr	r2, [r0]
   12c24:	ldr	r3, [r1]
   12c28:	cmp	r2, r3
   12c2c:	bhi	12c3c <table_compare_ullong@@Base+0x2c>
   12c30:	mvncc	r0, #0
   12c34:	movcs	r0, #0
   12c38:	bx	lr
   12c3c:	mov	r0, #1
   12c40:	bx	lr
   12c44:	adds	r0, r1, #0
   12c48:	mvnne	r0, #0
   12c4c:	bx	lr

00012c50 <table_compare_float@@Base>:
   12c50:	cmp	r0, #0
   12c54:	beq	12c88 <table_compare_float@@Base+0x38>
   12c58:	cmp	r1, #0
   12c5c:	beq	12c80 <table_compare_float@@Base+0x30>
   12c60:	vldr	s14, [r0]
   12c64:	vldr	s15, [r1]
   12c68:	vcmpe.f32	s14, s15
   12c6c:	vmrs	APSR_nzcv, fpscr
   12c70:	bgt	12c80 <table_compare_float@@Base+0x30>
   12c74:	mvnmi	r0, #0
   12c78:	movpl	r0, #0
   12c7c:	bx	lr
   12c80:	mov	r0, #1
   12c84:	bx	lr
   12c88:	adds	r0, r1, #0
   12c8c:	mvnne	r0, #0
   12c90:	bx	lr

00012c94 <table_compare_double@@Base>:
   12c94:	cmp	r0, #0
   12c98:	beq	12ccc <table_compare_double@@Base+0x38>
   12c9c:	cmp	r1, #0
   12ca0:	beq	12cc4 <table_compare_double@@Base+0x30>
   12ca4:	vldr	d6, [r0]
   12ca8:	vldr	d7, [r1]
   12cac:	vcmpe.f64	d6, d7
   12cb0:	vmrs	APSR_nzcv, fpscr
   12cb4:	bgt	12cc4 <table_compare_double@@Base+0x30>
   12cb8:	mvnmi	r0, #0
   12cbc:	movpl	r0, #0
   12cc0:	bx	lr
   12cc4:	mov	r0, #1
   12cc8:	bx	lr
   12ccc:	adds	r0, r1, #0
   12cd0:	mvnne	r0, #0
   12cd4:	bx	lr

00012cd8 <table_compare_ldouble@@Base>:
   12cd8:	cmp	r0, #0
   12cdc:	beq	12d10 <table_compare_ldouble@@Base+0x38>
   12ce0:	cmp	r1, #0
   12ce4:	beq	12d08 <table_compare_ldouble@@Base+0x30>
   12ce8:	vldr	d6, [r0]
   12cec:	vldr	d7, [r1]
   12cf0:	vcmpe.f64	d6, d7
   12cf4:	vmrs	APSR_nzcv, fpscr
   12cf8:	bgt	12d08 <table_compare_ldouble@@Base+0x30>
   12cfc:	mvnmi	r0, #0
   12d00:	movpl	r0, #0
   12d04:	bx	lr
   12d08:	mov	r0, #1
   12d0c:	bx	lr
   12d10:	adds	r0, r1, #0
   12d14:	mvnne	r0, #0
   12d18:	bx	lr

00012d1c <table_compare_uchar@@Base>:
   12d1c:	cmp	r0, #0
   12d20:	beq	12d50 <table_compare_uchar@@Base+0x34>
   12d24:	cmp	r1, #0
   12d28:	beq	12d48 <table_compare_uchar@@Base+0x2c>
   12d2c:	ldrb	r2, [r0]
   12d30:	ldrb	r3, [r1]
   12d34:	cmp	r2, r3
   12d38:	bhi	12d48 <table_compare_uchar@@Base+0x2c>
   12d3c:	mvncc	r0, #0
   12d40:	movcs	r0, #0
   12d44:	bx	lr
   12d48:	mov	r0, #1
   12d4c:	bx	lr
   12d50:	adds	r0, r1, #0
   12d54:	mvnne	r0, #0
   12d58:	bx	lr

00012d5c <table_compare_ptr@@Base>:
   12d5c:	cmp	r0, r1
   12d60:	bhi	12d70 <table_compare_ptr@@Base+0x14>
   12d64:	mvncc	r0, #0
   12d68:	movcs	r0, #0
   12d6c:	bx	lr
   12d70:	mov	r0, #1
   12d74:	bx	lr

00012d78 <table_compare_string@@Base>:
   12d78:	cmp	r0, #0
   12d7c:	beq	12d8c <table_compare_string@@Base+0x14>
   12d80:	cmp	r1, #0
   12d84:	beq	12d98 <table_compare_string@@Base+0x20>
   12d88:	b	11aa0 <strcmp@plt>
   12d8c:	adds	r0, r1, #0
   12d90:	mvnne	r0, #0
   12d94:	bx	lr
   12d98:	mov	r0, #1
   12d9c:	bx	lr

00012da0 <table_compare_uint16@@Base>:
   12da0:	b	12b38 <table_compare_ushort@@Base>

00012da4 <table_compare_int16@@Base>:
   12da4:	b	12af8 <table_compare_short@@Base>

00012da8 <table_compare_int64@@Base>:
   12da8:	b	12bb8 <table_compare_llong@@Base>

00012dac <table_compare_char@@Base>:
   12dac:	b	12d1c <table_compare_uchar@@Base>

00012db0 <table_compare_uint8@@Base>:
   12db0:	b	12d1c <table_compare_uchar@@Base>

00012db4 <table_compare_ulong@@Base>:
   12db4:	b	12c10 <table_compare_ullong@@Base>

00012db8 <table_compare_uint@@Base>:
   12db8:	b	12a68 <table_compare_uint32@@Base>

00012dbc <table_compare_int@@Base>:
   12dbc:	b	12a28 <table_compare_int32@@Base>

00012dc0 <table_get_default_compare_function_for_data_type@@Base>:
   12dc0:	ldr	r3, [pc, #404]	; 12f5c <table_get_default_compare_function_for_data_type@@Base+0x19c>
   12dc4:	add	r3, pc, r3
   12dc8:	cmp	r0, #23
   12dcc:	addls	pc, pc, r0, lsl #2
   12dd0:	b	12f54 <table_get_default_compare_function_for_data_type@@Base+0x194>
   12dd4:	b	12f48 <table_get_default_compare_function_for_data_type@@Base+0x188>
   12dd8:	b	12f3c <table_get_default_compare_function_for_data_type@@Base+0x17c>
   12ddc:	b	12f30 <table_get_default_compare_function_for_data_type@@Base+0x170>
   12de0:	b	12f24 <table_get_default_compare_function_for_data_type@@Base+0x164>
   12de4:	b	12f18 <table_get_default_compare_function_for_data_type@@Base+0x158>
   12de8:	b	12f0c <table_get_default_compare_function_for_data_type@@Base+0x14c>
   12dec:	b	12f00 <table_get_default_compare_function_for_data_type@@Base+0x140>
   12df0:	b	12ef4 <table_get_default_compare_function_for_data_type@@Base+0x134>
   12df4:	b	12ee8 <table_get_default_compare_function_for_data_type@@Base+0x128>
   12df8:	b	12edc <table_get_default_compare_function_for_data_type@@Base+0x11c>
   12dfc:	b	12ed0 <table_get_default_compare_function_for_data_type@@Base+0x110>
   12e00:	b	12ec4 <table_get_default_compare_function_for_data_type@@Base+0x104>
   12e04:	b	12eb8 <table_get_default_compare_function_for_data_type@@Base+0xf8>
   12e08:	b	12eac <table_get_default_compare_function_for_data_type@@Base+0xec>
   12e0c:	b	12ea0 <table_get_default_compare_function_for_data_type@@Base+0xe0>
   12e10:	b	12e94 <table_get_default_compare_function_for_data_type@@Base+0xd4>
   12e14:	b	12e88 <table_get_default_compare_function_for_data_type@@Base+0xc8>
   12e18:	b	12e7c <table_get_default_compare_function_for_data_type@@Base+0xbc>
   12e1c:	b	12e70 <table_get_default_compare_function_for_data_type@@Base+0xb0>
   12e20:	b	12e64 <table_get_default_compare_function_for_data_type@@Base+0xa4>
   12e24:	b	12e58 <table_get_default_compare_function_for_data_type@@Base+0x98>
   12e28:	b	12e4c <table_get_default_compare_function_for_data_type@@Base+0x8c>
   12e2c:	b	12e40 <table_get_default_compare_function_for_data_type@@Base+0x80>
   12e30:	b	12e34 <table_get_default_compare_function_for_data_type@@Base+0x74>
   12e34:	ldr	r2, [pc, #292]	; 12f60 <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   12e38:	ldr	r0, [r3, r2]
   12e3c:	bx	lr
   12e40:	ldr	r2, [pc, #284]	; 12f64 <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   12e44:	ldr	r0, [r3, r2]
   12e48:	bx	lr
   12e4c:	ldr	r2, [pc, #276]	; 12f68 <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   12e50:	ldr	r0, [r3, r2]
   12e54:	bx	lr
   12e58:	ldr	r2, [pc, #268]	; 12f6c <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   12e5c:	ldr	r0, [r3, r2]
   12e60:	bx	lr
   12e64:	ldr	r2, [pc, #260]	; 12f70 <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   12e68:	ldr	r0, [r3, r2]
   12e6c:	bx	lr
   12e70:	ldr	r2, [pc, #252]	; 12f74 <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   12e74:	ldr	r0, [r3, r2]
   12e78:	bx	lr
   12e7c:	ldr	r2, [pc, #244]	; 12f78 <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   12e80:	ldr	r0, [r3, r2]
   12e84:	bx	lr
   12e88:	ldr	r2, [pc, #236]	; 12f7c <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   12e8c:	ldr	r0, [r3, r2]
   12e90:	bx	lr
   12e94:	ldr	r2, [pc, #228]	; 12f80 <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   12e98:	ldr	r0, [r3, r2]
   12e9c:	bx	lr
   12ea0:	ldr	r2, [pc, #220]	; 12f84 <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   12ea4:	ldr	r0, [r3, r2]
   12ea8:	bx	lr
   12eac:	ldr	r2, [pc, #212]	; 12f88 <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   12eb0:	ldr	r0, [r3, r2]
   12eb4:	bx	lr
   12eb8:	ldr	r2, [pc, #204]	; 12f8c <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   12ebc:	ldr	r0, [r3, r2]
   12ec0:	bx	lr
   12ec4:	ldr	r2, [pc, #196]	; 12f90 <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   12ec8:	ldr	r0, [r3, r2]
   12ecc:	bx	lr
   12ed0:	ldr	r2, [pc, #188]	; 12f94 <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   12ed4:	ldr	r0, [r3, r2]
   12ed8:	bx	lr
   12edc:	ldr	r2, [pc, #180]	; 12f98 <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   12ee0:	ldr	r0, [r3, r2]
   12ee4:	bx	lr
   12ee8:	ldr	r2, [pc, #172]	; 12f9c <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   12eec:	ldr	r0, [r3, r2]
   12ef0:	bx	lr
   12ef4:	ldr	r2, [pc, #164]	; 12fa0 <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   12ef8:	ldr	r0, [r3, r2]
   12efc:	bx	lr
   12f00:	ldr	r2, [pc, #156]	; 12fa4 <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   12f04:	ldr	r0, [r3, r2]
   12f08:	bx	lr
   12f0c:	ldr	r2, [pc, #148]	; 12fa8 <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   12f10:	ldr	r0, [r3, r2]
   12f14:	bx	lr
   12f18:	ldr	r2, [pc, #140]	; 12fac <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   12f1c:	ldr	r0, [r3, r2]
   12f20:	bx	lr
   12f24:	ldr	r2, [pc, #132]	; 12fb0 <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   12f28:	ldr	r0, [r3, r2]
   12f2c:	bx	lr
   12f30:	ldr	r2, [pc, #124]	; 12fb4 <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   12f34:	ldr	r0, [r3, r2]
   12f38:	bx	lr
   12f3c:	ldr	r2, [pc, #116]	; 12fb8 <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   12f40:	ldr	r0, [r3, r2]
   12f44:	bx	lr
   12f48:	ldr	r2, [pc, #108]	; 12fbc <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   12f4c:	ldr	r0, [r3, r2]
   12f50:	bx	lr
   12f54:	mov	r0, #0
   12f58:	bx	lr
   12f5c:	andeq	r2, r1, r4, lsr r2
   12f60:	andeq	r0, r0, ip, rrx
   12f64:	andeq	r0, r0, r8, asr #32
   12f68:	muleq	r0, r4, r0
   12f6c:	muleq	r0, ip, r0
   12f70:	andeq	r0, r0, ip, asr #32
   12f74:	andeq	r0, r0, r4, asr #32
   12f78:	andeq	r0, r0, r0, asr r0
   12f7c:	andeq	r0, r0, r4, asr r0
   12f80:	andeq	r0, r0, r4, lsl #1
   12f84:	andeq	r0, r0, ip, ror r0
   12f88:	andeq	r0, r0, r0, lsl #1
   12f8c:	andeq	r0, r0, r8, ror r0
   12f90:	andeq	r0, r0, r8, asr r0
   12f94:	andeq	r0, r0, r0, rrx
   12f98:	andeq	r0, r0, r0, ror r0
   12f9c:	muleq	r0, r8, r0
   12fa0:	andeq	r0, r0, ip, lsl #1
   12fa4:	andeq	r0, r0, r4, ror r0
   12fa8:	andeq	r0, r0, ip, asr r0
   12fac:	muleq	r0, r0, r0
   12fb0:	andeq	r0, r0, r8, lsl #1
   12fb4:	andeq	r0, r0, r0, asr #32
   12fb8:	andeq	r0, r0, r0, lsr #1
   12fbc:	andeq	r0, r0, r8, rrx

00012fc0 <table_get@@Base>:
   12fc0:	push	{r4, lr}
   12fc4:	bl	145d0 <table_get_cell_ptr@@Base>
   12fc8:	ldr	r0, [r0]
   12fcc:	pop	{r4, pc}

00012fd0 <table_get_bool@@Base>:
   12fd0:	push	{r4, lr}
   12fd4:	bl	12fc0 <table_get@@Base>
   12fd8:	ldrb	r0, [r0]
   12fdc:	pop	{r4, pc}

00012fe0 <table_get_int8@@Base>:
   12fe0:	push	{r4, lr}
   12fe4:	bl	12fc0 <table_get@@Base>
   12fe8:	ldrsb	r0, [r0]
   12fec:	pop	{r4, pc}

00012ff0 <table_get_int32@@Base>:
   12ff0:	push	{r4, lr}
   12ff4:	bl	12fc0 <table_get@@Base>
   12ff8:	ldr	r0, [r0]
   12ffc:	pop	{r4, pc}

00013000 <table_get_int@@Base>:
   13000:	b	12ff0 <table_get_int32@@Base>

00013004 <table_get_uint32@@Base>:
   13004:	push	{r4, lr}
   13008:	bl	12fc0 <table_get@@Base>
   1300c:	ldr	r0, [r0]
   13010:	pop	{r4, pc}

00013014 <table_get_uint@@Base>:
   13014:	b	13004 <table_get_uint32@@Base>

00013018 <table_get_short@@Base>:
   13018:	push	{r4, lr}
   1301c:	bl	12fc0 <table_get@@Base>
   13020:	ldrsh	r0, [r0]
   13024:	pop	{r4, pc}

00013028 <table_get_int16@@Base>:
   13028:	b	13018 <table_get_short@@Base>

0001302c <table_get_ushort@@Base>:
   1302c:	push	{r4, lr}
   13030:	bl	12fc0 <table_get@@Base>
   13034:	ldrh	r0, [r0]
   13038:	pop	{r4, pc}

0001303c <table_get_uint16@@Base>:
   1303c:	b	1302c <table_get_ushort@@Base>

00013040 <table_get_long@@Base>:
   13040:	push	{r4, lr}
   13044:	bl	12fc0 <table_get@@Base>
   13048:	ldr	r0, [r0]
   1304c:	pop	{r4, pc}

00013050 <table_get_ulong@@Base>:
   13050:	push	{r4, lr}
   13054:	bl	12fc0 <table_get@@Base>
   13058:	ldr	r0, [r0]
   1305c:	pop	{r4, pc}

00013060 <table_get_llong@@Base>:
   13060:	push	{r4, lr}
   13064:	bl	12fc0 <table_get@@Base>
   13068:	ldrd	r0, [r0]
   1306c:	pop	{r4, pc}

00013070 <table_get_int64@@Base>:
   13070:	b	13060 <table_get_llong@@Base>

00013074 <table_get_ullong@@Base>:
   13074:	push	{r4, lr}
   13078:	bl	12fc0 <table_get@@Base>
   1307c:	ldrd	r0, [r0]
   13080:	pop	{r4, pc}

00013084 <table_get_uint64@@Base>:
   13084:	b	13074 <table_get_ullong@@Base>

00013088 <table_get_float@@Base>:
   13088:	push	{r4, lr}
   1308c:	bl	12fc0 <table_get@@Base>
   13090:	vldr	s0, [r0]
   13094:	pop	{r4, pc}

00013098 <table_get_double@@Base>:
   13098:	push	{r4, lr}
   1309c:	bl	12fc0 <table_get@@Base>
   130a0:	vldr	d0, [r0]
   130a4:	pop	{r4, pc}

000130a8 <table_get_ldouble@@Base>:
   130a8:	push	{r4, lr}
   130ac:	bl	12fc0 <table_get@@Base>
   130b0:	vldr	d0, [r0]
   130b4:	pop	{r4, pc}

000130b8 <table_get_uchar@@Base>:
   130b8:	push	{r4, lr}
   130bc:	bl	12fc0 <table_get@@Base>
   130c0:	ldrb	r0, [r0]
   130c4:	pop	{r4, pc}

000130c8 <table_get_char@@Base>:
   130c8:	b	130b8 <table_get_uchar@@Base>

000130cc <table_get_uint8@@Base>:
   130cc:	b	130b8 <table_get_uchar@@Base>

000130d0 <table_get_string@@Base>:
   130d0:	b	12fc0 <table_get@@Base>

000130d4 <table_get_ptr@@Base>:
   130d4:	b	12fc0 <table_get@@Base>

000130d8 <table_get_row_length@@Base>:
   130d8:	ldr	r0, [r0, #20]
   130dc:	bx	lr

000130e0 <table_get_row_ptr@@Base>:
   130e0:	ldr	r0, [r0, #16]
   130e4:	add	r0, r0, r1, lsl #2
   130e8:	bx	lr

000130ec <table_row_init@@Base>:
   130ec:	push	{r4, r5, r6, lr}
   130f0:	mov	r5, r0
   130f4:	bl	130e0 <table_get_row_ptr@@Base>
   130f8:	mov	r4, r0
   130fc:	ldr	r0, [r5, #12]
   13100:	lsl	r0, r0, #2
   13104:	bl	11adc <malloc@plt>
   13108:	str	r0, [r4]
   1310c:	pop	{r4, r5, r6, pc}

00013110 <table_add_row@@Base>:
   13110:	push	{r4, r5, r6, r7, r8, lr}
   13114:	mov	r5, r0
   13118:	bl	130d8 <table_get_row_length@@Base>
   1311c:	ldr	r4, [r5, #24]
   13120:	mov	r1, r4
   13124:	bl	14858 <table_cell_nullify@@Base+0x218>
   13128:	cmp	r1, #0
   1312c:	bne	1314c <table_add_row@@Base+0x3c>
   13130:	ldr	r1, [r5, #28]
   13134:	ldr	r0, [r5, #16]
   13138:	add	r1, r4, r1
   1313c:	str	r1, [r5, #28]
   13140:	lsl	r1, r1, #2
   13144:	bl	11ac4 <realloc@plt>
   13148:	str	r0, [r5, #16]
   1314c:	mov	r0, r5
   13150:	bl	130d8 <table_get_row_length@@Base>
   13154:	mov	r6, r0
   13158:	mov	r0, r5
   1315c:	bl	125e0 <table_get_column_length@@Base>
   13160:	mov	r1, r6
   13164:	mov	r7, r0
   13168:	mov	r0, r5
   1316c:	bl	130ec <table_row_init@@Base>
   13170:	cmp	r7, #0
   13174:	ble	13198 <table_add_row@@Base+0x88>
   13178:	mov	r4, #0
   1317c:	mov	r2, r4
   13180:	mov	r1, r6
   13184:	add	r4, r4, #1
   13188:	mov	r0, r5
   1318c:	bl	145e8 <table_cell_init@@Base>
   13190:	cmp	r7, r4
   13194:	bne	1317c <table_add_row@@Base+0x6c>
   13198:	mov	r0, r5
   1319c:	bl	130d8 <table_get_row_length@@Base>
   131a0:	mov	r3, #2
   131a4:	mvn	r2, #0
   131a8:	mov	r1, r0
   131ac:	mov	r0, r5
   131b0:	bl	12558 <table_notify@@Base>
   131b4:	ldr	r0, [r5, #20]
   131b8:	add	r3, r0, #1
   131bc:	str	r3, [r5, #20]
   131c0:	pop	{r4, r5, r6, r7, r8, pc}

000131c4 <table_row_destroy@@Base>:
   131c4:	push	{r4, r5, r6, r7, r8, lr}
   131c8:	mov	r7, r1
   131cc:	mov	r6, r0
   131d0:	bl	125e0 <table_get_column_length@@Base>
   131d4:	mov	r1, r7
   131d8:	mov	r5, r0
   131dc:	mov	r0, r6
   131e0:	bl	130e0 <table_get_row_ptr@@Base>
   131e4:	cmp	r5, #0
   131e8:	movgt	r4, #0
   131ec:	mov	r8, r0
   131f0:	ble	13210 <table_row_destroy@@Base+0x4c>
   131f4:	mov	r2, r4
   131f8:	mov	r1, r7
   131fc:	add	r4, r4, #1
   13200:	mov	r0, r6
   13204:	bl	145fc <table_cell_destroy@@Base>
   13208:	cmp	r5, r4
   1320c:	bne	131f4 <table_row_destroy@@Base+0x30>
   13210:	ldr	r0, [r8]
   13214:	cmp	r0, #0
   13218:	beq	13224 <table_row_destroy@@Base+0x60>
   1321c:	pop	{r4, r5, r6, r7, r8, lr}
   13220:	b	11ab8 <free@plt>
   13224:	pop	{r4, r5, r6, r7, r8, pc}

00013228 <table_remove_row@@Base>:
   13228:	push	{r4, r5, r6, r7, r8, lr}
   1322c:	mov	r5, r0
   13230:	mov	r6, r1
   13234:	bl	130d8 <table_get_row_length@@Base>
   13238:	mov	r7, r0
   1323c:	mov	r0, r5
   13240:	bl	125e0 <table_get_column_length@@Base>
   13244:	subs	r8, r0, #0
   13248:	movgt	r4, #0
   1324c:	ble	13290 <table_remove_row@@Base+0x68>
   13250:	mov	r1, r4
   13254:	mov	r0, r5
   13258:	bl	128fc <table_get_column_data_type@@Base>
   1325c:	mov	r2, r4
   13260:	mov	r1, r6
   13264:	add	r4, r4, #1
   13268:	cmp	r0, #23
   1326c:	mov	r0, r5
   13270:	beq	13288 <table_remove_row@@Base+0x60>
   13274:	bl	145d0 <table_get_cell_ptr@@Base>
   13278:	ldr	r3, [r0]
   1327c:	subs	r0, r3, #0
   13280:	beq	13288 <table_remove_row@@Base+0x60>
   13284:	bl	11ab8 <free@plt>
   13288:	cmp	r8, r4
   1328c:	bne	13250 <table_remove_row@@Base+0x28>
   13290:	mov	r1, r6
   13294:	mov	r0, r5
   13298:	bl	130e0 <table_get_row_ptr@@Base>
   1329c:	ldr	r0, [r0]
   132a0:	cmp	r0, #0
   132a4:	beq	132ac <table_remove_row@@Base+0x84>
   132a8:	bl	11ab8 <free@plt>
   132ac:	sub	r0, r7, #1
   132b0:	cmp	r6, r0
   132b4:	lsllt	r2, r6, #2
   132b8:	movlt	r3, r6
   132bc:	bge	132e0 <table_remove_row@@Base+0xb8>
   132c0:	ldr	ip, [r5, #16]
   132c4:	add	r1, r2, #4
   132c8:	add	r3, r3, #1
   132cc:	ldr	lr, [ip, r1]
   132d0:	cmp	r3, r0
   132d4:	str	lr, [ip, r2]
   132d8:	mov	r2, r1
   132dc:	bne	132c0 <table_remove_row@@Base+0x98>
   132e0:	ldr	r3, [r5, #20]
   132e4:	mov	r0, r5
   132e8:	sub	r3, r3, #1
   132ec:	str	r3, [r5, #20]
   132f0:	bl	130d8 <table_get_row_length@@Base>
   132f4:	ldr	r4, [r5, #24]
   132f8:	mov	r1, r4
   132fc:	bl	14858 <table_cell_nullify@@Base+0x218>
   13300:	cmp	r1, #0
   13304:	bne	13324 <table_remove_row@@Base+0xfc>
   13308:	ldr	r1, [r5, #28]
   1330c:	ldr	r0, [r5, #16]
   13310:	sub	r1, r1, r4
   13314:	str	r1, [r5, #28]
   13318:	lsl	r1, r1, #2
   1331c:	bl	11ac4 <realloc@plt>
   13320:	str	r0, [r5, #16]
   13324:	mov	r0, r5
   13328:	mov	r1, r6
   1332c:	mov	r3, #4
   13330:	mvn	r2, #0
   13334:	bl	12558 <table_notify@@Base>
   13338:	mov	r0, #0
   1333c:	pop	{r4, r5, r6, r7, r8, pc}

00013340 <table_set_row_ptr@@Base>:
   13340:	ldr	r3, [r0, #16]
   13344:	ldr	r2, [r2]
   13348:	str	r2, [r3, r1, lsl #2]
   1334c:	bx	lr

00013350 <table_set@@Base>:
   13350:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13354:	mov	r5, r0
   13358:	mov	r6, r2
   1335c:	ldr	r4, [sp, #32]
   13360:	mov	r9, r1
   13364:	mov	r7, r3
   13368:	bl	145d0 <table_get_cell_ptr@@Base>
   1336c:	mov	r1, r6
   13370:	mov	r8, r0
   13374:	mov	r0, r5
   13378:	bl	125e8 <table_get_col_ptr@@Base>
   1337c:	cmp	r4, #23
   13380:	addls	pc, pc, r4, lsl #2
   13384:	b	133fc <table_set@@Base+0xac>
   13388:	b	135a0 <table_set@@Base+0x250>
   1338c:	b	13590 <table_set@@Base+0x240>
   13390:	b	13580 <table_set@@Base+0x230>
   13394:	b	13570 <table_set@@Base+0x220>
   13398:	b	13560 <table_set@@Base+0x210>
   1339c:	b	1353c <table_set@@Base+0x1ec>
   133a0:	b	1352c <table_set@@Base+0x1dc>
   133a4:	b	1351c <table_set@@Base+0x1cc>
   133a8:	b	135e0 <table_set@@Base+0x290>
   133ac:	b	135d0 <table_set@@Base+0x280>
   133b0:	b	135c0 <table_set@@Base+0x270>
   133b4:	b	135b0 <table_set@@Base+0x260>
   133b8:	b	1362c <table_set@@Base+0x2dc>
   133bc:	b	1360c <table_set@@Base+0x2bc>
   133c0:	b	1361c <table_set@@Base+0x2cc>
   133c4:	b	1350c <table_set@@Base+0x1bc>
   133c8:	b	134e8 <table_set@@Base+0x198>
   133cc:	b	134d8 <table_set@@Base+0x188>
   133d0:	b	134ac <table_set@@Base+0x15c>
   133d4:	b	1349c <table_set@@Base+0x14c>
   133d8:	b	1348c <table_set@@Base+0x13c>
   133dc:	b	13454 <table_set@@Base+0x104>
   133e0:	b	13430 <table_set@@Base+0xe0>
   133e4:	b	13404 <table_set@@Base+0xb4>
   133e8:	bl	11adc <malloc@plt>
   133ec:	cmp	r0, #0
   133f0:	mov	r3, r0
   133f4:	str	r0, [r8]
   133f8:	bne	135f8 <table_set@@Base+0x2a8>
   133fc:	mvn	r0, #0
   13400:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13404:	ldr	r3, [r0, #4]
   13408:	cmp	r3, #23
   1340c:	bne	133fc <table_set@@Base+0xac>
   13410:	str	r7, [r8]
   13414:	mov	r0, r5
   13418:	mov	r2, r6
   1341c:	mov	r1, r9
   13420:	mov	r3, #1
   13424:	bl	12558 <table_notify@@Base>
   13428:	mov	r0, #0
   1342c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13430:	ldr	r3, [r0, #4]
   13434:	cmp	r3, #22
   13438:	bne	133fc <table_set@@Base+0xac>
   1343c:	ldr	r0, [r8]
   13440:	cmp	r0, #0
   13444:	beq	13654 <table_set@@Base+0x304>
   13448:	ldrb	r3, [r7]
   1344c:	strb	r3, [r0]
   13450:	b	13414 <table_set@@Base+0xc4>
   13454:	ldr	r3, [r0, #4]
   13458:	cmp	r3, #21
   1345c:	bne	133fc <table_set@@Base+0xac>
   13460:	mov	r0, r7
   13464:	bl	11b00 <strlen@plt>
   13468:	add	r1, r0, #1
   1346c:	ldr	r0, [r8]
   13470:	bl	11ac4 <realloc@plt>
   13474:	cmp	r0, #0
   13478:	str	r0, [r8]
   1347c:	beq	133fc <table_set@@Base+0xac>
   13480:	mov	r1, r7
   13484:	bl	11ad0 <strcpy@plt>
   13488:	b	13414 <table_set@@Base+0xc4>
   1348c:	ldr	r3, [r0, #4]
   13490:	cmp	r3, #20
   13494:	beq	1343c <table_set@@Base+0xec>
   13498:	b	133fc <table_set@@Base+0xac>
   1349c:	ldr	r3, [r0, #4]
   134a0:	cmp	r3, #19
   134a4:	beq	1343c <table_set@@Base+0xec>
   134a8:	b	133fc <table_set@@Base+0xac>
   134ac:	ldr	r3, [r0, #4]
   134b0:	cmp	r3, #18
   134b4:	bne	133fc <table_set@@Base+0xac>
   134b8:	ldr	r0, [r8]
   134bc:	cmp	r0, #0
   134c0:	beq	1366c <table_set@@Base+0x31c>
   134c4:	ldr	r2, [r7]
   134c8:	ldr	r3, [r7, #4]
   134cc:	str	r2, [r0]
   134d0:	str	r3, [r0, #4]
   134d4:	b	13414 <table_set@@Base+0xc4>
   134d8:	ldr	r3, [r0, #4]
   134dc:	cmp	r3, #17
   134e0:	beq	134b8 <table_set@@Base+0x168>
   134e4:	b	133fc <table_set@@Base+0xac>
   134e8:	ldr	r3, [r0, #4]
   134ec:	cmp	r3, #16
   134f0:	bne	133fc <table_set@@Base+0xac>
   134f4:	ldr	r0, [r8]
   134f8:	cmp	r0, #0
   134fc:	beq	1363c <table_set@@Base+0x2ec>
   13500:	ldr	r3, [r7]
   13504:	str	r3, [r0]
   13508:	b	13414 <table_set@@Base+0xc4>
   1350c:	ldr	r3, [r0, #4]
   13510:	cmp	r3, #15
   13514:	beq	134b8 <table_set@@Base+0x168>
   13518:	b	133fc <table_set@@Base+0xac>
   1351c:	ldr	r3, [r0, #4]
   13520:	cmp	r3, #7
   13524:	beq	134f4 <table_set@@Base+0x1a4>
   13528:	b	133fc <table_set@@Base+0xac>
   1352c:	ldr	r3, [r0, #4]
   13530:	cmp	r3, #6
   13534:	beq	134f4 <table_set@@Base+0x1a4>
   13538:	b	133fc <table_set@@Base+0xac>
   1353c:	ldr	r3, [r0, #4]
   13540:	cmp	r3, #5
   13544:	bne	133fc <table_set@@Base+0xac>
   13548:	ldr	r0, [r8]
   1354c:	cmp	r0, #0
   13550:	beq	13684 <table_set@@Base+0x334>
   13554:	ldrh	r3, [r7]
   13558:	strh	r3, [r0]
   1355c:	b	13414 <table_set@@Base+0xc4>
   13560:	ldr	r3, [r0, #4]
   13564:	cmp	r3, #4
   13568:	beq	13548 <table_set@@Base+0x1f8>
   1356c:	b	133fc <table_set@@Base+0xac>
   13570:	ldr	r3, [r0, #4]
   13574:	cmp	r3, #3
   13578:	beq	1343c <table_set@@Base+0xec>
   1357c:	b	133fc <table_set@@Base+0xac>
   13580:	ldr	r3, [r0, #4]
   13584:	cmp	r3, #2
   13588:	beq	1343c <table_set@@Base+0xec>
   1358c:	b	133fc <table_set@@Base+0xac>
   13590:	ldr	r3, [r0, #4]
   13594:	cmp	r3, #1
   13598:	beq	134f4 <table_set@@Base+0x1a4>
   1359c:	b	133fc <table_set@@Base+0xac>
   135a0:	ldr	r3, [r0, #4]
   135a4:	cmp	r3, #0
   135a8:	beq	134f4 <table_set@@Base+0x1a4>
   135ac:	b	133fc <table_set@@Base+0xac>
   135b0:	ldr	r3, [r0, #4]
   135b4:	cmp	r3, #11
   135b8:	beq	13548 <table_set@@Base+0x1f8>
   135bc:	b	133fc <table_set@@Base+0xac>
   135c0:	ldr	r3, [r0, #4]
   135c4:	cmp	r3, #10
   135c8:	beq	13548 <table_set@@Base+0x1f8>
   135cc:	b	133fc <table_set@@Base+0xac>
   135d0:	ldr	r3, [r0, #4]
   135d4:	cmp	r3, #9
   135d8:	beq	134b8 <table_set@@Base+0x168>
   135dc:	b	133fc <table_set@@Base+0xac>
   135e0:	ldr	r0, [r0, #4]
   135e4:	cmp	r0, #8
   135e8:	bne	133fc <table_set@@Base+0xac>
   135ec:	ldr	r3, [r8]
   135f0:	cmp	r3, #0
   135f4:	beq	133e8 <table_set@@Base+0x98>
   135f8:	ldr	r1, [r7]
   135fc:	ldr	r2, [r7, #4]
   13600:	str	r1, [r3]
   13604:	str	r2, [r3, #4]
   13608:	b	13414 <table_set@@Base+0xc4>
   1360c:	ldr	r3, [r0, #4]
   13610:	cmp	r3, #13
   13614:	beq	134f4 <table_set@@Base+0x1a4>
   13618:	b	133fc <table_set@@Base+0xac>
   1361c:	ldr	r3, [r0, #4]
   13620:	cmp	r3, #14
   13624:	beq	134b8 <table_set@@Base+0x168>
   13628:	b	133fc <table_set@@Base+0xac>
   1362c:	ldr	r3, [r0, #4]
   13630:	cmp	r3, #12
   13634:	beq	134f4 <table_set@@Base+0x1a4>
   13638:	b	133fc <table_set@@Base+0xac>
   1363c:	mov	r0, #4
   13640:	bl	11adc <malloc@plt>
   13644:	cmp	r0, #0
   13648:	str	r0, [r8]
   1364c:	bne	13500 <table_set@@Base+0x1b0>
   13650:	b	133fc <table_set@@Base+0xac>
   13654:	mov	r0, #1
   13658:	bl	11adc <malloc@plt>
   1365c:	cmp	r0, #0
   13660:	str	r0, [r8]
   13664:	bne	13448 <table_set@@Base+0xf8>
   13668:	b	133fc <table_set@@Base+0xac>
   1366c:	mov	r0, #8
   13670:	bl	11adc <malloc@plt>
   13674:	cmp	r0, #0
   13678:	str	r0, [r8]
   1367c:	bne	134c4 <table_set@@Base+0x174>
   13680:	b	133fc <table_set@@Base+0xac>
   13684:	mov	r0, #2
   13688:	bl	11adc <malloc@plt>
   1368c:	cmp	r0, #0
   13690:	str	r0, [r8]
   13694:	bne	13554 <table_set@@Base+0x204>
   13698:	b	133fc <table_set@@Base+0xac>

0001369c <table_set_bool@@Base>:
   1369c:	push	{lr}		; (str lr, [sp, #-4]!)
   136a0:	sub	sp, sp, #20
   136a4:	add	ip, sp, #16
   136a8:	mov	lr, #22
   136ac:	strb	r3, [ip, #-1]!
   136b0:	str	lr, [sp]
   136b4:	mov	r3, ip
   136b8:	bl	13350 <table_set@@Base>
   136bc:	add	sp, sp, #20
   136c0:	pop	{pc}		; (ldr pc, [sp], #4)

000136c4 <table_set_int@@Base>:
   136c4:	push	{lr}		; (str lr, [sp, #-4]!)
   136c8:	sub	sp, sp, #20
   136cc:	add	ip, sp, #16
   136d0:	mov	lr, #0
   136d4:	str	r3, [ip, #-4]!
   136d8:	str	lr, [sp]
   136dc:	mov	r3, ip
   136e0:	bl	13350 <table_set@@Base>
   136e4:	add	sp, sp, #20
   136e8:	pop	{pc}		; (ldr pc, [sp], #4)

000136ec <table_set_uint@@Base>:
   136ec:	push	{lr}		; (str lr, [sp, #-4]!)
   136f0:	sub	sp, sp, #20
   136f4:	add	ip, sp, #16
   136f8:	mov	lr, #1
   136fc:	str	r3, [ip, #-4]!
   13700:	str	lr, [sp]
   13704:	mov	r3, ip
   13708:	bl	13350 <table_set@@Base>
   1370c:	add	sp, sp, #20
   13710:	pop	{pc}		; (ldr pc, [sp], #4)

00013714 <table_set_int8@@Base>:
   13714:	push	{lr}		; (str lr, [sp, #-4]!)
   13718:	sub	sp, sp, #20
   1371c:	add	ip, sp, #16
   13720:	mov	lr, #2
   13724:	strb	r3, [ip, #-1]!
   13728:	str	lr, [sp]
   1372c:	mov	r3, ip
   13730:	bl	13350 <table_set@@Base>
   13734:	add	sp, sp, #20
   13738:	pop	{pc}		; (ldr pc, [sp], #4)

0001373c <table_set_uint8@@Base>:
   1373c:	push	{lr}		; (str lr, [sp, #-4]!)
   13740:	sub	sp, sp, #20
   13744:	add	ip, sp, #16
   13748:	mov	lr, #3
   1374c:	strb	r3, [ip, #-1]!
   13750:	str	lr, [sp]
   13754:	mov	r3, ip
   13758:	bl	13350 <table_set@@Base>
   1375c:	add	sp, sp, #20
   13760:	pop	{pc}		; (ldr pc, [sp], #4)

00013764 <table_set_int16@@Base>:
   13764:	push	{lr}		; (str lr, [sp, #-4]!)
   13768:	sub	sp, sp, #20
   1376c:	add	ip, sp, #16
   13770:	mov	lr, #4
   13774:	strh	r3, [ip, #-2]!
   13778:	str	lr, [sp]
   1377c:	mov	r3, ip
   13780:	bl	13350 <table_set@@Base>
   13784:	add	sp, sp, #20
   13788:	pop	{pc}		; (ldr pc, [sp], #4)

0001378c <table_set_uint16@@Base>:
   1378c:	push	{lr}		; (str lr, [sp, #-4]!)
   13790:	sub	sp, sp, #20
   13794:	add	ip, sp, #16
   13798:	mov	lr, #5
   1379c:	strh	r3, [ip, #-2]!
   137a0:	str	lr, [sp]
   137a4:	mov	r3, ip
   137a8:	bl	13350 <table_set@@Base>
   137ac:	add	sp, sp, #20
   137b0:	pop	{pc}		; (ldr pc, [sp], #4)

000137b4 <table_set_int32@@Base>:
   137b4:	push	{lr}		; (str lr, [sp, #-4]!)
   137b8:	sub	sp, sp, #20
   137bc:	add	ip, sp, #16
   137c0:	mov	lr, #6
   137c4:	str	r3, [ip, #-4]!
   137c8:	str	lr, [sp]
   137cc:	mov	r3, ip
   137d0:	bl	13350 <table_set@@Base>
   137d4:	add	sp, sp, #20
   137d8:	pop	{pc}		; (ldr pc, [sp], #4)

000137dc <table_set_uint32@@Base>:
   137dc:	push	{lr}		; (str lr, [sp, #-4]!)
   137e0:	sub	sp, sp, #20
   137e4:	add	ip, sp, #16
   137e8:	mov	lr, #7
   137ec:	str	r3, [ip, #-4]!
   137f0:	str	lr, [sp]
   137f4:	mov	r3, ip
   137f8:	bl	13350 <table_set@@Base>
   137fc:	add	sp, sp, #20
   13800:	pop	{pc}		; (ldr pc, [sp], #4)

00013804 <table_set_int64@@Base>:
   13804:	push	{lr}		; (str lr, [sp, #-4]!)
   13808:	sub	sp, sp, #12
   1380c:	mov	r3, #8
   13810:	str	r3, [sp]
   13814:	add	r3, sp, #16
   13818:	bl	13350 <table_set@@Base>
   1381c:	add	sp, sp, #12
   13820:	pop	{pc}		; (ldr pc, [sp], #4)

00013824 <table_set_uint64@@Base>:
   13824:	push	{lr}		; (str lr, [sp, #-4]!)
   13828:	sub	sp, sp, #12
   1382c:	mov	r3, #9
   13830:	str	r3, [sp]
   13834:	add	r3, sp, #16
   13838:	bl	13350 <table_set@@Base>
   1383c:	add	sp, sp, #12
   13840:	pop	{pc}		; (ldr pc, [sp], #4)

00013844 <table_set_short@@Base>:
   13844:	push	{lr}		; (str lr, [sp, #-4]!)
   13848:	sub	sp, sp, #20
   1384c:	add	ip, sp, #16
   13850:	mov	lr, #10
   13854:	strh	r3, [ip, #-2]!
   13858:	str	lr, [sp]
   1385c:	mov	r3, ip
   13860:	bl	13350 <table_set@@Base>
   13864:	add	sp, sp, #20
   13868:	pop	{pc}		; (ldr pc, [sp], #4)

0001386c <table_set_ushort@@Base>:
   1386c:	push	{lr}		; (str lr, [sp, #-4]!)
   13870:	sub	sp, sp, #20
   13874:	add	ip, sp, #16
   13878:	mov	lr, #11
   1387c:	strh	r3, [ip, #-2]!
   13880:	str	lr, [sp]
   13884:	mov	r3, ip
   13888:	bl	13350 <table_set@@Base>
   1388c:	add	sp, sp, #20
   13890:	pop	{pc}		; (ldr pc, [sp], #4)

00013894 <table_set_long@@Base>:
   13894:	push	{lr}		; (str lr, [sp, #-4]!)
   13898:	sub	sp, sp, #20
   1389c:	add	ip, sp, #16
   138a0:	mov	lr, #12
   138a4:	str	r3, [ip, #-4]!
   138a8:	str	lr, [sp]
   138ac:	mov	r3, ip
   138b0:	bl	13350 <table_set@@Base>
   138b4:	add	sp, sp, #20
   138b8:	pop	{pc}		; (ldr pc, [sp], #4)

000138bc <table_set_ulong@@Base>:
   138bc:	push	{lr}		; (str lr, [sp, #-4]!)
   138c0:	sub	sp, sp, #20
   138c4:	add	ip, sp, #16
   138c8:	mov	lr, #13
   138cc:	str	r3, [ip, #-4]!
   138d0:	str	lr, [sp]
   138d4:	mov	r3, ip
   138d8:	bl	13350 <table_set@@Base>
   138dc:	add	sp, sp, #20
   138e0:	pop	{pc}		; (ldr pc, [sp], #4)

000138e4 <table_set_llong@@Base>:
   138e4:	push	{lr}		; (str lr, [sp, #-4]!)
   138e8:	sub	sp, sp, #12
   138ec:	mov	r3, #14
   138f0:	str	r3, [sp]
   138f4:	add	r3, sp, #16
   138f8:	bl	13350 <table_set@@Base>
   138fc:	add	sp, sp, #12
   13900:	pop	{pc}		; (ldr pc, [sp], #4)

00013904 <table_set_ullong@@Base>:
   13904:	push	{lr}		; (str lr, [sp, #-4]!)
   13908:	sub	sp, sp, #12
   1390c:	mov	r3, #15
   13910:	str	r3, [sp]
   13914:	add	r3, sp, #16
   13918:	bl	13350 <table_set@@Base>
   1391c:	add	sp, sp, #12
   13920:	pop	{pc}		; (ldr pc, [sp], #4)

00013924 <table_set_float@@Base>:
   13924:	push	{lr}		; (str lr, [sp, #-4]!)
   13928:	sub	sp, sp, #20
   1392c:	add	r3, sp, #16
   13930:	mov	ip, #16
   13934:	vstmdb	r3!, {s0}
   13938:	str	ip, [sp]
   1393c:	bl	13350 <table_set@@Base>
   13940:	add	sp, sp, #20
   13944:	pop	{pc}		; (ldr pc, [sp], #4)

00013948 <table_set_double@@Base>:
   13948:	push	{lr}		; (str lr, [sp, #-4]!)
   1394c:	sub	sp, sp, #20
   13950:	add	r3, sp, #16
   13954:	mov	ip, #17
   13958:	vstmdb	r3!, {d0}
   1395c:	str	ip, [sp]
   13960:	bl	13350 <table_set@@Base>
   13964:	add	sp, sp, #20
   13968:	pop	{pc}		; (ldr pc, [sp], #4)

0001396c <table_set_ldouble@@Base>:
   1396c:	push	{lr}		; (str lr, [sp, #-4]!)
   13970:	sub	sp, sp, #20
   13974:	add	r3, sp, #16
   13978:	mov	ip, #18
   1397c:	vstmdb	r3!, {d0}
   13980:	str	ip, [sp]
   13984:	bl	13350 <table_set@@Base>
   13988:	add	sp, sp, #20
   1398c:	pop	{pc}		; (ldr pc, [sp], #4)

00013990 <table_set_string@@Base>:
   13990:	push	{lr}		; (str lr, [sp, #-4]!)
   13994:	sub	sp, sp, #12
   13998:	mov	ip, #21
   1399c:	str	ip, [sp]
   139a0:	bl	13350 <table_set@@Base>
   139a4:	add	sp, sp, #12
   139a8:	pop	{pc}		; (ldr pc, [sp], #4)

000139ac <table_set_char@@Base>:
   139ac:	push	{lr}		; (str lr, [sp, #-4]!)
   139b0:	sub	sp, sp, #20
   139b4:	add	ip, sp, #16
   139b8:	mov	lr, #19
   139bc:	strb	r3, [ip, #-1]!
   139c0:	str	lr, [sp]
   139c4:	mov	r3, ip
   139c8:	bl	13350 <table_set@@Base>
   139cc:	add	sp, sp, #20
   139d0:	pop	{pc}		; (ldr pc, [sp], #4)

000139d4 <table_set_uchar@@Base>:
   139d4:	push	{lr}		; (str lr, [sp, #-4]!)
   139d8:	sub	sp, sp, #20
   139dc:	add	ip, sp, #16
   139e0:	mov	lr, #20
   139e4:	strb	r3, [ip, #-1]!
   139e8:	str	lr, [sp]
   139ec:	mov	r3, ip
   139f0:	bl	13350 <table_set@@Base>
   139f4:	add	sp, sp, #20
   139f8:	pop	{pc}		; (ldr pc, [sp], #4)

000139fc <table_set_ptr@@Base>:
   139fc:	push	{lr}		; (str lr, [sp, #-4]!)
   13a00:	sub	sp, sp, #12
   13a04:	mov	ip, #23
   13a08:	str	ip, [sp]
   13a0c:	bl	13350 <table_set@@Base>
   13a10:	add	sp, sp, #12
   13a14:	pop	{pc}		; (ldr pc, [sp], #4)

00013a18 <table_cell_to_buffer@@Base>:
   13a18:	push	{r4, r5, r6, r7, lr}
   13a1c:	mov	r7, r1
   13a20:	sub	sp, sp, #12
   13a24:	mov	r1, r2
   13a28:	mov	r4, r2
   13a2c:	mov	r5, r3
   13a30:	mov	r6, r0
   13a34:	bl	128fc <table_get_column_data_type@@Base>
   13a38:	cmp	r0, #23
   13a3c:	addls	pc, pc, r0, lsl #2
   13a40:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13a44:	b	13ea4 <table_cell_to_buffer@@Base+0x48c>
   13a48:	b	13e78 <table_cell_to_buffer@@Base+0x460>
   13a4c:	b	13e4c <table_cell_to_buffer@@Base+0x434>
   13a50:	b	13e20 <table_cell_to_buffer@@Base+0x408>
   13a54:	b	13df4 <table_cell_to_buffer@@Base+0x3dc>
   13a58:	b	13dc8 <table_cell_to_buffer@@Base+0x3b0>
   13a5c:	b	13d9c <table_cell_to_buffer@@Base+0x384>
   13a60:	b	13d70 <table_cell_to_buffer@@Base+0x358>
   13a64:	b	13d44 <table_cell_to_buffer@@Base+0x32c>
   13a68:	b	13d18 <table_cell_to_buffer@@Base+0x300>
   13a6c:	b	13cec <table_cell_to_buffer@@Base+0x2d4>
   13a70:	b	13cc0 <table_cell_to_buffer@@Base+0x2a8>
   13a74:	b	13c94 <table_cell_to_buffer@@Base+0x27c>
   13a78:	b	13c68 <table_cell_to_buffer@@Base+0x250>
   13a7c:	b	13c3c <table_cell_to_buffer@@Base+0x224>
   13a80:	b	13c10 <table_cell_to_buffer@@Base+0x1f8>
   13a84:	b	13be0 <table_cell_to_buffer@@Base+0x1c8>
   13a88:	b	13bb4 <table_cell_to_buffer@@Base+0x19c>
   13a8c:	b	13b88 <table_cell_to_buffer@@Base+0x170>
   13a90:	b	13b5c <table_cell_to_buffer@@Base+0x144>
   13a94:	b	13b30 <table_cell_to_buffer@@Base+0x118>
   13a98:	b	13b04 <table_cell_to_buffer@@Base+0xec>
   13a9c:	b	13ad8 <table_cell_to_buffer@@Base+0xc0>
   13aa0:	b	13aa4 <table_cell_to_buffer@@Base+0x8c>
   13aa4:	mov	r2, r4
   13aa8:	mov	r1, r7
   13aac:	mov	r0, r6
   13ab0:	bl	130d4 <table_get_ptr@@Base>
   13ab4:	ldr	r2, [pc, #1044]	; 13ed0 <table_cell_to_buffer@@Base+0x4b8>
   13ab8:	ldr	r1, [sp, #32]
   13abc:	add	r2, pc, r2
   13ac0:	mov	r3, r0
   13ac4:	mov	r0, r5
   13ac8:	bl	11b0c <snprintf@plt>
   13acc:	mov	r0, #0
   13ad0:	add	sp, sp, #12
   13ad4:	pop	{r4, r5, r6, r7, pc}
   13ad8:	mov	r2, r4
   13adc:	mov	r1, r7
   13ae0:	mov	r0, r6
   13ae4:	bl	12fd0 <table_get_bool@@Base>
   13ae8:	ldr	r2, [pc, #996]	; 13ed4 <table_cell_to_buffer@@Base+0x4bc>
   13aec:	ldr	r1, [sp, #32]
   13af0:	add	r2, pc, r2
   13af4:	mov	r3, r0
   13af8:	mov	r0, r5
   13afc:	bl	11b0c <snprintf@plt>
   13b00:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13b04:	mov	r2, r4
   13b08:	mov	r1, r7
   13b0c:	mov	r0, r6
   13b10:	bl	130d0 <table_get_string@@Base>
   13b14:	ldr	r2, [pc, #956]	; 13ed8 <table_cell_to_buffer@@Base+0x4c0>
   13b18:	ldr	r1, [sp, #32]
   13b1c:	add	r2, pc, r2
   13b20:	mov	r3, r0
   13b24:	mov	r0, r5
   13b28:	bl	11b0c <snprintf@plt>
   13b2c:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13b30:	mov	r2, r4
   13b34:	mov	r1, r7
   13b38:	mov	r0, r6
   13b3c:	bl	130b8 <table_get_uchar@@Base>
   13b40:	ldr	r2, [pc, #916]	; 13edc <table_cell_to_buffer@@Base+0x4c4>
   13b44:	ldr	r1, [sp, #32]
   13b48:	add	r2, pc, r2
   13b4c:	mov	r3, r0
   13b50:	mov	r0, r5
   13b54:	bl	11b0c <snprintf@plt>
   13b58:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13b5c:	mov	r2, r4
   13b60:	mov	r1, r7
   13b64:	mov	r0, r6
   13b68:	bl	130c8 <table_get_char@@Base>
   13b6c:	ldr	r2, [pc, #876]	; 13ee0 <table_cell_to_buffer@@Base+0x4c8>
   13b70:	ldr	r1, [sp, #32]
   13b74:	add	r2, pc, r2
   13b78:	mov	r3, r0
   13b7c:	mov	r0, r5
   13b80:	bl	11b0c <snprintf@plt>
   13b84:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13b88:	mov	r2, r4
   13b8c:	mov	r1, r7
   13b90:	mov	r0, r6
   13b94:	bl	130a8 <table_get_ldouble@@Base>
   13b98:	ldr	r2, [pc, #836]	; 13ee4 <table_cell_to_buffer@@Base+0x4cc>
   13b9c:	mov	r0, r5
   13ba0:	add	r2, pc, r2
   13ba4:	ldr	r1, [sp, #32]
   13ba8:	vstr	d0, [sp]
   13bac:	bl	11b0c <snprintf@plt>
   13bb0:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13bb4:	mov	r2, r4
   13bb8:	mov	r1, r7
   13bbc:	mov	r0, r6
   13bc0:	bl	13098 <table_get_double@@Base>
   13bc4:	ldr	r2, [pc, #796]	; 13ee8 <table_cell_to_buffer@@Base+0x4d0>
   13bc8:	mov	r0, r5
   13bcc:	add	r2, pc, r2
   13bd0:	ldr	r1, [sp, #32]
   13bd4:	vstr	d0, [sp]
   13bd8:	bl	11b0c <snprintf@plt>
   13bdc:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13be0:	mov	r2, r4
   13be4:	mov	r1, r7
   13be8:	mov	r0, r6
   13bec:	bl	13088 <table_get_float@@Base>
   13bf0:	ldr	r2, [pc, #756]	; 13eec <table_cell_to_buffer@@Base+0x4d4>
   13bf4:	mov	r0, r5
   13bf8:	add	r2, pc, r2
   13bfc:	ldr	r1, [sp, #32]
   13c00:	vcvt.f64.f32	d0, s0
   13c04:	vstr	d0, [sp]
   13c08:	bl	11b0c <snprintf@plt>
   13c0c:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13c10:	mov	r2, r4
   13c14:	mov	r1, r7
   13c18:	mov	r0, r6
   13c1c:	bl	13074 <table_get_ullong@@Base>
   13c20:	ldr	r2, [pc, #712]	; 13ef0 <table_cell_to_buffer@@Base+0x4d8>
   13c24:	add	r2, pc, r2
   13c28:	strd	r0, [sp]
   13c2c:	mov	r0, r5
   13c30:	ldr	r1, [sp, #32]
   13c34:	bl	11b0c <snprintf@plt>
   13c38:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13c3c:	mov	r2, r4
   13c40:	mov	r1, r7
   13c44:	mov	r0, r6
   13c48:	bl	13060 <table_get_llong@@Base>
   13c4c:	ldr	r2, [pc, #672]	; 13ef4 <table_cell_to_buffer@@Base+0x4dc>
   13c50:	add	r2, pc, r2
   13c54:	strd	r0, [sp]
   13c58:	mov	r0, r5
   13c5c:	ldr	r1, [sp, #32]
   13c60:	bl	11b0c <snprintf@plt>
   13c64:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13c68:	mov	r2, r4
   13c6c:	mov	r1, r7
   13c70:	mov	r0, r6
   13c74:	bl	13050 <table_get_ulong@@Base>
   13c78:	ldr	r2, [pc, #632]	; 13ef8 <table_cell_to_buffer@@Base+0x4e0>
   13c7c:	ldr	r1, [sp, #32]
   13c80:	add	r2, pc, r2
   13c84:	mov	r3, r0
   13c88:	mov	r0, r5
   13c8c:	bl	11b0c <snprintf@plt>
   13c90:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13c94:	mov	r2, r4
   13c98:	mov	r1, r7
   13c9c:	mov	r0, r6
   13ca0:	bl	13040 <table_get_long@@Base>
   13ca4:	ldr	r2, [pc, #592]	; 13efc <table_cell_to_buffer@@Base+0x4e4>
   13ca8:	ldr	r1, [sp, #32]
   13cac:	add	r2, pc, r2
   13cb0:	mov	r3, r0
   13cb4:	mov	r0, r5
   13cb8:	bl	11b0c <snprintf@plt>
   13cbc:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13cc0:	mov	r2, r4
   13cc4:	mov	r1, r7
   13cc8:	mov	r0, r6
   13ccc:	bl	1302c <table_get_ushort@@Base>
   13cd0:	ldr	r2, [pc, #552]	; 13f00 <table_cell_to_buffer@@Base+0x4e8>
   13cd4:	ldr	r1, [sp, #32]
   13cd8:	add	r2, pc, r2
   13cdc:	mov	r3, r0
   13ce0:	mov	r0, r5
   13ce4:	bl	11b0c <snprintf@plt>
   13ce8:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13cec:	mov	r2, r4
   13cf0:	mov	r1, r7
   13cf4:	mov	r0, r6
   13cf8:	bl	13018 <table_get_short@@Base>
   13cfc:	ldr	r2, [pc, #512]	; 13f04 <table_cell_to_buffer@@Base+0x4ec>
   13d00:	ldr	r1, [sp, #32]
   13d04:	add	r2, pc, r2
   13d08:	mov	r3, r0
   13d0c:	mov	r0, r5
   13d10:	bl	11b0c <snprintf@plt>
   13d14:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13d18:	mov	r2, r4
   13d1c:	mov	r1, r7
   13d20:	mov	r0, r6
   13d24:	bl	13084 <table_get_uint64@@Base>
   13d28:	ldr	r2, [pc, #472]	; 13f08 <table_cell_to_buffer@@Base+0x4f0>
   13d2c:	add	r2, pc, r2
   13d30:	strd	r0, [sp]
   13d34:	mov	r0, r5
   13d38:	ldr	r1, [sp, #32]
   13d3c:	bl	11b0c <snprintf@plt>
   13d40:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13d44:	mov	r2, r4
   13d48:	mov	r1, r7
   13d4c:	mov	r0, r6
   13d50:	bl	13070 <table_get_int64@@Base>
   13d54:	ldr	r2, [pc, #432]	; 13f0c <table_cell_to_buffer@@Base+0x4f4>
   13d58:	add	r2, pc, r2
   13d5c:	strd	r0, [sp]
   13d60:	mov	r0, r5
   13d64:	ldr	r1, [sp, #32]
   13d68:	bl	11b0c <snprintf@plt>
   13d6c:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13d70:	mov	r2, r4
   13d74:	mov	r1, r7
   13d78:	mov	r0, r6
   13d7c:	bl	13004 <table_get_uint32@@Base>
   13d80:	ldr	r2, [pc, #392]	; 13f10 <table_cell_to_buffer@@Base+0x4f8>
   13d84:	ldr	r1, [sp, #32]
   13d88:	add	r2, pc, r2
   13d8c:	mov	r3, r0
   13d90:	mov	r0, r5
   13d94:	bl	11b0c <snprintf@plt>
   13d98:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13d9c:	mov	r2, r4
   13da0:	mov	r1, r7
   13da4:	mov	r0, r6
   13da8:	bl	12ff0 <table_get_int32@@Base>
   13dac:	ldr	r2, [pc, #352]	; 13f14 <table_cell_to_buffer@@Base+0x4fc>
   13db0:	ldr	r1, [sp, #32]
   13db4:	add	r2, pc, r2
   13db8:	mov	r3, r0
   13dbc:	mov	r0, r5
   13dc0:	bl	11b0c <snprintf@plt>
   13dc4:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13dc8:	mov	r2, r4
   13dcc:	mov	r1, r7
   13dd0:	mov	r0, r6
   13dd4:	bl	1303c <table_get_uint16@@Base>
   13dd8:	ldr	r2, [pc, #312]	; 13f18 <table_cell_to_buffer@@Base+0x500>
   13ddc:	ldr	r1, [sp, #32]
   13de0:	add	r2, pc, r2
   13de4:	mov	r3, r0
   13de8:	mov	r0, r5
   13dec:	bl	11b0c <snprintf@plt>
   13df0:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13df4:	mov	r2, r4
   13df8:	mov	r1, r7
   13dfc:	mov	r0, r6
   13e00:	bl	13028 <table_get_int16@@Base>
   13e04:	ldr	r2, [pc, #272]	; 13f1c <table_cell_to_buffer@@Base+0x504>
   13e08:	ldr	r1, [sp, #32]
   13e0c:	add	r2, pc, r2
   13e10:	mov	r3, r0
   13e14:	mov	r0, r5
   13e18:	bl	11b0c <snprintf@plt>
   13e1c:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13e20:	mov	r2, r4
   13e24:	mov	r1, r7
   13e28:	mov	r0, r6
   13e2c:	bl	130cc <table_get_uint8@@Base>
   13e30:	ldr	r2, [pc, #232]	; 13f20 <table_cell_to_buffer@@Base+0x508>
   13e34:	ldr	r1, [sp, #32]
   13e38:	add	r2, pc, r2
   13e3c:	mov	r3, r0
   13e40:	mov	r0, r5
   13e44:	bl	11b0c <snprintf@plt>
   13e48:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13e4c:	mov	r2, r4
   13e50:	mov	r1, r7
   13e54:	mov	r0, r6
   13e58:	bl	12fe0 <table_get_int8@@Base>
   13e5c:	ldr	r2, [pc, #192]	; 13f24 <table_cell_to_buffer@@Base+0x50c>
   13e60:	ldr	r1, [sp, #32]
   13e64:	add	r2, pc, r2
   13e68:	mov	r3, r0
   13e6c:	mov	r0, r5
   13e70:	bl	11b0c <snprintf@plt>
   13e74:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13e78:	mov	r2, r4
   13e7c:	mov	r1, r7
   13e80:	mov	r0, r6
   13e84:	bl	13014 <table_get_uint@@Base>
   13e88:	ldr	r2, [pc, #152]	; 13f28 <table_cell_to_buffer@@Base+0x510>
   13e8c:	ldr	r1, [sp, #32]
   13e90:	add	r2, pc, r2
   13e94:	mov	r3, r0
   13e98:	mov	r0, r5
   13e9c:	bl	11b0c <snprintf@plt>
   13ea0:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13ea4:	mov	r2, r4
   13ea8:	mov	r1, r7
   13eac:	mov	r0, r6
   13eb0:	bl	13000 <table_get_int@@Base>
   13eb4:	ldr	r2, [pc, #112]	; 13f2c <table_cell_to_buffer@@Base+0x514>
   13eb8:	ldr	r1, [sp, #32]
   13ebc:	add	r2, pc, r2
   13ec0:	mov	r3, r0
   13ec4:	mov	r0, r5
   13ec8:	bl	11b0c <snprintf@plt>
   13ecc:	b	13acc <table_cell_to_buffer@@Base+0xb4>
   13ed0:	ldrdeq	r0, [r0], -r8
   13ed4:	andeq	r0, r0, r8, ror #28
   13ed8:	andeq	r0, r0, r4, ror #28
   13edc:	andeq	r0, r0, r8, asr #28
   13ee0:	andeq	r0, r0, ip, lsl lr
   13ee4:	andeq	r0, r0, ip, ror #27
   13ee8:			; <UNDEFINED> instruction: 0x00000dbc
   13eec:	andeq	r0, r0, ip, lsl #27
   13ef0:	andeq	r0, r0, r4, asr #26
   13ef4:	andeq	r0, r0, r0, lsl sp
   13ef8:	strdeq	r0, [r0], -ip
   13efc:	andeq	r0, r0, ip, asr #25
   13f00:	muleq	r0, ip, ip
   13f04:	andeq	r0, r0, ip, ror #24
   13f08:	andeq	r0, r0, ip, lsr ip
   13f0c:	andeq	r0, r0, r8, lsl #24
   13f10:	ldrdeq	r0, [r0], -r4
   13f14:	andeq	r0, r0, r4, lsr #23
   13f18:	andeq	r0, r0, ip, ror fp
   13f1c:	andeq	r0, r0, ip, asr #22
   13f20:	andeq	r0, r0, r4, lsr #22
   13f24:	strdeq	r0, [r0], -r4
   13f28:	andeq	r0, r0, ip, asr #21
   13f2c:	muleq	r0, ip, sl

00013f30 <table_cell_from_buffer@@Base>:
   13f30:	push	{r4, r5, r6, r7, r8, lr}
   13f34:	mov	r8, r1
   13f38:	sub	sp, sp, #264	; 0x108
   13f3c:	mov	r1, r2
   13f40:	mov	r4, r2
   13f44:	mov	r6, r3
   13f48:	mov	r5, r0
   13f4c:	bl	128fc <table_get_column_data_type@@Base>
   13f50:	cmp	r0, #23
   13f54:	addls	pc, pc, r0, lsl #2
   13f58:	b	14568 <table_cell_from_buffer@@Base+0x638>
   13f5c:	b	144fc <table_cell_from_buffer@@Base+0x5cc>
   13f60:	b	144c4 <table_cell_from_buffer@@Base+0x594>
   13f64:	b	14488 <table_cell_from_buffer@@Base+0x558>
   13f68:	b	14450 <table_cell_from_buffer@@Base+0x520>
   13f6c:	b	14414 <table_cell_from_buffer@@Base+0x4e4>
   13f70:	b	143d8 <table_cell_from_buffer@@Base+0x4a8>
   13f74:	b	143a0 <table_cell_from_buffer@@Base+0x470>
   13f78:	b	14368 <table_cell_from_buffer@@Base+0x438>
   13f7c:	b	14328 <table_cell_from_buffer@@Base+0x3f8>
   13f80:	b	142e8 <table_cell_from_buffer@@Base+0x3b8>
   13f84:	b	142ac <table_cell_from_buffer@@Base+0x37c>
   13f88:	b	14270 <table_cell_from_buffer@@Base+0x340>
   13f8c:	b	14238 <table_cell_from_buffer@@Base+0x308>
   13f90:	b	14200 <table_cell_from_buffer@@Base+0x2d0>
   13f94:	b	141c0 <table_cell_from_buffer@@Base+0x290>
   13f98:	b	14180 <table_cell_from_buffer@@Base+0x250>
   13f9c:	b	14110 <table_cell_from_buffer@@Base+0x1e0>
   13fa0:	b	140d8 <table_cell_from_buffer@@Base+0x1a8>
   13fa4:	b	14148 <table_cell_from_buffer@@Base+0x218>
   13fa8:	b	1402c <table_cell_from_buffer@@Base+0xfc>
   13fac:	b	140a0 <table_cell_from_buffer@@Base+0x170>
   13fb0:	b	14064 <table_cell_from_buffer@@Base+0x134>
   13fb4:	b	13fe8 <table_cell_from_buffer@@Base+0xb8>
   13fb8:	b	13fbc <table_cell_from_buffer@@Base+0x8c>
   13fbc:	ldr	r1, [pc, #1452]	; 14570 <table_cell_from_buffer@@Base+0x640>
   13fc0:	mov	r0, r6
   13fc4:	add	r2, sp, #8
   13fc8:	add	r1, pc, r1
   13fcc:	bl	11b18 <__isoc99_sscanf@plt>
   13fd0:	cmp	r0, #1
   13fd4:	beq	1454c <table_cell_from_buffer@@Base+0x61c>
   13fd8:	mvn	r6, #0
   13fdc:	mov	r0, r6
   13fe0:	add	sp, sp, #264	; 0x108
   13fe4:	pop	{r4, r5, r6, r7, r8, pc}
   13fe8:	ldr	r1, [pc, #1412]	; 14574 <table_cell_from_buffer@@Base+0x644>
   13fec:	mov	r0, r6
   13ff0:	add	r2, sp, #8
   13ff4:	add	r1, pc, r1
   13ff8:	bl	11b18 <__isoc99_sscanf@plt>
   13ffc:	cmp	r0, #1
   14000:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14004:	ldr	r6, [sp, #8]
   14008:	cmp	r6, #0
   1400c:	beq	14534 <table_cell_from_buffer@@Base+0x604>
   14010:	mov	r3, r0
   14014:	mov	r2, r4
   14018:	mov	r1, r8
   1401c:	mov	r0, r5
   14020:	bl	1369c <table_set_bool@@Base>
   14024:	mov	r6, #0
   14028:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   1402c:	ldr	r1, [pc, #1348]	; 14578 <table_cell_from_buffer@@Base+0x648>
   14030:	mov	r0, r6
   14034:	add	r2, sp, #8
   14038:	add	r1, pc, r1
   1403c:	bl	11b18 <__isoc99_sscanf@plt>
   14040:	cmp	r0, #1
   14044:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14048:	mov	r2, r4
   1404c:	mov	r1, r8
   14050:	mov	r0, r5
   14054:	ldrb	r3, [sp, #8]
   14058:	bl	139ac <table_set_char@@Base>
   1405c:	mov	r6, #0
   14060:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14064:	ldr	r1, [pc, #1296]	; 1457c <table_cell_from_buffer@@Base+0x64c>
   14068:	add	r7, sp, #8
   1406c:	mov	r0, r6
   14070:	mov	r2, r7
   14074:	add	r1, pc, r1
   14078:	bl	11b18 <__isoc99_sscanf@plt>
   1407c:	cmp	r0, #1
   14080:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14084:	mov	r3, r7
   14088:	mov	r2, r4
   1408c:	mov	r1, r8
   14090:	mov	r0, r5
   14094:	bl	13990 <table_set_string@@Base>
   14098:	mov	r6, #0
   1409c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   140a0:	ldr	r1, [pc, #1240]	; 14580 <table_cell_from_buffer@@Base+0x650>
   140a4:	mov	r0, r6
   140a8:	add	r2, sp, #8
   140ac:	add	r1, pc, r1
   140b0:	bl	11b18 <__isoc99_sscanf@plt>
   140b4:	cmp	r0, #1
   140b8:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   140bc:	mov	r2, r4
   140c0:	mov	r1, r8
   140c4:	mov	r0, r5
   140c8:	ldrb	r3, [sp, #8]
   140cc:	bl	139d4 <table_set_uchar@@Base>
   140d0:	mov	r6, #0
   140d4:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   140d8:	ldr	r1, [pc, #1188]	; 14584 <table_cell_from_buffer@@Base+0x654>
   140dc:	mov	r0, r6
   140e0:	add	r2, sp, #8
   140e4:	add	r1, pc, r1
   140e8:	bl	11b18 <__isoc99_sscanf@plt>
   140ec:	cmp	r0, #1
   140f0:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   140f4:	mov	r2, r4
   140f8:	mov	r1, r8
   140fc:	mov	r0, r5
   14100:	vldr	d0, [sp, #8]
   14104:	bl	13948 <table_set_double@@Base>
   14108:	mov	r6, #0
   1410c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14110:	ldr	r1, [pc, #1136]	; 14588 <table_cell_from_buffer@@Base+0x658>
   14114:	mov	r0, r6
   14118:	add	r2, sp, #8
   1411c:	add	r1, pc, r1
   14120:	bl	11b18 <__isoc99_sscanf@plt>
   14124:	cmp	r0, #1
   14128:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   1412c:	mov	r2, r4
   14130:	mov	r1, r8
   14134:	mov	r0, r5
   14138:	vldr	s0, [sp, #8]
   1413c:	bl	13924 <table_set_float@@Base>
   14140:	mov	r6, #0
   14144:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14148:	ldr	r1, [pc, #1084]	; 1458c <table_cell_from_buffer@@Base+0x65c>
   1414c:	mov	r0, r6
   14150:	add	r2, sp, #8
   14154:	add	r1, pc, r1
   14158:	bl	11b18 <__isoc99_sscanf@plt>
   1415c:	cmp	r0, #1
   14160:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14164:	mov	r2, r4
   14168:	mov	r1, r8
   1416c:	mov	r0, r5
   14170:	vldr	d0, [sp, #8]
   14174:	bl	1396c <table_set_ldouble@@Base>
   14178:	mov	r6, #0
   1417c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14180:	ldr	r1, [pc, #1032]	; 14590 <table_cell_from_buffer@@Base+0x660>
   14184:	add	r7, sp, #8
   14188:	mov	r0, r6
   1418c:	mov	r2, r7
   14190:	add	r1, pc, r1
   14194:	bl	11b18 <__isoc99_sscanf@plt>
   14198:	cmp	r0, #1
   1419c:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   141a0:	ldrd	r6, [r7]
   141a4:	mov	r2, r4
   141a8:	mov	r1, r8
   141ac:	strd	r6, [sp]
   141b0:	mov	r0, r5
   141b4:	bl	13904 <table_set_ullong@@Base>
   141b8:	mov	r6, #0
   141bc:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   141c0:	ldr	r1, [pc, #972]	; 14594 <table_cell_from_buffer@@Base+0x664>
   141c4:	add	r7, sp, #8
   141c8:	mov	r0, r6
   141cc:	mov	r2, r7
   141d0:	add	r1, pc, r1
   141d4:	bl	11b18 <__isoc99_sscanf@plt>
   141d8:	cmp	r0, #1
   141dc:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   141e0:	ldrd	r6, [r7]
   141e4:	mov	r2, r4
   141e8:	mov	r1, r8
   141ec:	strd	r6, [sp]
   141f0:	mov	r0, r5
   141f4:	bl	138e4 <table_set_llong@@Base>
   141f8:	mov	r6, #0
   141fc:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14200:	ldr	r1, [pc, #912]	; 14598 <table_cell_from_buffer@@Base+0x668>
   14204:	mov	r0, r6
   14208:	add	r2, sp, #8
   1420c:	add	r1, pc, r1
   14210:	bl	11b18 <__isoc99_sscanf@plt>
   14214:	cmp	r0, #1
   14218:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   1421c:	mov	r2, r4
   14220:	mov	r1, r8
   14224:	mov	r0, r5
   14228:	ldr	r3, [sp, #8]
   1422c:	bl	138bc <table_set_ulong@@Base>
   14230:	mov	r6, #0
   14234:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14238:	ldr	r1, [pc, #860]	; 1459c <table_cell_from_buffer@@Base+0x66c>
   1423c:	mov	r0, r6
   14240:	add	r2, sp, #8
   14244:	add	r1, pc, r1
   14248:	bl	11b18 <__isoc99_sscanf@plt>
   1424c:	cmp	r0, #1
   14250:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14254:	mov	r2, r4
   14258:	mov	r1, r8
   1425c:	mov	r0, r5
   14260:	ldr	r3, [sp, #8]
   14264:	bl	13894 <table_set_long@@Base>
   14268:	mov	r6, #0
   1426c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14270:	ldr	r1, [pc, #808]	; 145a0 <table_cell_from_buffer@@Base+0x670>
   14274:	add	r7, sp, #8
   14278:	mov	r0, r6
   1427c:	mov	r2, r7
   14280:	add	r1, pc, r1
   14284:	bl	11b18 <__isoc99_sscanf@plt>
   14288:	cmp	r0, #1
   1428c:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14290:	ldrh	r3, [r7]
   14294:	mov	r2, r4
   14298:	mov	r1, r8
   1429c:	mov	r0, r5
   142a0:	bl	1386c <table_set_ushort@@Base>
   142a4:	mov	r6, #0
   142a8:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   142ac:	ldr	r1, [pc, #752]	; 145a4 <table_cell_from_buffer@@Base+0x674>
   142b0:	add	r7, sp, #8
   142b4:	mov	r0, r6
   142b8:	mov	r2, r7
   142bc:	add	r1, pc, r1
   142c0:	bl	11b18 <__isoc99_sscanf@plt>
   142c4:	cmp	r0, #1
   142c8:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   142cc:	ldrsh	r3, [r7]
   142d0:	mov	r2, r4
   142d4:	mov	r1, r8
   142d8:	mov	r0, r5
   142dc:	bl	13844 <table_set_short@@Base>
   142e0:	mov	r6, #0
   142e4:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   142e8:	ldr	r1, [pc, #696]	; 145a8 <table_cell_from_buffer@@Base+0x678>
   142ec:	add	r7, sp, #8
   142f0:	mov	r0, r6
   142f4:	mov	r2, r7
   142f8:	add	r1, pc, r1
   142fc:	bl	11b18 <__isoc99_sscanf@plt>
   14300:	cmp	r0, #1
   14304:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14308:	ldrd	r6, [r7]
   1430c:	mov	r2, r4
   14310:	mov	r1, r8
   14314:	strd	r6, [sp]
   14318:	mov	r0, r5
   1431c:	bl	13824 <table_set_uint64@@Base>
   14320:	mov	r6, #0
   14324:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14328:	ldr	r1, [pc, #636]	; 145ac <table_cell_from_buffer@@Base+0x67c>
   1432c:	add	r7, sp, #8
   14330:	mov	r0, r6
   14334:	mov	r2, r7
   14338:	add	r1, pc, r1
   1433c:	bl	11b18 <__isoc99_sscanf@plt>
   14340:	cmp	r0, #1
   14344:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14348:	ldrd	r6, [r7]
   1434c:	mov	r2, r4
   14350:	mov	r1, r8
   14354:	strd	r6, [sp]
   14358:	mov	r0, r5
   1435c:	bl	13804 <table_set_int64@@Base>
   14360:	mov	r6, #0
   14364:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14368:	ldr	r1, [pc, #576]	; 145b0 <table_cell_from_buffer@@Base+0x680>
   1436c:	mov	r0, r6
   14370:	add	r2, sp, #8
   14374:	add	r1, pc, r1
   14378:	bl	11b18 <__isoc99_sscanf@plt>
   1437c:	cmp	r0, #1
   14380:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14384:	mov	r2, r4
   14388:	mov	r1, r8
   1438c:	mov	r0, r5
   14390:	ldr	r3, [sp, #8]
   14394:	bl	137dc <table_set_uint32@@Base>
   14398:	mov	r6, #0
   1439c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   143a0:	ldr	r1, [pc, #524]	; 145b4 <table_cell_from_buffer@@Base+0x684>
   143a4:	mov	r0, r6
   143a8:	add	r2, sp, #8
   143ac:	add	r1, pc, r1
   143b0:	bl	11b18 <__isoc99_sscanf@plt>
   143b4:	cmp	r0, #1
   143b8:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   143bc:	mov	r2, r4
   143c0:	mov	r1, r8
   143c4:	mov	r0, r5
   143c8:	ldr	r3, [sp, #8]
   143cc:	bl	137b4 <table_set_int32@@Base>
   143d0:	mov	r6, #0
   143d4:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   143d8:	ldr	r1, [pc, #472]	; 145b8 <table_cell_from_buffer@@Base+0x688>
   143dc:	add	r7, sp, #8
   143e0:	mov	r0, r6
   143e4:	mov	r2, r7
   143e8:	add	r1, pc, r1
   143ec:	bl	11b18 <__isoc99_sscanf@plt>
   143f0:	cmp	r0, #1
   143f4:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   143f8:	ldrh	r3, [r7]
   143fc:	mov	r2, r4
   14400:	mov	r1, r8
   14404:	mov	r0, r5
   14408:	bl	1378c <table_set_uint16@@Base>
   1440c:	mov	r6, #0
   14410:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14414:	ldr	r1, [pc, #416]	; 145bc <table_cell_from_buffer@@Base+0x68c>
   14418:	add	r7, sp, #8
   1441c:	mov	r0, r6
   14420:	mov	r2, r7
   14424:	add	r1, pc, r1
   14428:	bl	11b18 <__isoc99_sscanf@plt>
   1442c:	cmp	r0, #1
   14430:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14434:	ldrsh	r3, [r7]
   14438:	mov	r2, r4
   1443c:	mov	r1, r8
   14440:	mov	r0, r5
   14444:	bl	13764 <table_set_int16@@Base>
   14448:	mov	r6, #0
   1444c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14450:	ldr	r1, [pc, #360]	; 145c0 <table_cell_from_buffer@@Base+0x690>
   14454:	mov	r0, r6
   14458:	add	r2, sp, #8
   1445c:	add	r1, pc, r1
   14460:	bl	11b18 <__isoc99_sscanf@plt>
   14464:	cmp	r0, #1
   14468:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   1446c:	mov	r2, r4
   14470:	mov	r1, r8
   14474:	mov	r0, r5
   14478:	ldrb	r3, [sp, #8]
   1447c:	bl	1373c <table_set_uint8@@Base>
   14480:	mov	r6, #0
   14484:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14488:	ldr	r1, [pc, #308]	; 145c4 <table_cell_from_buffer@@Base+0x694>
   1448c:	add	r7, sp, #8
   14490:	mov	r0, r6
   14494:	mov	r2, r7
   14498:	add	r1, pc, r1
   1449c:	bl	11b18 <__isoc99_sscanf@plt>
   144a0:	cmp	r0, #1
   144a4:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   144a8:	ldrsb	r3, [r7]
   144ac:	mov	r2, r4
   144b0:	mov	r1, r8
   144b4:	mov	r0, r5
   144b8:	bl	13714 <table_set_int8@@Base>
   144bc:	mov	r6, #0
   144c0:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   144c4:	ldr	r1, [pc, #252]	; 145c8 <table_cell_from_buffer@@Base+0x698>
   144c8:	mov	r0, r6
   144cc:	add	r2, sp, #8
   144d0:	add	r1, pc, r1
   144d4:	bl	11b18 <__isoc99_sscanf@plt>
   144d8:	cmp	r0, #1
   144dc:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   144e0:	mov	r2, r4
   144e4:	mov	r1, r8
   144e8:	mov	r0, r5
   144ec:	ldr	r3, [sp, #8]
   144f0:	bl	136ec <table_set_uint@@Base>
   144f4:	mov	r6, #0
   144f8:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   144fc:	ldr	r1, [pc, #200]	; 145cc <table_cell_from_buffer@@Base+0x69c>
   14500:	mov	r0, r6
   14504:	add	r2, sp, #8
   14508:	add	r1, pc, r1
   1450c:	bl	11b18 <__isoc99_sscanf@plt>
   14510:	cmp	r0, #1
   14514:	bne	13fd8 <table_cell_from_buffer@@Base+0xa8>
   14518:	mov	r2, r4
   1451c:	mov	r1, r8
   14520:	mov	r0, r5
   14524:	ldr	r3, [sp, #8]
   14528:	bl	136c4 <table_set_int@@Base>
   1452c:	mov	r6, #0
   14530:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14534:	mov	r2, r4
   14538:	mov	r1, r8
   1453c:	mov	r0, r5
   14540:	mov	r3, r6
   14544:	bl	1369c <table_set_bool@@Base>
   14548:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   1454c:	mov	r2, r4
   14550:	mov	r1, r8
   14554:	mov	r0, r5
   14558:	ldr	r3, [sp, #8]
   1455c:	bl	139fc <table_set_ptr@@Base>
   14560:	mov	r6, #0
   14564:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14568:	mov	r6, #0
   1456c:	b	13fdc <table_cell_from_buffer@@Base+0xac>
   14570:	andeq	r0, r0, ip, asr #19
   14574:	andeq	r0, r0, r4, ror #18
   14578:	andeq	r0, r0, r8, asr r9
   1457c:	andeq	r0, r0, ip, lsl #18
   14580:	andeq	r0, r0, r4, ror #17
   14584:	andeq	r0, r0, r4, lsr #17
   14588:	andeq	r0, r0, r8, ror #16
   1458c:	andeq	r0, r0, r8, lsr r8
   14590:	ldrdeq	r0, [r0], -r8
   14594:	muleq	r0, r0, r7
   14598:	andeq	r0, r0, r0, ror r7
   1459c:	andeq	r0, r0, r4, lsr r7
   145a0:	strdeq	r0, [r0], -r4
   145a4:			; <UNDEFINED> instruction: 0x000006b4
   145a8:	andeq	r0, r0, r0, ror r6
   145ac:	andeq	r0, r0, r8, lsr #12
   145b0:	andeq	r0, r0, r8, ror #11
   145b4:	andeq	r0, r0, ip, lsr #11
   145b8:	andeq	r0, r0, ip, lsl #11
   145bc:	andeq	r0, r0, ip, asr #10
   145c0:	andeq	r0, r0, r4, asr #10
   145c4:	andeq	r0, r0, r0, lsl #10
   145c8:	andeq	r0, r0, ip, lsl #9
   145cc:	andeq	r0, r0, r0, asr r4

000145d0 <table_get_cell_ptr@@Base>:
   145d0:	push	{r4, lr}
   145d4:	mov	r4, r2
   145d8:	bl	130e0 <table_get_row_ptr@@Base>
   145dc:	ldr	r0, [r0]
   145e0:	add	r0, r0, r4, lsl #2
   145e4:	pop	{r4, pc}

000145e8 <table_cell_init@@Base>:
   145e8:	push	{r4, lr}
   145ec:	bl	145d0 <table_get_cell_ptr@@Base>
   145f0:	mov	r3, #0
   145f4:	str	r3, [r0]
   145f8:	pop	{r4, pc}

000145fc <table_cell_destroy@@Base>:
   145fc:	push	{r4, r5, r6, lr}
   14600:	mov	r6, r1
   14604:	mov	r1, r2
   14608:	mov	r4, r2
   1460c:	mov	r5, r0
   14610:	bl	128fc <table_get_column_data_type@@Base>
   14614:	cmp	r0, #23
   14618:	popeq	{r4, r5, r6, pc}
   1461c:	mov	r2, r4
   14620:	mov	r1, r6
   14624:	mov	r0, r5
   14628:	bl	145d0 <table_get_cell_ptr@@Base>
   1462c:	ldr	r0, [r0]
   14630:	cmp	r0, #0
   14634:	popeq	{r4, r5, r6, pc}
   14638:	pop	{r4, r5, r6, lr}
   1463c:	b	11ab8 <free@plt>

00014640 <table_cell_nullify@@Base>:
   14640:	push	{r4, lr}
   14644:	bl	145d0 <table_get_cell_ptr@@Base>
   14648:	mov	r4, r0
   1464c:	ldr	r0, [r0]
   14650:	cmp	r0, #0
   14654:	beq	14664 <table_cell_nullify@@Base+0x24>
   14658:	bl	11ab8 <free@plt>
   1465c:	mov	r3, #0
   14660:	str	r3, [r4]
   14664:	mov	r0, #0
   14668:	pop	{r4, pc}
   1466c:	subs	r2, r1, #1
   14670:	bxeq	lr
   14674:	bcc	1484c <table_cell_nullify@@Base+0x20c>
   14678:	cmp	r0, r1
   1467c:	bls	14830 <table_cell_nullify@@Base+0x1f0>
   14680:	tst	r1, r2
   14684:	beq	1483c <table_cell_nullify@@Base+0x1fc>
   14688:	clz	r3, r0
   1468c:	clz	r2, r1
   14690:	sub	r3, r2, r3
   14694:	rsbs	r3, r3, #31
   14698:	addne	r3, r3, r3, lsl #1
   1469c:	mov	r2, #0
   146a0:	addne	pc, pc, r3, lsl #2
   146a4:	nop			; (mov r0, r0)
   146a8:	cmp	r0, r1, lsl #31
   146ac:	adc	r2, r2, r2
   146b0:	subcs	r0, r0, r1, lsl #31
   146b4:	cmp	r0, r1, lsl #30
   146b8:	adc	r2, r2, r2
   146bc:	subcs	r0, r0, r1, lsl #30
   146c0:	cmp	r0, r1, lsl #29
   146c4:	adc	r2, r2, r2
   146c8:	subcs	r0, r0, r1, lsl #29
   146cc:	cmp	r0, r1, lsl #28
   146d0:	adc	r2, r2, r2
   146d4:	subcs	r0, r0, r1, lsl #28
   146d8:	cmp	r0, r1, lsl #27
   146dc:	adc	r2, r2, r2
   146e0:	subcs	r0, r0, r1, lsl #27
   146e4:	cmp	r0, r1, lsl #26
   146e8:	adc	r2, r2, r2
   146ec:	subcs	r0, r0, r1, lsl #26
   146f0:	cmp	r0, r1, lsl #25
   146f4:	adc	r2, r2, r2
   146f8:	subcs	r0, r0, r1, lsl #25
   146fc:	cmp	r0, r1, lsl #24
   14700:	adc	r2, r2, r2
   14704:	subcs	r0, r0, r1, lsl #24
   14708:	cmp	r0, r1, lsl #23
   1470c:	adc	r2, r2, r2
   14710:	subcs	r0, r0, r1, lsl #23
   14714:	cmp	r0, r1, lsl #22
   14718:	adc	r2, r2, r2
   1471c:	subcs	r0, r0, r1, lsl #22
   14720:	cmp	r0, r1, lsl #21
   14724:	adc	r2, r2, r2
   14728:	subcs	r0, r0, r1, lsl #21
   1472c:	cmp	r0, r1, lsl #20
   14730:	adc	r2, r2, r2
   14734:	subcs	r0, r0, r1, lsl #20
   14738:	cmp	r0, r1, lsl #19
   1473c:	adc	r2, r2, r2
   14740:	subcs	r0, r0, r1, lsl #19
   14744:	cmp	r0, r1, lsl #18
   14748:	adc	r2, r2, r2
   1474c:	subcs	r0, r0, r1, lsl #18
   14750:	cmp	r0, r1, lsl #17
   14754:	adc	r2, r2, r2
   14758:	subcs	r0, r0, r1, lsl #17
   1475c:	cmp	r0, r1, lsl #16
   14760:	adc	r2, r2, r2
   14764:	subcs	r0, r0, r1, lsl #16
   14768:	cmp	r0, r1, lsl #15
   1476c:	adc	r2, r2, r2
   14770:	subcs	r0, r0, r1, lsl #15
   14774:	cmp	r0, r1, lsl #14
   14778:	adc	r2, r2, r2
   1477c:	subcs	r0, r0, r1, lsl #14
   14780:	cmp	r0, r1, lsl #13
   14784:	adc	r2, r2, r2
   14788:	subcs	r0, r0, r1, lsl #13
   1478c:	cmp	r0, r1, lsl #12
   14790:	adc	r2, r2, r2
   14794:	subcs	r0, r0, r1, lsl #12
   14798:	cmp	r0, r1, lsl #11
   1479c:	adc	r2, r2, r2
   147a0:	subcs	r0, r0, r1, lsl #11
   147a4:	cmp	r0, r1, lsl #10
   147a8:	adc	r2, r2, r2
   147ac:	subcs	r0, r0, r1, lsl #10
   147b0:	cmp	r0, r1, lsl #9
   147b4:	adc	r2, r2, r2
   147b8:	subcs	r0, r0, r1, lsl #9
   147bc:	cmp	r0, r1, lsl #8
   147c0:	adc	r2, r2, r2
   147c4:	subcs	r0, r0, r1, lsl #8
   147c8:	cmp	r0, r1, lsl #7
   147cc:	adc	r2, r2, r2
   147d0:	subcs	r0, r0, r1, lsl #7
   147d4:	cmp	r0, r1, lsl #6
   147d8:	adc	r2, r2, r2
   147dc:	subcs	r0, r0, r1, lsl #6
   147e0:	cmp	r0, r1, lsl #5
   147e4:	adc	r2, r2, r2
   147e8:	subcs	r0, r0, r1, lsl #5
   147ec:	cmp	r0, r1, lsl #4
   147f0:	adc	r2, r2, r2
   147f4:	subcs	r0, r0, r1, lsl #4
   147f8:	cmp	r0, r1, lsl #3
   147fc:	adc	r2, r2, r2
   14800:	subcs	r0, r0, r1, lsl #3
   14804:	cmp	r0, r1, lsl #2
   14808:	adc	r2, r2, r2
   1480c:	subcs	r0, r0, r1, lsl #2
   14810:	cmp	r0, r1, lsl #1
   14814:	adc	r2, r2, r2
   14818:	subcs	r0, r0, r1, lsl #1
   1481c:	cmp	r0, r1
   14820:	adc	r2, r2, r2
   14824:	subcs	r0, r0, r1
   14828:	mov	r0, r2
   1482c:	bx	lr
   14830:	moveq	r0, #1
   14834:	movne	r0, #0
   14838:	bx	lr
   1483c:	clz	r2, r1
   14840:	rsb	r2, r2, #31
   14844:	lsr	r0, r0, r2
   14848:	bx	lr
   1484c:	cmp	r0, #0
   14850:	mvnne	r0, #0
   14854:	b	14878 <table_cell_nullify@@Base+0x238>
   14858:	cmp	r1, #0
   1485c:	beq	1484c <table_cell_nullify@@Base+0x20c>
   14860:	push	{r0, r1, lr}
   14864:	bl	1466c <table_cell_nullify@@Base+0x2c>
   14868:	pop	{r1, r2, lr}
   1486c:	mul	r3, r2, r0
   14870:	sub	r1, r1, r3
   14874:	bx	lr
   14878:	push	{r1, lr}
   1487c:	mov	r0, #8
   14880:	bl	11a94 <raise@plt>
   14884:	pop	{r1, pc}

00014888 <__libc_csu_init@@Base>:
   14888:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1488c:	mov	r7, r0
   14890:	ldr	r6, [pc, #72]	; 148e0 <__libc_csu_init@@Base+0x58>
   14894:	ldr	r5, [pc, #72]	; 148e4 <__libc_csu_init@@Base+0x5c>
   14898:	add	r6, pc, r6
   1489c:	add	r5, pc, r5
   148a0:	sub	r6, r6, r5
   148a4:	mov	r8, r1
   148a8:	mov	r9, r2
   148ac:	bl	11a74 <raise@plt-0x20>
   148b0:	asrs	r6, r6, #2
   148b4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   148b8:	mov	r4, #0
   148bc:	add	r4, r4, #1
   148c0:	ldr	r3, [r5], #4
   148c4:	mov	r2, r9
   148c8:	mov	r1, r8
   148cc:	mov	r0, r7
   148d0:	blx	r3
   148d4:	cmp	r6, r4
   148d8:	bne	148bc <__libc_csu_init@@Base+0x34>
   148dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   148e0:	andeq	r0, r1, r0, ror r6
   148e4:	andeq	r0, r1, r8, ror #12

000148e8 <__libc_csu_fini@@Base>:
   148e8:	bx	lr

Disassembly of section .fini:

000148ec <.fini>:
   148ec:	push	{r3, lr}
   148f0:	pop	{r3, pc}
