

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Thu Mar 14 15:32:13 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  515|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         2|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	7  / (exitcond_i)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.03ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_V), !map !104

ST_1: StgValue_9 (6)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !108

ST_1: StgValue_10 (7)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !112

ST_1: StgValue_11 (8)  [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !116

ST_1: StgValue_12 (9)  [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind

ST_1: buffIn_data_V (10)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:5  %buffIn_data_V = alloca [128 x i32], align 4

ST_1: buffIn_last_V (11)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:6  %buffIn_last_V = alloca [128 x i1], align 1

ST_1: StgValue_15 (12)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:5
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_16 (13)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:6
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_17 (14)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:7
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_18 (15)  [1/1] 1.03ns  loc: matchedRee/matchFilter.cpp:15
.preheader.preheader:10  br label %.preheader


 <State 2>: 4.33ns
ST_2: a (17)  [1/1] 0.00ns
.preheader:0  %a = phi i7 [ %a_1, %0 ], [ -1, %.preheader.preheader ]

ST_2: a_cast2 (18)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
.preheader:1  %a_cast2 = zext i7 %a to i32

ST_2: tmp (19)  [1/1] 1.90ns  loc: matchedRee/matchFilter.cpp:15
.preheader:2  %tmp = icmp eq i7 %a, 0

ST_2: empty (20)  [1/1] 0.00ns
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)

ST_2: StgValue_23 (21)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
.preheader:4  br i1 %tmp, label %1, label %0

ST_2: a_1 (23)  [1/1] 1.66ns  loc: matchedRee/matchFilter.cpp:16
:0  %a_1 = add i7 %a, -1

ST_2: a_1_cast (24)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:16
:1  %a_1_cast = zext i7 %a_1 to i32

ST_2: buffIn_data_V_addr_1 (25)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:2  %buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_1_cast

ST_2: buffIn_data_V_load (26)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_2: buffIn_last_V_addr_1 (29)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:6  %buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_1_cast

ST_2: buffIn_last_V_load (30)  [2/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_2: empty_7 (35)  [2/2] 0.00ns
:0  %empty_7 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)


 <State 3>: 5.33ns
ST_3: buffIn_data_V_load (26)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_3: buffIn_data_V_addr_2 (27)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:4  %buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_cast2

ST_3: StgValue_33 (28)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:5  store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 4

ST_3: buffIn_last_V_load (30)  [1/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_3: buffIn_last_V_addr_2 (31)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:8  %buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_cast2

ST_3: StgValue_36 (32)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:9  store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4

ST_3: StgValue_37 (33)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
:10  br label %.preheader


 <State 4>: 2.66ns
ST_4: empty_7 (35)  [1/2] 0.00ns
:0  %empty_7 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)

ST_4: in_data_V_tmp (36)  [1/1] 0.00ns
:1  %in_data_V_tmp = extractvalue { i32, i1 } %empty_7, 0

ST_4: out_last_V_1 (37)  [1/1] 0.00ns
:2  %out_last_V_1 = extractvalue { i32, i1 } %empty_7, 1

ST_4: buffIn_data_V_addr (38)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:3  %buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 0

ST_4: StgValue_42 (39)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:4  store i32 %in_data_V_tmp, i32* %buffIn_data_V_addr, align 4

ST_4: buffIn_last_V_addr (40)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:5  %buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 0

ST_4: StgValue_44 (41)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:6  store i1 %out_last_V_1, i1* %buffIn_last_V_addr, align 4

ST_4: StgValue_45 (42)  [1/1] 1.03ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br label %2


 <State 5>: 3.51ns
ST_5: p_Val2_1 (44)  [1/1] 0.00ns
:0  %p_Val2_1 = phi i16 [ 0, %1 ], [ %tempQ_V, %3 ]

ST_5: p_Val2_s (45)  [1/1] 0.00ns
:1  %p_Val2_s = phi i16 [ 0, %1 ], [ %tempI_V, %3 ]

ST_5: b_i (46)  [1/1] 0.00ns
:2  %b_i = phi i8 [ 0, %1 ], [ %b, %3 ]

ST_5: b_i_cast1 (47)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:3  %b_i_cast1 = zext i8 %b_i to i32

ST_5: exitcond_i (48)  [1/1] 1.90ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:4  %exitcond_i = icmp eq i8 %b_i, -128

ST_5: empty_8 (49)  [1/1] 0.00ns
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_5: b (50)  [1/1] 1.66ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:6  %b = add i8 %b_i, 1

ST_5: StgValue_53 (51)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br i1 %exitcond_i, label %convol.exit, label %3

ST_5: buffIn_data_V_addr_3 (53)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:0  %buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %b_i_cast1

ST_5: p_Val2_2 (54)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:1  %p_Val2_2 = load i32* %buffIn_data_V_addr_3, align 4

ST_5: ret_V (63)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:0  %ret_V = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %p_Val2_s, i32 5, i32 15)

ST_5: tmp_2 (64)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_2_i)
convol.exit:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

ST_5: tmp_3 (65)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:2  %tmp_3 = trunc i16 %p_Val2_s to i5

ST_5: tmp_8_i (66)  [1/1] 2.11ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:3  %tmp_8_i = icmp eq i5 %tmp_3, 0

ST_5: ret_V_1 (67)  [1/1] 1.67ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:4  %ret_V_1 = add i11 1, %ret_V

ST_5: p_i (68)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_2_i)
convol.exit:5  %p_i = select i1 %tmp_8_i, i11 %ret_V, i11 %ret_V_1

ST_5: p_2_i (69)  [1/1] 1.40ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (out node of the LUT)
convol.exit:6  %p_2_i = select i1 %tmp_2, i11 %p_i, i11 %ret_V

ST_5: ret_V_2 (70)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:7  %ret_V_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %p_Val2_1, i32 5, i32 15)

ST_5: tmp_4 (71)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_3_i)
convol.exit:8  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

ST_5: tmp_5 (72)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:9  %tmp_5 = trunc i16 %p_Val2_1 to i5

ST_5: tmp_i (73)  [1/1] 2.11ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:10  %tmp_i = icmp eq i5 %tmp_5, 0

ST_5: ret_V_3 (74)  [1/1] 1.67ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:11  %ret_V_3 = add i11 1, %ret_V_2

ST_5: p_1_i (75)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_3_i)
convol.exit:12  %p_1_i = select i1 %tmp_i, i11 %ret_V_2, i11 %ret_V_3

ST_5: p_3_i (76)  [1/1] 1.40ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (out node of the LUT)
convol.exit:13  %p_3_i = select i1 %tmp_4, i11 %p_1_i, i11 %ret_V_2

ST_5: loc_V_1_trunc_i (77)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:14  %loc_V_1_trunc_i = sext i11 %p_3_i to i16

ST_5: tmp_i_9 (78)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:15  %tmp_i_9 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_2_i, i16 %loc_V_1_trunc_i)

ST_5: p_Result_s (79)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:16  %p_Result_s = sext i27 %tmp_i_9 to i32

ST_5: StgValue_73 (80)  [2/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)


 <State 6>: 4.34ns
ST_6: p_Val2_2 (54)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:1  %p_Val2_2 = load i32* %buffIn_data_V_addr_3, align 4

ST_6: tmp_1 (55)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:2  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %p_Val2_2, i32 16, i32 26)

ST_6: p_Val2_3 (56)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:3  %p_Val2_3 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)

ST_6: tmp_6 (57)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:4  %tmp_6 = trunc i32 %p_Val2_2 to i11

ST_6: p_Val2_4 (58)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:19
:5  %p_Val2_4 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_6, i5 0)

ST_6: tempI_V (59)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19
:6  %tempI_V = add i16 %p_Val2_s, %p_Val2_3

ST_6: tempQ_V (60)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19
:7  %tempQ_V = add i16 %p_Val2_1, %p_Val2_4

ST_6: StgValue_81 (61)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:8  br label %2


 <State 7>: 0.00ns
ST_7: StgValue_82 (80)  [1/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)

ST_7: StgValue_83 (81)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:20
convol.exit:18  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:16) [17]  (1.03 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:16) [17]  (0 ns)
	'add' operation ('a', matchedRee/matchFilter.cpp:16) [23]  (1.66 ns)
	'getelementptr' operation ('buffIn_data_V_addr_1', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) [25]  (0 ns)
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [26]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [26]  (2.66 ns)
	'store' operation (matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) of variable 'buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16 on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [28]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	axis read on port 'in_data_V' [35]  (0 ns)
	'store' operation (matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18) of variable 'in_data_V_tmp' on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [39]  (2.66 ns)

 <State 5>: 3.51ns
The critical path consists of the following:
	'phi' operation ('tempQ.V') with incoming values : ('tempQ.V', matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19) [44]  (0 ns)
	'icmp' operation ('tmp_i', matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19) [73]  (2.11 ns)
	'select' operation ('p_1_i', matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19) [75]  (0 ns)
	'select' operation ('p_3_i', matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19) [76]  (1.4 ns)
	axis write on port 'out_data_V' (matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19) [80]  (0 ns)

 <State 6>: 4.34ns
The critical path consists of the following:
	'load' operation ('__Val2__', matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [54]  (2.66 ns)
	'add' operation ('tempI.V', matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19) [59]  (1.68 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
