
PLL_SYSCLK_HSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028a8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002a78  08002a78  00012a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b08  08002b08  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002b08  08002b08  00012b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b10  08002b10  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b10  08002b10  00012b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b14  08002b14  00012b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  08002b88  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002b88  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090c9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000149b  00000000  00000000  00029169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000630  00000000  00000000  0002a608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005b8  00000000  00000000  0002ac38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f73  00000000  00000000  0002b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000089c1  00000000  00000000  0004c163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c829f  00000000  00000000  00054b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011cdc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c5c  00000000  00000000  0011ce18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002a60 	.word	0x08002a60

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002a60 	.word	0x08002a60

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <SysTick_Handler>:
 *      Author: Oliver
 */

#include "main.h"

void SysTick_Handler(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0

	HAL_IncTick();
 80005bc:	f000 fa78 	bl	8000ab0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005c0:	f000 fbc4 	bl	8000d4c <HAL_SYSTICK_IRQHandler>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <main>:
void SystemClock_Config_HSE(uint8_t clock_freq);


UART_HandleTypeDef huart2;

int main(void) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b09a      	sub	sp, #104	; 0x68
 80005cc:	af00      	add	r7, sp, #0

	char msg[100];

	HAL_Init();
 80005ce:	f000 fa1d 	bl	8000a0c <HAL_Init>
	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50MHZ);
 80005d2:	2032      	movs	r0, #50	; 0x32
 80005d4:	f000 f876 	bl	80006c4 <SystemClock_Config_HSE>

	UART2_Init();
 80005d8:	f000 f948 	bl	800086c <UART2_Init>

	memset(msg, 0, sizeof(msg));
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2264      	movs	r2, #100	; 0x64
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f001 fdf8 	bl	80021d8 <memset>
	sprintf(msg, "SYSCLK : %ldHz\r\n", HAL_RCC_GetSysClockFreq());
 80005e8:	f000 fe6c 	bl	80012c4 <HAL_RCC_GetSysClockFreq>
 80005ec:	4602      	mov	r2, r0
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	492f      	ldr	r1, [pc, #188]	; (80006b0 <main+0xe8>)
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 fdf8 	bl	80021e8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	4618      	mov	r0, r3
 80005fc:	f7ff fe08 	bl	8000210 <strlen>
 8000600:	4603      	mov	r3, r0
 8000602:	b29a      	uxth	r2, r3
 8000604:	1d39      	adds	r1, r7, #4
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
 800060a:	482a      	ldr	r0, [pc, #168]	; (80006b4 <main+0xec>)
 800060c:	f001 faf7 	bl	8001bfe <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	2264      	movs	r2, #100	; 0x64
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f001 fdde 	bl	80021d8 <memset>
	sprintf(msg, "HCLK : %ldHz\r\n", HAL_RCC_GetHCLKFreq());
 800061c:	f000 fe1e 	bl	800125c <HAL_RCC_GetHCLKFreq>
 8000620:	4602      	mov	r2, r0
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4924      	ldr	r1, [pc, #144]	; (80006b8 <main+0xf0>)
 8000626:	4618      	mov	r0, r3
 8000628:	f001 fdde 	bl	80021e8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff fdee 	bl	8000210 <strlen>
 8000634:	4603      	mov	r3, r0
 8000636:	b29a      	uxth	r2, r3
 8000638:	1d39      	adds	r1, r7, #4
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	481d      	ldr	r0, [pc, #116]	; (80006b4 <main+0xec>)
 8000640:	f001 fadd 	bl	8001bfe <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2264      	movs	r2, #100	; 0x64
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f001 fdc4 	bl	80021d8 <memset>
	sprintf(msg, "PCLK1 : %ldHz\r\n", HAL_RCC_GetPCLK1Freq());
 8000650:	f000 fe10 	bl	8001274 <HAL_RCC_GetPCLK1Freq>
 8000654:	4602      	mov	r2, r0
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	4918      	ldr	r1, [pc, #96]	; (80006bc <main+0xf4>)
 800065a:	4618      	mov	r0, r3
 800065c:	f001 fdc4 	bl	80021e8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff fdd4 	bl	8000210 <strlen>
 8000668:	4603      	mov	r3, r0
 800066a:	b29a      	uxth	r2, r3
 800066c:	1d39      	adds	r1, r7, #4
 800066e:	f04f 33ff 	mov.w	r3, #4294967295
 8000672:	4810      	ldr	r0, [pc, #64]	; (80006b4 <main+0xec>)
 8000674:	f001 fac3 	bl	8001bfe <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	2264      	movs	r2, #100	; 0x64
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f001 fdaa 	bl	80021d8 <memset>
	sprintf(msg, "PCLK2 : %ldHz\r\n", HAL_RCC_GetPCLK2Freq());
 8000684:	f000 fe0a 	bl	800129c <HAL_RCC_GetPCLK2Freq>
 8000688:	4602      	mov	r2, r0
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	490c      	ldr	r1, [pc, #48]	; (80006c0 <main+0xf8>)
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fdaa 	bl	80021e8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff fdba 	bl	8000210 <strlen>
 800069c:	4603      	mov	r3, r0
 800069e:	b29a      	uxth	r2, r3
 80006a0:	1d39      	adds	r1, r7, #4
 80006a2:	f04f 33ff 	mov.w	r3, #4294967295
 80006a6:	4803      	ldr	r0, [pc, #12]	; (80006b4 <main+0xec>)
 80006a8:	f001 faa9 	bl	8001bfe <HAL_UART_Transmit>

	while(1);
 80006ac:	e7fe      	b.n	80006ac <main+0xe4>
 80006ae:	bf00      	nop
 80006b0:	08002a78 	.word	0x08002a78
 80006b4:	20000098 	.word	0x20000098
 80006b8:	08002a8c 	.word	0x08002a8c
 80006bc:	08002a9c 	.word	0x08002a9c
 80006c0:	08002aac 	.word	0x08002aac

080006c4 <SystemClock_Config_HSE>:

	return 0;
}

void SystemClock_Config_HSE(uint8_t clock_freq) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b098      	sub	sp, #96	; 0x60
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	//Refer to reference manual (HCLK Wait States Latency)
	uint32_t FLatency = 0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	65fb      	str	r3, [r7, #92]	; 0x5c

	//Using HSE to derive PLL in this example:
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE; //set to HSI by default
 80006d2:	2301      	movs	r3, #1
 80006d4:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.HSIState = RCC_HSE_BYPASS;
 80006d6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006da:	637b      	str	r3, [r7, #52]	; 0x34
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80006dc:	2302      	movs	r3, #2
 80006de:	643b      	str	r3, [r7, #64]	; 0x40
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE; //assuming HSE = 8MHz
 80006e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006e4:	647b      	str	r3, [r7, #68]	; 0x44

	switch(clock_freq) {
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2bb4      	cmp	r3, #180	; 0xb4
 80006ea:	d057      	beq.n	800079c <SystemClock_Config_HSE+0xd8>
 80006ec:	2bb4      	cmp	r3, #180	; 0xb4
 80006ee:	f300 808e 	bgt.w	800080e <SystemClock_Config_HSE+0x14a>
 80006f2:	2b78      	cmp	r3, #120	; 0x78
 80006f4:	d039      	beq.n	800076a <SystemClock_Config_HSE+0xa6>
 80006f6:	2b78      	cmp	r3, #120	; 0x78
 80006f8:	f300 8089 	bgt.w	800080e <SystemClock_Config_HSE+0x14a>
 80006fc:	2b32      	cmp	r3, #50	; 0x32
 80006fe:	d002      	beq.n	8000706 <SystemClock_Config_HSE+0x42>
 8000700:	2b54      	cmp	r3, #84	; 0x54
 8000702:	d019      	beq.n	8000738 <SystemClock_Config_HSE+0x74>

			FLatency = FLASH_ACR_LATENCY_5WS;
			break;
		}
		default:
			break;
 8000704:	e083      	b.n	800080e <SystemClock_Config_HSE+0x14a>
			osc_init.PLL.PLLM = 8;
 8000706:	2308      	movs	r3, #8
 8000708:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 100;
 800070a:	2364      	movs	r3, #100	; 0x64
 800070c:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 800070e:	2302      	movs	r3, #2
 8000710:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ = 2;
 8000712:	2302      	movs	r3, #2
 8000714:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR = 2;
 8000716:	2302      	movs	r3, #2
 8000718:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800071a:	230f      	movs	r3, #15
 800071c:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071e:	2302      	movs	r3, #2
 8000720:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;			//HCLK = 50MHz
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;			//PCLK1 = 25MHz
 8000726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800072a:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;			//PCLK2 = 25MHz
 800072c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000730:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_1WS;
 8000732:	2301      	movs	r3, #1
 8000734:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 8000736:	e06b      	b.n	8000810 <SystemClock_Config_HSE+0x14c>
			osc_init.PLL.PLLM = 8;
 8000738:	2308      	movs	r3, #8
 800073a:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 168;
 800073c:	23a8      	movs	r3, #168	; 0xa8
 800073e:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000740:	2302      	movs	r3, #2
 8000742:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ = 2;
 8000744:	2302      	movs	r3, #2
 8000746:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR = 2;
 8000748:	2302      	movs	r3, #2
 800074a:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800074c:	230f      	movs	r3, #15
 800074e:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000750:	2302      	movs	r3, #2
 8000752:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;			//HCLK = 84MHz
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;			//PCLK1 = 42MHz
 8000758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800075c:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;			//PCLK2 = 42MHz
 800075e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000762:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_2WS;
 8000764:	2302      	movs	r3, #2
 8000766:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 8000768:	e052      	b.n	8000810 <SystemClock_Config_HSE+0x14c>
			osc_init.PLL.PLLM = 8;
 800076a:	2308      	movs	r3, #8
 800076c:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 240;
 800076e:	23f0      	movs	r3, #240	; 0xf0
 8000770:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000772:	2302      	movs	r3, #2
 8000774:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR = 2;
 800077a:	2302      	movs	r3, #2
 800077c:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800077e:	230f      	movs	r3, #15
 8000780:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000782:	2302      	movs	r3, #2
 8000784:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;			//HCLK = 120MHz
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;			//PCLK1 = 30MHz
 800078a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800078e:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;			//PCLK2 = 60MHz
 8000790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000794:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_3WS;
 8000796:	2303      	movs	r3, #3
 8000798:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 800079a:	e039      	b.n	8000810 <SystemClock_Config_HSE+0x14c>
			__HAL_RCC_PWR_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	4b2e      	ldr	r3, [pc, #184]	; (800085c <SystemClock_Config_HSE+0x198>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	4a2d      	ldr	r2, [pc, #180]	; (800085c <SystemClock_Config_HSE+0x198>)
 80007a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007aa:	6413      	str	r3, [r2, #64]	; 0x40
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <SystemClock_Config_HSE+0x198>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	693b      	ldr	r3, [r7, #16]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <SystemClock_Config_HSE+0x19c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a27      	ldr	r2, [pc, #156]	; (8000860 <SystemClock_Config_HSE+0x19c>)
 80007c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b25      	ldr	r3, [pc, #148]	; (8000860 <SystemClock_Config_HSE+0x19c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fb      	ldr	r3, [r7, #12]
			__HAL_PWR_OVERDRIVE_ENABLE();
 80007d4:	4b23      	ldr	r3, [pc, #140]	; (8000864 <SystemClock_Config_HSE+0x1a0>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	601a      	str	r2, [r3, #0]
			osc_init.PLL.PLLM = 8;
 80007da:	2308      	movs	r3, #8
 80007dc:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 360;
 80007de:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80007e2:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ = 2;
 80007e8:	2302      	movs	r3, #2
 80007ea:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR = 2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80007f0:	230f      	movs	r3, #15
 80007f2:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f4:	2302      	movs	r3, #2
 80007f6:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;			//HCLK = 180MHz
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;			//PCLK1 = 45MHz
 80007fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000800:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2; 			//PCLK2 = 90MHZ
 8000802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_5WS;
 8000808:	2305      	movs	r3, #5
 800080a:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 800080c:	e000      	b.n	8000810 <SystemClock_Config_HSE+0x14c>
			break;
 800080e:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 8000810:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000814:	4618      	mov	r0, r3
 8000816:	f000 ff07 	bl	8001628 <HAL_RCC_OscConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config_HSE+0x160>
		Error_handler();
 8000820:	f000 f84a 	bl	80008b8 <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, FLatency) != HAL_OK) {
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800082a:	4618      	mov	r0, r3
 800082c:	f000 fc30 	bl	8001090 <HAL_RCC_ClockConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config_HSE+0x176>
		Error_handler();
 8000836:	f000 f83f 	bl	80008b8 <Error_handler>
	}

	//Systick config
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800083a:	f000 fd0f 	bl	800125c <HAL_RCC_GetHCLKFreq>
 800083e:	4603      	mov	r3, r0
 8000840:	4a09      	ldr	r2, [pc, #36]	; (8000868 <SystemClock_Config_HSE+0x1a4>)
 8000842:	fba2 2303 	umull	r2, r3, r2, r3
 8000846:	099b      	lsrs	r3, r3, #6
 8000848:	4618      	mov	r0, r3
 800084a:	f000 fa56 	bl	8000cfa <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800084e:	2004      	movs	r0, #4
 8000850:	f000 fa60 	bl	8000d14 <HAL_SYSTICK_CLKSourceConfig>
}
 8000854:	bf00      	nop
 8000856:	3760      	adds	r7, #96	; 0x60
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000
 8000864:	420e0040 	.word	0x420e0040
 8000868:	10624dd3 	.word	0x10624dd3

0800086c <UART2_Init>:

void UART2_Init(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0

	huart2.Instance = USART2; //linking
 8000870:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <UART2_Init+0x44>)
 8000872:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <UART2_Init+0x48>)
 8000874:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <UART2_Init+0x44>)
 8000878:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800087c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <UART2_Init+0x44>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b0a      	ldr	r3, [pc, #40]	; (80008b0 <UART2_Init+0x44>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <UART2_Init+0x44>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000890:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <UART2_Init+0x44>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000896:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <UART2_Init+0x44>)
 8000898:	220c      	movs	r2, #12
 800089a:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) {
 800089c:	4804      	ldr	r0, [pc, #16]	; (80008b0 <UART2_Init+0x44>)
 800089e:	f001 f961 	bl	8001b64 <HAL_UART_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <UART2_Init+0x40>
		//There is a problem
		Error_handler();
 80008a8:	f000 f806 	bl	80008b8 <Error_handler>
	}
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000098 	.word	0x20000098
 80008b4:	40004400 	.word	0x40004400

080008b8 <Error_handler>:

void Error_handler(void) {
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
	while(1);
 80008bc:	e7fe      	b.n	80008bc <Error_handler+0x4>
	...

080008c0 <HAL_MspInit>:
 *      Author: Oliver
 */

#include "main.h"

void HAL_MspInit(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	/* Low level processor specific inits */

	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //not required, as this will set to default setting
 80008c4:	2003      	movs	r0, #3
 80008c6:	f000 f9e3 	bl	8000c90 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	//System Control Block (SCB) -> System Handler Control and State Register (SHCSR)
	SCB->SHCSR |= (0x7 << 16);  //Set bits 16,17,18 (MEMFAULTENA, BUSFAULTENA, USGFAULTENA)
 80008ca:	4b0d      	ldr	r3, [pc, #52]	; (8000900 <HAL_MspInit+0x40>)
 80008cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ce:	4a0c      	ldr	r2, [pc, #48]	; (8000900 <HAL_MspInit+0x40>)
 80008d0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80008d4:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	f06f 000b 	mvn.w	r0, #11
 80008de:	f000 f9e2 	bl	8000ca6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2100      	movs	r1, #0
 80008e6:	f06f 000a 	mvn.w	r0, #10
 80008ea:	f000 f9dc 	bl	8000ca6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	f06f 0009 	mvn.w	r0, #9
 80008f6:	f000 f9d6 	bl	8000ca6 <HAL_NVIC_SetPriority>
	//HAL_Init() in main.c already takes care of SysTick_IRQn priority setting
}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;

	/* Low level inits of the USART2 peripheral */

	//1. Enable the required peripheral clock for the USART2 and GPIOA peripherals
	__HAL_RCC_USART2_CLK_ENABLE();
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	4b1e      	ldr	r3, [pc, #120]	; (800098c <HAL_UART_MspInit+0x88>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	4a1d      	ldr	r2, [pc, #116]	; (800098c <HAL_UART_MspInit+0x88>)
 8000916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800091a:	6413      	str	r3, [r2, #64]	; 0x40
 800091c:	4b1b      	ldr	r3, [pc, #108]	; (800098c <HAL_UART_MspInit+0x88>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000924:	613b      	str	r3, [r7, #16]
 8000926:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_UART_MspInit+0x88>)
 800092e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000930:	4a16      	ldr	r2, [pc, #88]	; (800098c <HAL_UART_MspInit+0x88>)
 8000932:	f043 0301 	orr.w	r3, r3, #1
 8000936:	6313      	str	r3, [r2, #48]	; 0x30
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_UART_MspInit+0x88>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	f003 0301 	and.w	r3, r3, #1
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	68fb      	ldr	r3, [r7, #12]

	//2. Pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; //USART2_TX
 8000944:	2304      	movs	r3, #4
 8000946:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000948:	2302      	movs	r3, #2
 800094a:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 800094c:	2301      	movs	r3, #1
 800094e:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	2300      	movs	r3, #0
 8000952:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 8000954:	2307      	movs	r3, #7
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4619      	mov	r1, r3
 800095e:	480c      	ldr	r0, [pc, #48]	; (8000990 <HAL_UART_MspInit+0x8c>)
 8000960:	f000 fa02 	bl	8000d68 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //USART2_RX
 8000964:	2308      	movs	r3, #8
 8000966:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	4619      	mov	r1, r3
 800096e:	4808      	ldr	r0, [pc, #32]	; (8000990 <HAL_UART_MspInit+0x8c>)
 8000970:	f000 f9fa 	bl	8000d68 <HAL_GPIO_Init>

	//3. Enable the peripheral IRQ in the NVIC
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000974:	2026      	movs	r0, #38	; 0x26
 8000976:	f000 f9b2 	bl	8000cde <HAL_NVIC_EnableIRQ>

	//4. Set the priorities based on application needs
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	210f      	movs	r1, #15
 800097e:	2026      	movs	r0, #38	; 0x26
 8000980:	f000 f991 	bl	8000ca6 <HAL_NVIC_SetPriority>
}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	; 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40023800 	.word	0x40023800
 8000990:	40020000 	.word	0x40020000

08000994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000998:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <SystemInit+0x20>)
 800099a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800099e:	4a05      	ldr	r2, [pc, #20]	; (80009b4 <SystemInit+0x20>)
 80009a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009bc:	480d      	ldr	r0, [pc, #52]	; (80009f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009be:	490e      	ldr	r1, [pc, #56]	; (80009f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009c0:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c4:	e002      	b.n	80009cc <LoopCopyDataInit>

080009c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ca:	3304      	adds	r3, #4

080009cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d0:	d3f9      	bcc.n	80009c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d2:	4a0b      	ldr	r2, [pc, #44]	; (8000a00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009d4:	4c0b      	ldr	r4, [pc, #44]	; (8000a04 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d8:	e001      	b.n	80009de <LoopFillZerobss>

080009da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009dc:	3204      	adds	r2, #4

080009de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e0:	d3fb      	bcc.n	80009da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009e2:	f7ff ffd7 	bl	8000994 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009e6:	f001 fbd3 	bl	8002190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ea:	f7ff fded 	bl	80005c8 <main>
  bx  lr    
 80009ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009fc:	08002b18 	.word	0x08002b18
  ldr r2, =_sbss
 8000a00:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a04:	200000f0 	.word	0x200000f0

08000a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a10:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <HAL_Init+0x40>)
 8000a16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <HAL_Init+0x40>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0a      	ldr	r2, [pc, #40]	; (8000a4c <HAL_Init+0x40>)
 8000a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <HAL_Init+0x40>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	; (8000a4c <HAL_Init+0x40>)
 8000a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f92b 	bl	8000c90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f808 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a40:	f7ff ff3e 	bl	80008c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023c00 	.word	0x40023c00

08000a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a58:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <HAL_InitTick+0x54>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <HAL_InitTick+0x58>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f943 	bl	8000cfa <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	f000 f90b 	bl	8000ca6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	; (8000aac <HAL_InitTick+0x5c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	; (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	200000dc 	.word	0x200000dc

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b03      	ldr	r3, [pc, #12]	; (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	200000dc 	.word	0x200000dc

08000af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b22:	4a04      	ldr	r2, [pc, #16]	; (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	60d3      	str	r3, [r2, #12]
}
 8000b28:	bf00      	nop
 8000b2a:	3714      	adds	r7, #20
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b3c:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <__NVIC_GetPriorityGrouping+0x18>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	f003 0307 	and.w	r3, r3, #7
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	db0b      	blt.n	8000b7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	f003 021f 	and.w	r2, r3, #31
 8000b6c:	4907      	ldr	r1, [pc, #28]	; (8000b8c <__NVIC_EnableIRQ+0x38>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	095b      	lsrs	r3, r3, #5
 8000b74:	2001      	movs	r0, #1
 8000b76:	fa00 f202 	lsl.w	r2, r0, r2
 8000b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	e000e100 	.word	0xe000e100

08000b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	6039      	str	r1, [r7, #0]
 8000b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	db0a      	blt.n	8000bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	490c      	ldr	r1, [pc, #48]	; (8000bdc <__NVIC_SetPriority+0x4c>)
 8000baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bae:	0112      	lsls	r2, r2, #4
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	440b      	add	r3, r1
 8000bb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bb8:	e00a      	b.n	8000bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4908      	ldr	r1, [pc, #32]	; (8000be0 <__NVIC_SetPriority+0x50>)
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	f003 030f 	and.w	r3, r3, #15
 8000bc6:	3b04      	subs	r3, #4
 8000bc8:	0112      	lsls	r2, r2, #4
 8000bca:	b2d2      	uxtb	r2, r2
 8000bcc:	440b      	add	r3, r1
 8000bce:	761a      	strb	r2, [r3, #24]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	e000e100 	.word	0xe000e100
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b089      	sub	sp, #36	; 0x24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	f1c3 0307 	rsb	r3, r3, #7
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	bf28      	it	cs
 8000c02:	2304      	movcs	r3, #4
 8000c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	3304      	adds	r3, #4
 8000c0a:	2b06      	cmp	r3, #6
 8000c0c:	d902      	bls.n	8000c14 <NVIC_EncodePriority+0x30>
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	3b03      	subs	r3, #3
 8000c12:	e000      	b.n	8000c16 <NVIC_EncodePriority+0x32>
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c18:	f04f 32ff 	mov.w	r2, #4294967295
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43da      	mvns	r2, r3
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	401a      	ands	r2, r3
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	fa01 f303 	lsl.w	r3, r1, r3
 8000c36:	43d9      	mvns	r1, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c3c:	4313      	orrs	r3, r2
         );
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3724      	adds	r7, #36	; 0x24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
	...

08000c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3b01      	subs	r3, #1
 8000c58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c5c:	d301      	bcc.n	8000c62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e00f      	b.n	8000c82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c62:	4a0a      	ldr	r2, [pc, #40]	; (8000c8c <SysTick_Config+0x40>)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c6a:	210f      	movs	r1, #15
 8000c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c70:	f7ff ff8e 	bl	8000b90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c74:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <SysTick_Config+0x40>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7a:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <SysTick_Config+0x40>)
 8000c7c:	2207      	movs	r2, #7
 8000c7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	e000e010 	.word	0xe000e010

08000c90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ff29 	bl	8000af0 <__NVIC_SetPriorityGrouping>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b086      	sub	sp, #24
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	607a      	str	r2, [r7, #4]
 8000cb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb8:	f7ff ff3e 	bl	8000b38 <__NVIC_GetPriorityGrouping>
 8000cbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	68b9      	ldr	r1, [r7, #8]
 8000cc2:	6978      	ldr	r0, [r7, #20]
 8000cc4:	f7ff ff8e 	bl	8000be4 <NVIC_EncodePriority>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cce:	4611      	mov	r1, r2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff ff5d 	bl	8000b90 <__NVIC_SetPriority>
}
 8000cd6:	bf00      	nop
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b082      	sub	sp, #8
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff31 	bl	8000b54 <__NVIC_EnableIRQ>
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ffa2 	bl	8000c4c <SysTick_Config>
 8000d08:	4603      	mov	r3, r0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	d106      	bne.n	8000d30 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a08      	ldr	r2, [pc, #32]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d28:	f043 0304 	orr.w	r3, r3, #4
 8000d2c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000d2e:	e005      	b.n	8000d3c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d36:	f023 0304 	bic.w	r3, r3, #4
 8000d3a:	6013      	str	r3, [r2, #0]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000d50:	f000 f802 	bl	8000d58 <HAL_SYSTICK_Callback>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
	...

08000d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b089      	sub	sp, #36	; 0x24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	e165      	b.n	8001050 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d84:	2201      	movs	r2, #1
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f040 8154 	bne.w	800104a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 0303 	and.w	r3, r3, #3
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d005      	beq.n	8000dba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d130      	bne.n	8000e1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	68da      	ldr	r2, [r3, #12]
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df0:	2201      	movs	r2, #1
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	091b      	lsrs	r3, r3, #4
 8000e06:	f003 0201 	and.w	r2, r3, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	2b03      	cmp	r3, #3
 8000e26:	d017      	beq.n	8000e58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	689a      	ldr	r2, [r3, #8]
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0303 	and.w	r3, r3, #3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d123      	bne.n	8000eac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	08da      	lsrs	r2, r3, #3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3208      	adds	r2, #8
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	220f      	movs	r2, #15
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	08da      	lsrs	r2, r3, #3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3208      	adds	r2, #8
 8000ea6:	69b9      	ldr	r1, [r7, #24]
 8000ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0203 	and.w	r2, r3, #3
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	f000 80ae 	beq.w	800104a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	4b5d      	ldr	r3, [pc, #372]	; (8001068 <HAL_GPIO_Init+0x300>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	4a5c      	ldr	r2, [pc, #368]	; (8001068 <HAL_GPIO_Init+0x300>)
 8000ef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000efc:	6453      	str	r3, [r2, #68]	; 0x44
 8000efe:	4b5a      	ldr	r3, [pc, #360]	; (8001068 <HAL_GPIO_Init+0x300>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f0a:	4a58      	ldr	r2, [pc, #352]	; (800106c <HAL_GPIO_Init+0x304>)
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	089b      	lsrs	r3, r3, #2
 8000f10:	3302      	adds	r3, #2
 8000f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	220f      	movs	r2, #15
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a4f      	ldr	r2, [pc, #316]	; (8001070 <HAL_GPIO_Init+0x308>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d025      	beq.n	8000f82 <HAL_GPIO_Init+0x21a>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a4e      	ldr	r2, [pc, #312]	; (8001074 <HAL_GPIO_Init+0x30c>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d01f      	beq.n	8000f7e <HAL_GPIO_Init+0x216>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a4d      	ldr	r2, [pc, #308]	; (8001078 <HAL_GPIO_Init+0x310>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d019      	beq.n	8000f7a <HAL_GPIO_Init+0x212>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a4c      	ldr	r2, [pc, #304]	; (800107c <HAL_GPIO_Init+0x314>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d013      	beq.n	8000f76 <HAL_GPIO_Init+0x20e>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a4b      	ldr	r2, [pc, #300]	; (8001080 <HAL_GPIO_Init+0x318>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d00d      	beq.n	8000f72 <HAL_GPIO_Init+0x20a>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a4a      	ldr	r2, [pc, #296]	; (8001084 <HAL_GPIO_Init+0x31c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d007      	beq.n	8000f6e <HAL_GPIO_Init+0x206>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a49      	ldr	r2, [pc, #292]	; (8001088 <HAL_GPIO_Init+0x320>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d101      	bne.n	8000f6a <HAL_GPIO_Init+0x202>
 8000f66:	2306      	movs	r3, #6
 8000f68:	e00c      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f6a:	2307      	movs	r3, #7
 8000f6c:	e00a      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f6e:	2305      	movs	r3, #5
 8000f70:	e008      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f72:	2304      	movs	r3, #4
 8000f74:	e006      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f76:	2303      	movs	r3, #3
 8000f78:	e004      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	e002      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_GPIO_Init+0x21c>
 8000f82:	2300      	movs	r3, #0
 8000f84:	69fa      	ldr	r2, [r7, #28]
 8000f86:	f002 0203 	and.w	r2, r2, #3
 8000f8a:	0092      	lsls	r2, r2, #2
 8000f8c:	4093      	lsls	r3, r2
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f94:	4935      	ldr	r1, [pc, #212]	; (800106c <HAL_GPIO_Init+0x304>)
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	089b      	lsrs	r3, r3, #2
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fa2:	4b3a      	ldr	r3, [pc, #232]	; (800108c <HAL_GPIO_Init+0x324>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fc6:	4a31      	ldr	r2, [pc, #196]	; (800108c <HAL_GPIO_Init+0x324>)
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fcc:	4b2f      	ldr	r3, [pc, #188]	; (800108c <HAL_GPIO_Init+0x324>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ff0:	4a26      	ldr	r2, [pc, #152]	; (800108c <HAL_GPIO_Init+0x324>)
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ff6:	4b25      	ldr	r3, [pc, #148]	; (800108c <HAL_GPIO_Init+0x324>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4013      	ands	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800101a:	4a1c      	ldr	r2, [pc, #112]	; (800108c <HAL_GPIO_Init+0x324>)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <HAL_GPIO_Init+0x324>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001044:	4a11      	ldr	r2, [pc, #68]	; (800108c <HAL_GPIO_Init+0x324>)
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3301      	adds	r3, #1
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	2b0f      	cmp	r3, #15
 8001054:	f67f ae96 	bls.w	8000d84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3724      	adds	r7, #36	; 0x24
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40013800 	.word	0x40013800
 8001070:	40020000 	.word	0x40020000
 8001074:	40020400 	.word	0x40020400
 8001078:	40020800 	.word	0x40020800
 800107c:	40020c00 	.word	0x40020c00
 8001080:	40021000 	.word	0x40021000
 8001084:	40021400 	.word	0x40021400
 8001088:	40021800 	.word	0x40021800
 800108c:	40013c00 	.word	0x40013c00

08001090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d101      	bne.n	80010a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e0cc      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010a4:	4b68      	ldr	r3, [pc, #416]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 030f 	and.w	r3, r3, #15
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d90c      	bls.n	80010cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010b2:	4b65      	ldr	r3, [pc, #404]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ba:	4b63      	ldr	r3, [pc, #396]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d001      	beq.n	80010cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0b8      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d020      	beq.n	800111a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0304 	and.w	r3, r3, #4
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d005      	beq.n	80010f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010e4:	4b59      	ldr	r3, [pc, #356]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	4a58      	ldr	r2, [pc, #352]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80010ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0308 	and.w	r3, r3, #8
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d005      	beq.n	8001108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010fc:	4b53      	ldr	r3, [pc, #332]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	4a52      	ldr	r2, [pc, #328]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001102:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001108:	4b50      	ldr	r3, [pc, #320]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	494d      	ldr	r1, [pc, #308]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001116:	4313      	orrs	r3, r2
 8001118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	2b00      	cmp	r3, #0
 8001124:	d044      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d107      	bne.n	800113e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112e:	4b47      	ldr	r3, [pc, #284]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d119      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e07f      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b02      	cmp	r3, #2
 8001144:	d003      	beq.n	800114e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800114a:	2b03      	cmp	r3, #3
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114e:	4b3f      	ldr	r3, [pc, #252]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d109      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e06f      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	4b3b      	ldr	r3, [pc, #236]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e067      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116e:	4b37      	ldr	r3, [pc, #220]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f023 0203 	bic.w	r2, r3, #3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4934      	ldr	r1, [pc, #208]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 800117c:	4313      	orrs	r3, r2
 800117e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001180:	f7ff fcaa 	bl	8000ad8 <HAL_GetTick>
 8001184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001186:	e00a      	b.n	800119e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001188:	f7ff fca6 	bl	8000ad8 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	f241 3288 	movw	r2, #5000	; 0x1388
 8001196:	4293      	cmp	r3, r2
 8001198:	d901      	bls.n	800119e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e04f      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119e:	4b2b      	ldr	r3, [pc, #172]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f003 020c 	and.w	r2, r3, #12
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d1eb      	bne.n	8001188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011b0:	4b25      	ldr	r3, [pc, #148]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 030f 	and.w	r3, r3, #15
 80011b8:	683a      	ldr	r2, [r7, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d20c      	bcs.n	80011d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	b2d2      	uxtb	r2, r2
 80011c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c6:	4b20      	ldr	r3, [pc, #128]	; (8001248 <HAL_RCC_ClockConfig+0x1b8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 030f 	and.w	r3, r3, #15
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d001      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e032      	b.n	800123e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d008      	beq.n	80011f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011e4:	4b19      	ldr	r3, [pc, #100]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	4916      	ldr	r1, [pc, #88]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d009      	beq.n	8001216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001202:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	691b      	ldr	r3, [r3, #16]
 800120e:	00db      	lsls	r3, r3, #3
 8001210:	490e      	ldr	r1, [pc, #56]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 8001212:	4313      	orrs	r3, r2
 8001214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001216:	f000 f855 	bl	80012c4 <HAL_RCC_GetSysClockFreq>
 800121a:	4602      	mov	r2, r0
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 030f 	and.w	r3, r3, #15
 8001226:	490a      	ldr	r1, [pc, #40]	; (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 8001228:	5ccb      	ldrb	r3, [r1, r3]
 800122a:	fa22 f303 	lsr.w	r3, r2, r3
 800122e:	4a09      	ldr	r2, [pc, #36]	; (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001232:	4b09      	ldr	r3, [pc, #36]	; (8001258 <HAL_RCC_ClockConfig+0x1c8>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fc0a 	bl	8000a50 <HAL_InitTick>

  return HAL_OK;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40023c00 	.word	0x40023c00
 800124c:	40023800 	.word	0x40023800
 8001250:	08002abc 	.word	0x08002abc
 8001254:	20000000 	.word	0x20000000
 8001258:	20000004 	.word	0x20000004

0800125c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001260:	4b03      	ldr	r3, [pc, #12]	; (8001270 <HAL_RCC_GetHCLKFreq+0x14>)
 8001262:	681b      	ldr	r3, [r3, #0]
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000000 	.word	0x20000000

08001274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001278:	f7ff fff0 	bl	800125c <HAL_RCC_GetHCLKFreq>
 800127c:	4602      	mov	r2, r0
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	0a9b      	lsrs	r3, r3, #10
 8001284:	f003 0307 	and.w	r3, r3, #7
 8001288:	4903      	ldr	r1, [pc, #12]	; (8001298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800128a:	5ccb      	ldrb	r3, [r1, r3]
 800128c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001290:	4618      	mov	r0, r3
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40023800 	.word	0x40023800
 8001298:	08002acc 	.word	0x08002acc

0800129c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80012a0:	f7ff ffdc 	bl	800125c <HAL_RCC_GetHCLKFreq>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b05      	ldr	r3, [pc, #20]	; (80012bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	0b5b      	lsrs	r3, r3, #13
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	4903      	ldr	r1, [pc, #12]	; (80012c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012b2:	5ccb      	ldrb	r3, [r1, r3]
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40023800 	.word	0x40023800
 80012c0:	08002acc 	.word	0x08002acc

080012c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012c8:	b088      	sub	sp, #32
 80012ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012e0:	4bce      	ldr	r3, [pc, #824]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f003 030c 	and.w	r3, r3, #12
 80012e8:	2b0c      	cmp	r3, #12
 80012ea:	f200 818d 	bhi.w	8001608 <HAL_RCC_GetSysClockFreq+0x344>
 80012ee:	a201      	add	r2, pc, #4	; (adr r2, 80012f4 <HAL_RCC_GetSysClockFreq+0x30>)
 80012f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f4:	08001329 	.word	0x08001329
 80012f8:	08001609 	.word	0x08001609
 80012fc:	08001609 	.word	0x08001609
 8001300:	08001609 	.word	0x08001609
 8001304:	0800132f 	.word	0x0800132f
 8001308:	08001609 	.word	0x08001609
 800130c:	08001609 	.word	0x08001609
 8001310:	08001609 	.word	0x08001609
 8001314:	08001335 	.word	0x08001335
 8001318:	08001609 	.word	0x08001609
 800131c:	08001609 	.word	0x08001609
 8001320:	08001609 	.word	0x08001609
 8001324:	080014a9 	.word	0x080014a9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001328:	4bbd      	ldr	r3, [pc, #756]	; (8001620 <HAL_RCC_GetSysClockFreq+0x35c>)
 800132a:	61bb      	str	r3, [r7, #24]
       break;
 800132c:	e16f      	b.n	800160e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800132e:	4bbd      	ldr	r3, [pc, #756]	; (8001624 <HAL_RCC_GetSysClockFreq+0x360>)
 8001330:	61bb      	str	r3, [r7, #24]
      break;
 8001332:	e16c      	b.n	800160e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001334:	4bb9      	ldr	r3, [pc, #740]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800133c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800133e:	4bb7      	ldr	r3, [pc, #732]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d053      	beq.n	80013f2 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800134a:	4bb4      	ldr	r3, [pc, #720]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	099b      	lsrs	r3, r3, #6
 8001350:	461a      	mov	r2, r3
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	f240 10ff 	movw	r0, #511	; 0x1ff
 800135a:	f04f 0100 	mov.w	r1, #0
 800135e:	ea02 0400 	and.w	r4, r2, r0
 8001362:	603c      	str	r4, [r7, #0]
 8001364:	400b      	ands	r3, r1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	e9d7 4500 	ldrd	r4, r5, [r7]
 800136c:	4620      	mov	r0, r4
 800136e:	4629      	mov	r1, r5
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	f04f 0300 	mov.w	r3, #0
 8001378:	014b      	lsls	r3, r1, #5
 800137a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800137e:	0142      	lsls	r2, r0, #5
 8001380:	4610      	mov	r0, r2
 8001382:	4619      	mov	r1, r3
 8001384:	4623      	mov	r3, r4
 8001386:	1ac0      	subs	r0, r0, r3
 8001388:	462b      	mov	r3, r5
 800138a:	eb61 0103 	sbc.w	r1, r1, r3
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	f04f 0300 	mov.w	r3, #0
 8001396:	018b      	lsls	r3, r1, #6
 8001398:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800139c:	0182      	lsls	r2, r0, #6
 800139e:	1a12      	subs	r2, r2, r0
 80013a0:	eb63 0301 	sbc.w	r3, r3, r1
 80013a4:	f04f 0000 	mov.w	r0, #0
 80013a8:	f04f 0100 	mov.w	r1, #0
 80013ac:	00d9      	lsls	r1, r3, #3
 80013ae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80013b2:	00d0      	lsls	r0, r2, #3
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4621      	mov	r1, r4
 80013ba:	1852      	adds	r2, r2, r1
 80013bc:	4629      	mov	r1, r5
 80013be:	eb43 0101 	adc.w	r1, r3, r1
 80013c2:	460b      	mov	r3, r1
 80013c4:	f04f 0000 	mov.w	r0, #0
 80013c8:	f04f 0100 	mov.w	r1, #0
 80013cc:	0259      	lsls	r1, r3, #9
 80013ce:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80013d2:	0250      	lsls	r0, r2, #9
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	461a      	mov	r2, r3
 80013e0:	f04f 0300 	mov.w	r3, #0
 80013e4:	f7fe ff6c 	bl	80002c0 <__aeabi_uldivmod>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4613      	mov	r3, r2
 80013ee:	61fb      	str	r3, [r7, #28]
 80013f0:	e04c      	b.n	800148c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013f2:	4b8a      	ldr	r3, [pc, #552]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	099b      	lsrs	r3, r3, #6
 80013f8:	461a      	mov	r2, r3
 80013fa:	f04f 0300 	mov.w	r3, #0
 80013fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001402:	f04f 0100 	mov.w	r1, #0
 8001406:	ea02 0a00 	and.w	sl, r2, r0
 800140a:	ea03 0b01 	and.w	fp, r3, r1
 800140e:	4650      	mov	r0, sl
 8001410:	4659      	mov	r1, fp
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	014b      	lsls	r3, r1, #5
 800141c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001420:	0142      	lsls	r2, r0, #5
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	ebb0 000a 	subs.w	r0, r0, sl
 800142a:	eb61 010b 	sbc.w	r1, r1, fp
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	018b      	lsls	r3, r1, #6
 8001438:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800143c:	0182      	lsls	r2, r0, #6
 800143e:	1a12      	subs	r2, r2, r0
 8001440:	eb63 0301 	sbc.w	r3, r3, r1
 8001444:	f04f 0000 	mov.w	r0, #0
 8001448:	f04f 0100 	mov.w	r1, #0
 800144c:	00d9      	lsls	r1, r3, #3
 800144e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001452:	00d0      	lsls	r0, r2, #3
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	eb12 020a 	adds.w	r2, r2, sl
 800145c:	eb43 030b 	adc.w	r3, r3, fp
 8001460:	f04f 0000 	mov.w	r0, #0
 8001464:	f04f 0100 	mov.w	r1, #0
 8001468:	0299      	lsls	r1, r3, #10
 800146a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800146e:	0290      	lsls	r0, r2, #10
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	461a      	mov	r2, r3
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	f7fe ff1e 	bl	80002c0 <__aeabi_uldivmod>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4613      	mov	r3, r2
 800148a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800148c:	4b63      	ldr	r3, [pc, #396]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	0c1b      	lsrs	r3, r3, #16
 8001492:	f003 0303 	and.w	r3, r3, #3
 8001496:	3301      	adds	r3, #1
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 800149c:	69fa      	ldr	r2, [r7, #28]
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a4:	61bb      	str	r3, [r7, #24]
      break;
 80014a6:	e0b2      	b.n	800160e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014a8:	4b5c      	ldr	r3, [pc, #368]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014b0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014b2:	4b5a      	ldr	r3, [pc, #360]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d04d      	beq.n	800155a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014be:	4b57      	ldr	r3, [pc, #348]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	099b      	lsrs	r3, r3, #6
 80014c4:	461a      	mov	r2, r3
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80014ce:	f04f 0100 	mov.w	r1, #0
 80014d2:	ea02 0800 	and.w	r8, r2, r0
 80014d6:	ea03 0901 	and.w	r9, r3, r1
 80014da:	4640      	mov	r0, r8
 80014dc:	4649      	mov	r1, r9
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	014b      	lsls	r3, r1, #5
 80014e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80014ec:	0142      	lsls	r2, r0, #5
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	ebb0 0008 	subs.w	r0, r0, r8
 80014f6:	eb61 0109 	sbc.w	r1, r1, r9
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	f04f 0300 	mov.w	r3, #0
 8001502:	018b      	lsls	r3, r1, #6
 8001504:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001508:	0182      	lsls	r2, r0, #6
 800150a:	1a12      	subs	r2, r2, r0
 800150c:	eb63 0301 	sbc.w	r3, r3, r1
 8001510:	f04f 0000 	mov.w	r0, #0
 8001514:	f04f 0100 	mov.w	r1, #0
 8001518:	00d9      	lsls	r1, r3, #3
 800151a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800151e:	00d0      	lsls	r0, r2, #3
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	eb12 0208 	adds.w	r2, r2, r8
 8001528:	eb43 0309 	adc.w	r3, r3, r9
 800152c:	f04f 0000 	mov.w	r0, #0
 8001530:	f04f 0100 	mov.w	r1, #0
 8001534:	0259      	lsls	r1, r3, #9
 8001536:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800153a:	0250      	lsls	r0, r2, #9
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4610      	mov	r0, r2
 8001542:	4619      	mov	r1, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	461a      	mov	r2, r3
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	f7fe feb8 	bl	80002c0 <__aeabi_uldivmod>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4613      	mov	r3, r2
 8001556:	61fb      	str	r3, [r7, #28]
 8001558:	e04a      	b.n	80015f0 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800155a:	4b30      	ldr	r3, [pc, #192]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	099b      	lsrs	r3, r3, #6
 8001560:	461a      	mov	r2, r3
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	f240 10ff 	movw	r0, #511	; 0x1ff
 800156a:	f04f 0100 	mov.w	r1, #0
 800156e:	ea02 0400 	and.w	r4, r2, r0
 8001572:	ea03 0501 	and.w	r5, r3, r1
 8001576:	4620      	mov	r0, r4
 8001578:	4629      	mov	r1, r5
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	f04f 0300 	mov.w	r3, #0
 8001582:	014b      	lsls	r3, r1, #5
 8001584:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001588:	0142      	lsls	r2, r0, #5
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	1b00      	subs	r0, r0, r4
 8001590:	eb61 0105 	sbc.w	r1, r1, r5
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	018b      	lsls	r3, r1, #6
 800159e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80015a2:	0182      	lsls	r2, r0, #6
 80015a4:	1a12      	subs	r2, r2, r0
 80015a6:	eb63 0301 	sbc.w	r3, r3, r1
 80015aa:	f04f 0000 	mov.w	r0, #0
 80015ae:	f04f 0100 	mov.w	r1, #0
 80015b2:	00d9      	lsls	r1, r3, #3
 80015b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80015b8:	00d0      	lsls	r0, r2, #3
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	1912      	adds	r2, r2, r4
 80015c0:	eb45 0303 	adc.w	r3, r5, r3
 80015c4:	f04f 0000 	mov.w	r0, #0
 80015c8:	f04f 0100 	mov.w	r1, #0
 80015cc:	0299      	lsls	r1, r3, #10
 80015ce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80015d2:	0290      	lsls	r0, r2, #10
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4610      	mov	r0, r2
 80015da:	4619      	mov	r1, r3
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	461a      	mov	r2, r3
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	f7fe fe6c 	bl	80002c0 <__aeabi_uldivmod>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4613      	mov	r3, r2
 80015ee:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_RCC_GetSysClockFreq+0x358>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	0f1b      	lsrs	r3, r3, #28
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	fbb2 f3f3 	udiv	r3, r2, r3
 8001604:	61bb      	str	r3, [r7, #24]
      break;
 8001606:	e002      	b.n	800160e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001608:	4b05      	ldr	r3, [pc, #20]	; (8001620 <HAL_RCC_GetSysClockFreq+0x35c>)
 800160a:	61bb      	str	r3, [r7, #24]
      break;
 800160c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800160e:	69bb      	ldr	r3, [r7, #24]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3720      	adds	r7, #32
 8001614:	46bd      	mov	sp, r7
 8001616:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800161a:	bf00      	nop
 800161c:	40023800 	.word	0x40023800
 8001620:	00f42400 	.word	0x00f42400
 8001624:	007a1200 	.word	0x007a1200

08001628 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e28d      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 8083 	beq.w	800174e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001648:	4b94      	ldr	r3, [pc, #592]	; (800189c <HAL_RCC_OscConfig+0x274>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f003 030c 	and.w	r3, r3, #12
 8001650:	2b04      	cmp	r3, #4
 8001652:	d019      	beq.n	8001688 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001654:	4b91      	ldr	r3, [pc, #580]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800165c:	2b08      	cmp	r3, #8
 800165e:	d106      	bne.n	800166e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001660:	4b8e      	ldr	r3, [pc, #568]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001668:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800166c:	d00c      	beq.n	8001688 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800166e:	4b8b      	ldr	r3, [pc, #556]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001676:	2b0c      	cmp	r3, #12
 8001678:	d112      	bne.n	80016a0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800167a:	4b88      	ldr	r3, [pc, #544]	; (800189c <HAL_RCC_OscConfig+0x274>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001682:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001686:	d10b      	bne.n	80016a0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001688:	4b84      	ldr	r3, [pc, #528]	; (800189c <HAL_RCC_OscConfig+0x274>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d05b      	beq.n	800174c <HAL_RCC_OscConfig+0x124>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d157      	bne.n	800174c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e25a      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016a8:	d106      	bne.n	80016b8 <HAL_RCC_OscConfig+0x90>
 80016aa:	4b7c      	ldr	r3, [pc, #496]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a7b      	ldr	r2, [pc, #492]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	e01d      	b.n	80016f4 <HAL_RCC_OscConfig+0xcc>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0xb4>
 80016c2:	4b76      	ldr	r3, [pc, #472]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a75      	ldr	r2, [pc, #468]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	4b73      	ldr	r3, [pc, #460]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a72      	ldr	r2, [pc, #456]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	e00b      	b.n	80016f4 <HAL_RCC_OscConfig+0xcc>
 80016dc:	4b6f      	ldr	r3, [pc, #444]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a6e      	ldr	r2, [pc, #440]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b6c      	ldr	r3, [pc, #432]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a6b      	ldr	r2, [pc, #428]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80016ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d013      	beq.n	8001724 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fc:	f7ff f9ec 	bl	8000ad8 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001704:	f7ff f9e8 	bl	8000ad8 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b64      	cmp	r3, #100	; 0x64
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e21f      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001716:	4b61      	ldr	r3, [pc, #388]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f0      	beq.n	8001704 <HAL_RCC_OscConfig+0xdc>
 8001722:	e014      	b.n	800174e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001724:	f7ff f9d8 	bl	8000ad8 <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800172c:	f7ff f9d4 	bl	8000ad8 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b64      	cmp	r3, #100	; 0x64
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e20b      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173e:	4b57      	ldr	r3, [pc, #348]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f0      	bne.n	800172c <HAL_RCC_OscConfig+0x104>
 800174a:	e000      	b.n	800174e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d06f      	beq.n	800183a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800175a:	4b50      	ldr	r3, [pc, #320]	; (800189c <HAL_RCC_OscConfig+0x274>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 030c 	and.w	r3, r3, #12
 8001762:	2b00      	cmp	r3, #0
 8001764:	d017      	beq.n	8001796 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001766:	4b4d      	ldr	r3, [pc, #308]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800176e:	2b08      	cmp	r3, #8
 8001770:	d105      	bne.n	800177e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001772:	4b4a      	ldr	r3, [pc, #296]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800177e:	4b47      	ldr	r3, [pc, #284]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001786:	2b0c      	cmp	r3, #12
 8001788:	d11c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800178a:	4b44      	ldr	r3, [pc, #272]	; (800189c <HAL_RCC_OscConfig+0x274>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d116      	bne.n	80017c4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <HAL_RCC_OscConfig+0x186>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d001      	beq.n	80017ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e1d3      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ae:	4b3b      	ldr	r3, [pc, #236]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	4937      	ldr	r1, [pc, #220]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c2:	e03a      	b.n	800183a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d020      	beq.n	800180e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017cc:	4b34      	ldr	r3, [pc, #208]	; (80018a0 <HAL_RCC_OscConfig+0x278>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d2:	f7ff f981 	bl	8000ad8 <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017da:	f7ff f97d 	bl	8000ad8 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e1b4      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	4b2b      	ldr	r3, [pc, #172]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b28      	ldr	r3, [pc, #160]	; (800189c <HAL_RCC_OscConfig+0x274>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4925      	ldr	r1, [pc, #148]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001808:	4313      	orrs	r3, r2
 800180a:	600b      	str	r3, [r1, #0]
 800180c:	e015      	b.n	800183a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180e:	4b24      	ldr	r3, [pc, #144]	; (80018a0 <HAL_RCC_OscConfig+0x278>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001814:	f7ff f960 	bl	8000ad8 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800181c:	f7ff f95c 	bl	8000ad8 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e193      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182e:	4b1b      	ldr	r3, [pc, #108]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d036      	beq.n	80018b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d016      	beq.n	800187c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <HAL_RCC_OscConfig+0x27c>)
 8001850:	2201      	movs	r2, #1
 8001852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001854:	f7ff f940 	bl	8000ad8 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800185c:	f7ff f93c 	bl	8000ad8 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e173      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <HAL_RCC_OscConfig+0x274>)
 8001870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0x234>
 800187a:	e01b      	b.n	80018b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <HAL_RCC_OscConfig+0x27c>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001882:	f7ff f929 	bl	8000ad8 <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001888:	e00e      	b.n	80018a8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800188a:	f7ff f925 	bl	8000ad8 <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d907      	bls.n	80018a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e15c      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
 800189c:	40023800 	.word	0x40023800
 80018a0:	42470000 	.word	0x42470000
 80018a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a8:	4b8a      	ldr	r3, [pc, #552]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80018aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1ea      	bne.n	800188a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8097 	beq.w	80019f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c6:	4b83      	ldr	r3, [pc, #524]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10f      	bne.n	80018f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	4b7f      	ldr	r3, [pc, #508]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	4a7e      	ldr	r2, [pc, #504]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e0:	6413      	str	r3, [r2, #64]	; 0x40
 80018e2:	4b7c      	ldr	r3, [pc, #496]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ee:	2301      	movs	r3, #1
 80018f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f2:	4b79      	ldr	r3, [pc, #484]	; (8001ad8 <HAL_RCC_OscConfig+0x4b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d118      	bne.n	8001930 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018fe:	4b76      	ldr	r3, [pc, #472]	; (8001ad8 <HAL_RCC_OscConfig+0x4b0>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a75      	ldr	r2, [pc, #468]	; (8001ad8 <HAL_RCC_OscConfig+0x4b0>)
 8001904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800190a:	f7ff f8e5 	bl	8000ad8 <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001912:	f7ff f8e1 	bl	8000ad8 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e118      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001924:	4b6c      	ldr	r3, [pc, #432]	; (8001ad8 <HAL_RCC_OscConfig+0x4b0>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f0      	beq.n	8001912 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x31e>
 8001938:	4b66      	ldr	r3, [pc, #408]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800193a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800193c:	4a65      	ldr	r2, [pc, #404]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6713      	str	r3, [r2, #112]	; 0x70
 8001944:	e01c      	b.n	8001980 <HAL_RCC_OscConfig+0x358>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	2b05      	cmp	r3, #5
 800194c:	d10c      	bne.n	8001968 <HAL_RCC_OscConfig+0x340>
 800194e:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001952:	4a60      	ldr	r2, [pc, #384]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6713      	str	r3, [r2, #112]	; 0x70
 800195a:	4b5e      	ldr	r3, [pc, #376]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800195c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195e:	4a5d      	ldr	r2, [pc, #372]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6713      	str	r3, [r2, #112]	; 0x70
 8001966:	e00b      	b.n	8001980 <HAL_RCC_OscConfig+0x358>
 8001968:	4b5a      	ldr	r3, [pc, #360]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800196a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800196c:	4a59      	ldr	r2, [pc, #356]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800196e:	f023 0301 	bic.w	r3, r3, #1
 8001972:	6713      	str	r3, [r2, #112]	; 0x70
 8001974:	4b57      	ldr	r3, [pc, #348]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001978:	4a56      	ldr	r2, [pc, #344]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 800197a:	f023 0304 	bic.w	r3, r3, #4
 800197e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d015      	beq.n	80019b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001988:	f7ff f8a6 	bl	8000ad8 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	e00a      	b.n	80019a6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f7ff f8a2 	bl	8000ad8 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	f241 3288 	movw	r2, #5000	; 0x1388
 800199e:	4293      	cmp	r3, r2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e0d7      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a6:	4b4b      	ldr	r3, [pc, #300]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80019a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0ee      	beq.n	8001990 <HAL_RCC_OscConfig+0x368>
 80019b2:	e014      	b.n	80019de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b4:	f7ff f890 	bl	8000ad8 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ba:	e00a      	b.n	80019d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019bc:	f7ff f88c 	bl	8000ad8 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e0c1      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019d2:	4b40      	ldr	r3, [pc, #256]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80019d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1ee      	bne.n	80019bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019de:	7dfb      	ldrb	r3, [r7, #23]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d105      	bne.n	80019f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019e4:	4b3b      	ldr	r3, [pc, #236]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	4a3a      	ldr	r2, [pc, #232]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80019ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80ad 	beq.w	8001b54 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019fa:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d060      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d145      	bne.n	8001a9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0e:	4b33      	ldr	r3, [pc, #204]	; (8001adc <HAL_RCC_OscConfig+0x4b4>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7ff f860 	bl	8000ad8 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a1c:	f7ff f85c 	bl	8000ad8 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e093      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2e:	4b29      	ldr	r3, [pc, #164]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f0      	bne.n	8001a1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69da      	ldr	r2, [r3, #28]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a48:	019b      	lsls	r3, r3, #6
 8001a4a:	431a      	orrs	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a50:	085b      	lsrs	r3, r3, #1
 8001a52:	3b01      	subs	r3, #1
 8001a54:	041b      	lsls	r3, r3, #16
 8001a56:	431a      	orrs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5c:	061b      	lsls	r3, r3, #24
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a64:	071b      	lsls	r3, r3, #28
 8001a66:	491b      	ldr	r1, [pc, #108]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_RCC_OscConfig+0x4b4>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a72:	f7ff f831 	bl	8000ad8 <HAL_GetTick>
 8001a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a78:	e008      	b.n	8001a8c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a7a:	f7ff f82d 	bl	8000ad8 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d901      	bls.n	8001a8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e064      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d0f0      	beq.n	8001a7a <HAL_RCC_OscConfig+0x452>
 8001a98:	e05c      	b.n	8001b54 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9a:	4b10      	ldr	r3, [pc, #64]	; (8001adc <HAL_RCC_OscConfig+0x4b4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa0:	f7ff f81a 	bl	8000ad8 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa8:	f7ff f816 	bl	8000ad8 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e04d      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_RCC_OscConfig+0x4ac>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x480>
 8001ac6:	e045      	b.n	8001b54 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d107      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e040      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40007000 	.word	0x40007000
 8001adc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <HAL_RCC_OscConfig+0x538>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d030      	beq.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d129      	bne.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d122      	bne.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b10:	4013      	ands	r3, r2
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d119      	bne.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b26:	085b      	lsrs	r3, r3, #1
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d10f      	bne.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d107      	bne.n	8001b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800

08001b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e03f      	b.n	8001bf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d106      	bne.n	8001b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7fe feba 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2224      	movs	r2, #36	; 0x24
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 f929 	bl	8001e00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	695a      	ldr	r2, [r3, #20]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2220      	movs	r2, #32
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b08a      	sub	sp, #40	; 0x28
 8001c02:	af02      	add	r7, sp, #8
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b20      	cmp	r3, #32
 8001c1c:	d17c      	bne.n	8001d18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_UART_Transmit+0x2c>
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e075      	b.n	8001d1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_UART_Transmit+0x3e>
 8001c38:	2302      	movs	r3, #2
 8001c3a:	e06e      	b.n	8001d1a <HAL_UART_Transmit+0x11c>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2221      	movs	r2, #33	; 0x21
 8001c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c52:	f7fe ff41 	bl	8000ad8 <HAL_GetTick>
 8001c56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	88fa      	ldrh	r2, [r7, #6]
 8001c5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c6c:	d108      	bne.n	8001c80 <HAL_UART_Transmit+0x82>
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d104      	bne.n	8001c80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	61bb      	str	r3, [r7, #24]
 8001c7e:	e003      	b.n	8001c88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001c90:	e02a      	b.n	8001ce8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2180      	movs	r1, #128	; 0x80
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f000 f840 	bl	8001d22 <UART_WaitOnFlagUntilTimeout>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e036      	b.n	8001d1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10b      	bne.n	8001cca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	61bb      	str	r3, [r7, #24]
 8001cc8:	e007      	b.n	8001cda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	781a      	ldrb	r2, [r3, #0]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1cf      	bne.n	8001c92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2140      	movs	r1, #64	; 0x40
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 f810 	bl	8001d22 <UART_WaitOnFlagUntilTimeout>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e006      	b.n	8001d1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2220      	movs	r2, #32
 8001d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d14:	2300      	movs	r3, #0
 8001d16:	e000      	b.n	8001d1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001d18:	2302      	movs	r3, #2
  }
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3720      	adds	r7, #32
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b090      	sub	sp, #64	; 0x40
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d32:	e050      	b.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3a:	d04c      	beq.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d007      	beq.n	8001d52 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d42:	f7fe fec9 	bl	8000ad8 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d241      	bcs.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	330c      	adds	r3, #12
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5c:	e853 3f00 	ldrex	r3, [r3]
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001d68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	330c      	adds	r3, #12
 8001d70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d72:	637a      	str	r2, [r7, #52]	; 0x34
 8001d74:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d7a:	e841 2300 	strex	r3, r2, [r1]
 8001d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1e5      	bne.n	8001d52 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	3314      	adds	r3, #20
 8001d8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	e853 3f00 	ldrex	r3, [r3]
 8001d94:	613b      	str	r3, [r7, #16]
   return(result);
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	f023 0301 	bic.w	r3, r3, #1
 8001d9c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3314      	adds	r3, #20
 8001da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001da6:	623a      	str	r2, [r7, #32]
 8001da8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001daa:	69f9      	ldr	r1, [r7, #28]
 8001dac:	6a3a      	ldr	r2, [r7, #32]
 8001dae:	e841 2300 	strex	r3, r2, [r1]
 8001db2:	61bb      	str	r3, [r7, #24]
   return(result);
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1e5      	bne.n	8001d86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2220      	movs	r2, #32
 8001dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e00f      	b.n	8001df6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	4013      	ands	r3, r2
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	bf0c      	ite	eq
 8001de6:	2301      	moveq	r3, #1
 8001de8:	2300      	movne	r3, #0
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d09f      	beq.n	8001d34 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3740      	adds	r7, #64	; 0x40
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e04:	b09f      	sub	sp, #124	; 0x7c
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e16:	68d9      	ldr	r1, [r3, #12]
 8001e18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	ea40 0301 	orr.w	r3, r0, r1
 8001e20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e24:	689a      	ldr	r2, [r3, #8]
 8001e26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	431a      	orrs	r2, r3
 8001e32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001e44:	f021 010c 	bic.w	r1, r1, #12
 8001e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e4e:	430b      	orrs	r3, r1
 8001e50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e5e:	6999      	ldr	r1, [r3, #24]
 8001e60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	ea40 0301 	orr.w	r3, r0, r1
 8001e68:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4bc5      	ldr	r3, [pc, #788]	; (8002184 <UART_SetConfig+0x384>)
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d004      	beq.n	8001e7e <UART_SetConfig+0x7e>
 8001e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4bc3      	ldr	r3, [pc, #780]	; (8002188 <UART_SetConfig+0x388>)
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d103      	bne.n	8001e86 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e7e:	f7ff fa0d 	bl	800129c <HAL_RCC_GetPCLK2Freq>
 8001e82:	6778      	str	r0, [r7, #116]	; 0x74
 8001e84:	e002      	b.n	8001e8c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e86:	f7ff f9f5 	bl	8001274 <HAL_RCC_GetPCLK1Freq>
 8001e8a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e94:	f040 80b6 	bne.w	8002004 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e9a:	461c      	mov	r4, r3
 8001e9c:	f04f 0500 	mov.w	r5, #0
 8001ea0:	4622      	mov	r2, r4
 8001ea2:	462b      	mov	r3, r5
 8001ea4:	1891      	adds	r1, r2, r2
 8001ea6:	6439      	str	r1, [r7, #64]	; 0x40
 8001ea8:	415b      	adcs	r3, r3
 8001eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8001eac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001eb0:	1912      	adds	r2, r2, r4
 8001eb2:	eb45 0303 	adc.w	r3, r5, r3
 8001eb6:	f04f 0000 	mov.w	r0, #0
 8001eba:	f04f 0100 	mov.w	r1, #0
 8001ebe:	00d9      	lsls	r1, r3, #3
 8001ec0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ec4:	00d0      	lsls	r0, r2, #3
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	1911      	adds	r1, r2, r4
 8001ecc:	6639      	str	r1, [r7, #96]	; 0x60
 8001ece:	416b      	adcs	r3, r5
 8001ed0:	667b      	str	r3, [r7, #100]	; 0x64
 8001ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	1891      	adds	r1, r2, r2
 8001ede:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ee0:	415b      	adcs	r3, r3
 8001ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ee4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ee8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001eec:	f7fe f9e8 	bl	80002c0 <__aeabi_uldivmod>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4ba5      	ldr	r3, [pc, #660]	; (800218c <UART_SetConfig+0x38c>)
 8001ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	011e      	lsls	r6, r3, #4
 8001efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f00:	461c      	mov	r4, r3
 8001f02:	f04f 0500 	mov.w	r5, #0
 8001f06:	4622      	mov	r2, r4
 8001f08:	462b      	mov	r3, r5
 8001f0a:	1891      	adds	r1, r2, r2
 8001f0c:	6339      	str	r1, [r7, #48]	; 0x30
 8001f0e:	415b      	adcs	r3, r3
 8001f10:	637b      	str	r3, [r7, #52]	; 0x34
 8001f12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f16:	1912      	adds	r2, r2, r4
 8001f18:	eb45 0303 	adc.w	r3, r5, r3
 8001f1c:	f04f 0000 	mov.w	r0, #0
 8001f20:	f04f 0100 	mov.w	r1, #0
 8001f24:	00d9      	lsls	r1, r3, #3
 8001f26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f2a:	00d0      	lsls	r0, r2, #3
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	1911      	adds	r1, r2, r4
 8001f32:	65b9      	str	r1, [r7, #88]	; 0x58
 8001f34:	416b      	adcs	r3, r5
 8001f36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f04f 0300 	mov.w	r3, #0
 8001f42:	1891      	adds	r1, r2, r2
 8001f44:	62b9      	str	r1, [r7, #40]	; 0x28
 8001f46:	415b      	adcs	r3, r3
 8001f48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f4e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001f52:	f7fe f9b5 	bl	80002c0 <__aeabi_uldivmod>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4b8c      	ldr	r3, [pc, #560]	; (800218c <UART_SetConfig+0x38c>)
 8001f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f60:	095b      	lsrs	r3, r3, #5
 8001f62:	2164      	movs	r1, #100	; 0x64
 8001f64:	fb01 f303 	mul.w	r3, r1, r3
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	3332      	adds	r3, #50	; 0x32
 8001f6e:	4a87      	ldr	r2, [pc, #540]	; (800218c <UART_SetConfig+0x38c>)
 8001f70:	fba2 2303 	umull	r2, r3, r2, r3
 8001f74:	095b      	lsrs	r3, r3, #5
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001f7c:	441e      	add	r6, r3
 8001f7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f80:	4618      	mov	r0, r3
 8001f82:	f04f 0100 	mov.w	r1, #0
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	1894      	adds	r4, r2, r2
 8001f8c:	623c      	str	r4, [r7, #32]
 8001f8e:	415b      	adcs	r3, r3
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
 8001f92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f96:	1812      	adds	r2, r2, r0
 8001f98:	eb41 0303 	adc.w	r3, r1, r3
 8001f9c:	f04f 0400 	mov.w	r4, #0
 8001fa0:	f04f 0500 	mov.w	r5, #0
 8001fa4:	00dd      	lsls	r5, r3, #3
 8001fa6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001faa:	00d4      	lsls	r4, r2, #3
 8001fac:	4622      	mov	r2, r4
 8001fae:	462b      	mov	r3, r5
 8001fb0:	1814      	adds	r4, r2, r0
 8001fb2:	653c      	str	r4, [r7, #80]	; 0x50
 8001fb4:	414b      	adcs	r3, r1
 8001fb6:	657b      	str	r3, [r7, #84]	; 0x54
 8001fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f04f 0300 	mov.w	r3, #0
 8001fc2:	1891      	adds	r1, r2, r2
 8001fc4:	61b9      	str	r1, [r7, #24]
 8001fc6:	415b      	adcs	r3, r3
 8001fc8:	61fb      	str	r3, [r7, #28]
 8001fca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fce:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001fd2:	f7fe f975 	bl	80002c0 <__aeabi_uldivmod>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4b6c      	ldr	r3, [pc, #432]	; (800218c <UART_SetConfig+0x38c>)
 8001fdc:	fba3 1302 	umull	r1, r3, r3, r2
 8001fe0:	095b      	lsrs	r3, r3, #5
 8001fe2:	2164      	movs	r1, #100	; 0x64
 8001fe4:	fb01 f303 	mul.w	r3, r1, r3
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	3332      	adds	r3, #50	; 0x32
 8001fee:	4a67      	ldr	r2, [pc, #412]	; (800218c <UART_SetConfig+0x38c>)
 8001ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	f003 0207 	and.w	r2, r3, #7
 8001ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4432      	add	r2, r6
 8002000:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002002:	e0b9      	b.n	8002178 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002004:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002006:	461c      	mov	r4, r3
 8002008:	f04f 0500 	mov.w	r5, #0
 800200c:	4622      	mov	r2, r4
 800200e:	462b      	mov	r3, r5
 8002010:	1891      	adds	r1, r2, r2
 8002012:	6139      	str	r1, [r7, #16]
 8002014:	415b      	adcs	r3, r3
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800201c:	1912      	adds	r2, r2, r4
 800201e:	eb45 0303 	adc.w	r3, r5, r3
 8002022:	f04f 0000 	mov.w	r0, #0
 8002026:	f04f 0100 	mov.w	r1, #0
 800202a:	00d9      	lsls	r1, r3, #3
 800202c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002030:	00d0      	lsls	r0, r2, #3
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	eb12 0804 	adds.w	r8, r2, r4
 800203a:	eb43 0905 	adc.w	r9, r3, r5
 800203e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4618      	mov	r0, r3
 8002044:	f04f 0100 	mov.w	r1, #0
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	008b      	lsls	r3, r1, #2
 8002052:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002056:	0082      	lsls	r2, r0, #2
 8002058:	4640      	mov	r0, r8
 800205a:	4649      	mov	r1, r9
 800205c:	f7fe f930 	bl	80002c0 <__aeabi_uldivmod>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4b49      	ldr	r3, [pc, #292]	; (800218c <UART_SetConfig+0x38c>)
 8002066:	fba3 2302 	umull	r2, r3, r3, r2
 800206a:	095b      	lsrs	r3, r3, #5
 800206c:	011e      	lsls	r6, r3, #4
 800206e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002070:	4618      	mov	r0, r3
 8002072:	f04f 0100 	mov.w	r1, #0
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	1894      	adds	r4, r2, r2
 800207c:	60bc      	str	r4, [r7, #8]
 800207e:	415b      	adcs	r3, r3
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002086:	1812      	adds	r2, r2, r0
 8002088:	eb41 0303 	adc.w	r3, r1, r3
 800208c:	f04f 0400 	mov.w	r4, #0
 8002090:	f04f 0500 	mov.w	r5, #0
 8002094:	00dd      	lsls	r5, r3, #3
 8002096:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800209a:	00d4      	lsls	r4, r2, #3
 800209c:	4622      	mov	r2, r4
 800209e:	462b      	mov	r3, r5
 80020a0:	1814      	adds	r4, r2, r0
 80020a2:	64bc      	str	r4, [r7, #72]	; 0x48
 80020a4:	414b      	adcs	r3, r1
 80020a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	f04f 0200 	mov.w	r2, #0
 80020b6:	f04f 0300 	mov.w	r3, #0
 80020ba:	008b      	lsls	r3, r1, #2
 80020bc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80020c0:	0082      	lsls	r2, r0, #2
 80020c2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80020c6:	f7fe f8fb 	bl	80002c0 <__aeabi_uldivmod>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4b2f      	ldr	r3, [pc, #188]	; (800218c <UART_SetConfig+0x38c>)
 80020d0:	fba3 1302 	umull	r1, r3, r3, r2
 80020d4:	095b      	lsrs	r3, r3, #5
 80020d6:	2164      	movs	r1, #100	; 0x64
 80020d8:	fb01 f303 	mul.w	r3, r1, r3
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	3332      	adds	r3, #50	; 0x32
 80020e2:	4a2a      	ldr	r2, [pc, #168]	; (800218c <UART_SetConfig+0x38c>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	095b      	lsrs	r3, r3, #5
 80020ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020ee:	441e      	add	r6, r3
 80020f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020f2:	4618      	mov	r0, r3
 80020f4:	f04f 0100 	mov.w	r1, #0
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	1894      	adds	r4, r2, r2
 80020fe:	603c      	str	r4, [r7, #0]
 8002100:	415b      	adcs	r3, r3
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002108:	1812      	adds	r2, r2, r0
 800210a:	eb41 0303 	adc.w	r3, r1, r3
 800210e:	f04f 0400 	mov.w	r4, #0
 8002112:	f04f 0500 	mov.w	r5, #0
 8002116:	00dd      	lsls	r5, r3, #3
 8002118:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800211c:	00d4      	lsls	r4, r2, #3
 800211e:	4622      	mov	r2, r4
 8002120:	462b      	mov	r3, r5
 8002122:	eb12 0a00 	adds.w	sl, r2, r0
 8002126:	eb43 0b01 	adc.w	fp, r3, r1
 800212a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4618      	mov	r0, r3
 8002130:	f04f 0100 	mov.w	r1, #0
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	008b      	lsls	r3, r1, #2
 800213e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002142:	0082      	lsls	r2, r0, #2
 8002144:	4650      	mov	r0, sl
 8002146:	4659      	mov	r1, fp
 8002148:	f7fe f8ba 	bl	80002c0 <__aeabi_uldivmod>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4b0e      	ldr	r3, [pc, #56]	; (800218c <UART_SetConfig+0x38c>)
 8002152:	fba3 1302 	umull	r1, r3, r3, r2
 8002156:	095b      	lsrs	r3, r3, #5
 8002158:	2164      	movs	r1, #100	; 0x64
 800215a:	fb01 f303 	mul.w	r3, r1, r3
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	3332      	adds	r3, #50	; 0x32
 8002164:	4a09      	ldr	r2, [pc, #36]	; (800218c <UART_SetConfig+0x38c>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	f003 020f 	and.w	r2, r3, #15
 8002170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4432      	add	r2, r6
 8002176:	609a      	str	r2, [r3, #8]
}
 8002178:	bf00      	nop
 800217a:	377c      	adds	r7, #124	; 0x7c
 800217c:	46bd      	mov	sp, r7
 800217e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002182:	bf00      	nop
 8002184:	40011000 	.word	0x40011000
 8002188:	40011400 	.word	0x40011400
 800218c:	51eb851f 	.word	0x51eb851f

08002190 <__libc_init_array>:
 8002190:	b570      	push	{r4, r5, r6, lr}
 8002192:	4d0d      	ldr	r5, [pc, #52]	; (80021c8 <__libc_init_array+0x38>)
 8002194:	4c0d      	ldr	r4, [pc, #52]	; (80021cc <__libc_init_array+0x3c>)
 8002196:	1b64      	subs	r4, r4, r5
 8002198:	10a4      	asrs	r4, r4, #2
 800219a:	2600      	movs	r6, #0
 800219c:	42a6      	cmp	r6, r4
 800219e:	d109      	bne.n	80021b4 <__libc_init_array+0x24>
 80021a0:	4d0b      	ldr	r5, [pc, #44]	; (80021d0 <__libc_init_array+0x40>)
 80021a2:	4c0c      	ldr	r4, [pc, #48]	; (80021d4 <__libc_init_array+0x44>)
 80021a4:	f000 fc5c 	bl	8002a60 <_init>
 80021a8:	1b64      	subs	r4, r4, r5
 80021aa:	10a4      	asrs	r4, r4, #2
 80021ac:	2600      	movs	r6, #0
 80021ae:	42a6      	cmp	r6, r4
 80021b0:	d105      	bne.n	80021be <__libc_init_array+0x2e>
 80021b2:	bd70      	pop	{r4, r5, r6, pc}
 80021b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80021b8:	4798      	blx	r3
 80021ba:	3601      	adds	r6, #1
 80021bc:	e7ee      	b.n	800219c <__libc_init_array+0xc>
 80021be:	f855 3b04 	ldr.w	r3, [r5], #4
 80021c2:	4798      	blx	r3
 80021c4:	3601      	adds	r6, #1
 80021c6:	e7f2      	b.n	80021ae <__libc_init_array+0x1e>
 80021c8:	08002b10 	.word	0x08002b10
 80021cc:	08002b10 	.word	0x08002b10
 80021d0:	08002b10 	.word	0x08002b10
 80021d4:	08002b14 	.word	0x08002b14

080021d8 <memset>:
 80021d8:	4402      	add	r2, r0
 80021da:	4603      	mov	r3, r0
 80021dc:	4293      	cmp	r3, r2
 80021de:	d100      	bne.n	80021e2 <memset+0xa>
 80021e0:	4770      	bx	lr
 80021e2:	f803 1b01 	strb.w	r1, [r3], #1
 80021e6:	e7f9      	b.n	80021dc <memset+0x4>

080021e8 <siprintf>:
 80021e8:	b40e      	push	{r1, r2, r3}
 80021ea:	b500      	push	{lr}
 80021ec:	b09c      	sub	sp, #112	; 0x70
 80021ee:	ab1d      	add	r3, sp, #116	; 0x74
 80021f0:	9002      	str	r0, [sp, #8]
 80021f2:	9006      	str	r0, [sp, #24]
 80021f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80021f8:	4809      	ldr	r0, [pc, #36]	; (8002220 <siprintf+0x38>)
 80021fa:	9107      	str	r1, [sp, #28]
 80021fc:	9104      	str	r1, [sp, #16]
 80021fe:	4909      	ldr	r1, [pc, #36]	; (8002224 <siprintf+0x3c>)
 8002200:	f853 2b04 	ldr.w	r2, [r3], #4
 8002204:	9105      	str	r1, [sp, #20]
 8002206:	6800      	ldr	r0, [r0, #0]
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	a902      	add	r1, sp, #8
 800220c:	f000 f868 	bl	80022e0 <_svfiprintf_r>
 8002210:	9b02      	ldr	r3, [sp, #8]
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
 8002216:	b01c      	add	sp, #112	; 0x70
 8002218:	f85d eb04 	ldr.w	lr, [sp], #4
 800221c:	b003      	add	sp, #12
 800221e:	4770      	bx	lr
 8002220:	2000000c 	.word	0x2000000c
 8002224:	ffff0208 	.word	0xffff0208

08002228 <__ssputs_r>:
 8002228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800222c:	688e      	ldr	r6, [r1, #8]
 800222e:	429e      	cmp	r6, r3
 8002230:	4682      	mov	sl, r0
 8002232:	460c      	mov	r4, r1
 8002234:	4690      	mov	r8, r2
 8002236:	461f      	mov	r7, r3
 8002238:	d838      	bhi.n	80022ac <__ssputs_r+0x84>
 800223a:	898a      	ldrh	r2, [r1, #12]
 800223c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002240:	d032      	beq.n	80022a8 <__ssputs_r+0x80>
 8002242:	6825      	ldr	r5, [r4, #0]
 8002244:	6909      	ldr	r1, [r1, #16]
 8002246:	eba5 0901 	sub.w	r9, r5, r1
 800224a:	6965      	ldr	r5, [r4, #20]
 800224c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002250:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002254:	3301      	adds	r3, #1
 8002256:	444b      	add	r3, r9
 8002258:	106d      	asrs	r5, r5, #1
 800225a:	429d      	cmp	r5, r3
 800225c:	bf38      	it	cc
 800225e:	461d      	movcc	r5, r3
 8002260:	0553      	lsls	r3, r2, #21
 8002262:	d531      	bpl.n	80022c8 <__ssputs_r+0xa0>
 8002264:	4629      	mov	r1, r5
 8002266:	f000 fb47 	bl	80028f8 <_malloc_r>
 800226a:	4606      	mov	r6, r0
 800226c:	b950      	cbnz	r0, 8002284 <__ssputs_r+0x5c>
 800226e:	230c      	movs	r3, #12
 8002270:	f8ca 3000 	str.w	r3, [sl]
 8002274:	89a3      	ldrh	r3, [r4, #12]
 8002276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800227a:	81a3      	strh	r3, [r4, #12]
 800227c:	f04f 30ff 	mov.w	r0, #4294967295
 8002280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002284:	6921      	ldr	r1, [r4, #16]
 8002286:	464a      	mov	r2, r9
 8002288:	f000 fabe 	bl	8002808 <memcpy>
 800228c:	89a3      	ldrh	r3, [r4, #12]
 800228e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002296:	81a3      	strh	r3, [r4, #12]
 8002298:	6126      	str	r6, [r4, #16]
 800229a:	6165      	str	r5, [r4, #20]
 800229c:	444e      	add	r6, r9
 800229e:	eba5 0509 	sub.w	r5, r5, r9
 80022a2:	6026      	str	r6, [r4, #0]
 80022a4:	60a5      	str	r5, [r4, #8]
 80022a6:	463e      	mov	r6, r7
 80022a8:	42be      	cmp	r6, r7
 80022aa:	d900      	bls.n	80022ae <__ssputs_r+0x86>
 80022ac:	463e      	mov	r6, r7
 80022ae:	4632      	mov	r2, r6
 80022b0:	6820      	ldr	r0, [r4, #0]
 80022b2:	4641      	mov	r1, r8
 80022b4:	f000 fab6 	bl	8002824 <memmove>
 80022b8:	68a3      	ldr	r3, [r4, #8]
 80022ba:	6822      	ldr	r2, [r4, #0]
 80022bc:	1b9b      	subs	r3, r3, r6
 80022be:	4432      	add	r2, r6
 80022c0:	60a3      	str	r3, [r4, #8]
 80022c2:	6022      	str	r2, [r4, #0]
 80022c4:	2000      	movs	r0, #0
 80022c6:	e7db      	b.n	8002280 <__ssputs_r+0x58>
 80022c8:	462a      	mov	r2, r5
 80022ca:	f000 fb6f 	bl	80029ac <_realloc_r>
 80022ce:	4606      	mov	r6, r0
 80022d0:	2800      	cmp	r0, #0
 80022d2:	d1e1      	bne.n	8002298 <__ssputs_r+0x70>
 80022d4:	6921      	ldr	r1, [r4, #16]
 80022d6:	4650      	mov	r0, sl
 80022d8:	f000 fabe 	bl	8002858 <_free_r>
 80022dc:	e7c7      	b.n	800226e <__ssputs_r+0x46>
	...

080022e0 <_svfiprintf_r>:
 80022e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022e4:	4698      	mov	r8, r3
 80022e6:	898b      	ldrh	r3, [r1, #12]
 80022e8:	061b      	lsls	r3, r3, #24
 80022ea:	b09d      	sub	sp, #116	; 0x74
 80022ec:	4607      	mov	r7, r0
 80022ee:	460d      	mov	r5, r1
 80022f0:	4614      	mov	r4, r2
 80022f2:	d50e      	bpl.n	8002312 <_svfiprintf_r+0x32>
 80022f4:	690b      	ldr	r3, [r1, #16]
 80022f6:	b963      	cbnz	r3, 8002312 <_svfiprintf_r+0x32>
 80022f8:	2140      	movs	r1, #64	; 0x40
 80022fa:	f000 fafd 	bl	80028f8 <_malloc_r>
 80022fe:	6028      	str	r0, [r5, #0]
 8002300:	6128      	str	r0, [r5, #16]
 8002302:	b920      	cbnz	r0, 800230e <_svfiprintf_r+0x2e>
 8002304:	230c      	movs	r3, #12
 8002306:	603b      	str	r3, [r7, #0]
 8002308:	f04f 30ff 	mov.w	r0, #4294967295
 800230c:	e0d1      	b.n	80024b2 <_svfiprintf_r+0x1d2>
 800230e:	2340      	movs	r3, #64	; 0x40
 8002310:	616b      	str	r3, [r5, #20]
 8002312:	2300      	movs	r3, #0
 8002314:	9309      	str	r3, [sp, #36]	; 0x24
 8002316:	2320      	movs	r3, #32
 8002318:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800231c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002320:	2330      	movs	r3, #48	; 0x30
 8002322:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80024cc <_svfiprintf_r+0x1ec>
 8002326:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800232a:	f04f 0901 	mov.w	r9, #1
 800232e:	4623      	mov	r3, r4
 8002330:	469a      	mov	sl, r3
 8002332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002336:	b10a      	cbz	r2, 800233c <_svfiprintf_r+0x5c>
 8002338:	2a25      	cmp	r2, #37	; 0x25
 800233a:	d1f9      	bne.n	8002330 <_svfiprintf_r+0x50>
 800233c:	ebba 0b04 	subs.w	fp, sl, r4
 8002340:	d00b      	beq.n	800235a <_svfiprintf_r+0x7a>
 8002342:	465b      	mov	r3, fp
 8002344:	4622      	mov	r2, r4
 8002346:	4629      	mov	r1, r5
 8002348:	4638      	mov	r0, r7
 800234a:	f7ff ff6d 	bl	8002228 <__ssputs_r>
 800234e:	3001      	adds	r0, #1
 8002350:	f000 80aa 	beq.w	80024a8 <_svfiprintf_r+0x1c8>
 8002354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002356:	445a      	add	r2, fp
 8002358:	9209      	str	r2, [sp, #36]	; 0x24
 800235a:	f89a 3000 	ldrb.w	r3, [sl]
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 80a2 	beq.w	80024a8 <_svfiprintf_r+0x1c8>
 8002364:	2300      	movs	r3, #0
 8002366:	f04f 32ff 	mov.w	r2, #4294967295
 800236a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800236e:	f10a 0a01 	add.w	sl, sl, #1
 8002372:	9304      	str	r3, [sp, #16]
 8002374:	9307      	str	r3, [sp, #28]
 8002376:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800237a:	931a      	str	r3, [sp, #104]	; 0x68
 800237c:	4654      	mov	r4, sl
 800237e:	2205      	movs	r2, #5
 8002380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002384:	4851      	ldr	r0, [pc, #324]	; (80024cc <_svfiprintf_r+0x1ec>)
 8002386:	f7fd ff4b 	bl	8000220 <memchr>
 800238a:	9a04      	ldr	r2, [sp, #16]
 800238c:	b9d8      	cbnz	r0, 80023c6 <_svfiprintf_r+0xe6>
 800238e:	06d0      	lsls	r0, r2, #27
 8002390:	bf44      	itt	mi
 8002392:	2320      	movmi	r3, #32
 8002394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002398:	0711      	lsls	r1, r2, #28
 800239a:	bf44      	itt	mi
 800239c:	232b      	movmi	r3, #43	; 0x2b
 800239e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023a2:	f89a 3000 	ldrb.w	r3, [sl]
 80023a6:	2b2a      	cmp	r3, #42	; 0x2a
 80023a8:	d015      	beq.n	80023d6 <_svfiprintf_r+0xf6>
 80023aa:	9a07      	ldr	r2, [sp, #28]
 80023ac:	4654      	mov	r4, sl
 80023ae:	2000      	movs	r0, #0
 80023b0:	f04f 0c0a 	mov.w	ip, #10
 80023b4:	4621      	mov	r1, r4
 80023b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023ba:	3b30      	subs	r3, #48	; 0x30
 80023bc:	2b09      	cmp	r3, #9
 80023be:	d94e      	bls.n	800245e <_svfiprintf_r+0x17e>
 80023c0:	b1b0      	cbz	r0, 80023f0 <_svfiprintf_r+0x110>
 80023c2:	9207      	str	r2, [sp, #28]
 80023c4:	e014      	b.n	80023f0 <_svfiprintf_r+0x110>
 80023c6:	eba0 0308 	sub.w	r3, r0, r8
 80023ca:	fa09 f303 	lsl.w	r3, r9, r3
 80023ce:	4313      	orrs	r3, r2
 80023d0:	9304      	str	r3, [sp, #16]
 80023d2:	46a2      	mov	sl, r4
 80023d4:	e7d2      	b.n	800237c <_svfiprintf_r+0x9c>
 80023d6:	9b03      	ldr	r3, [sp, #12]
 80023d8:	1d19      	adds	r1, r3, #4
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	9103      	str	r1, [sp, #12]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	bfbb      	ittet	lt
 80023e2:	425b      	neglt	r3, r3
 80023e4:	f042 0202 	orrlt.w	r2, r2, #2
 80023e8:	9307      	strge	r3, [sp, #28]
 80023ea:	9307      	strlt	r3, [sp, #28]
 80023ec:	bfb8      	it	lt
 80023ee:	9204      	strlt	r2, [sp, #16]
 80023f0:	7823      	ldrb	r3, [r4, #0]
 80023f2:	2b2e      	cmp	r3, #46	; 0x2e
 80023f4:	d10c      	bne.n	8002410 <_svfiprintf_r+0x130>
 80023f6:	7863      	ldrb	r3, [r4, #1]
 80023f8:	2b2a      	cmp	r3, #42	; 0x2a
 80023fa:	d135      	bne.n	8002468 <_svfiprintf_r+0x188>
 80023fc:	9b03      	ldr	r3, [sp, #12]
 80023fe:	1d1a      	adds	r2, r3, #4
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	9203      	str	r2, [sp, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	bfb8      	it	lt
 8002408:	f04f 33ff 	movlt.w	r3, #4294967295
 800240c:	3402      	adds	r4, #2
 800240e:	9305      	str	r3, [sp, #20]
 8002410:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80024dc <_svfiprintf_r+0x1fc>
 8002414:	7821      	ldrb	r1, [r4, #0]
 8002416:	2203      	movs	r2, #3
 8002418:	4650      	mov	r0, sl
 800241a:	f7fd ff01 	bl	8000220 <memchr>
 800241e:	b140      	cbz	r0, 8002432 <_svfiprintf_r+0x152>
 8002420:	2340      	movs	r3, #64	; 0x40
 8002422:	eba0 000a 	sub.w	r0, r0, sl
 8002426:	fa03 f000 	lsl.w	r0, r3, r0
 800242a:	9b04      	ldr	r3, [sp, #16]
 800242c:	4303      	orrs	r3, r0
 800242e:	3401      	adds	r4, #1
 8002430:	9304      	str	r3, [sp, #16]
 8002432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002436:	4826      	ldr	r0, [pc, #152]	; (80024d0 <_svfiprintf_r+0x1f0>)
 8002438:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800243c:	2206      	movs	r2, #6
 800243e:	f7fd feef 	bl	8000220 <memchr>
 8002442:	2800      	cmp	r0, #0
 8002444:	d038      	beq.n	80024b8 <_svfiprintf_r+0x1d8>
 8002446:	4b23      	ldr	r3, [pc, #140]	; (80024d4 <_svfiprintf_r+0x1f4>)
 8002448:	bb1b      	cbnz	r3, 8002492 <_svfiprintf_r+0x1b2>
 800244a:	9b03      	ldr	r3, [sp, #12]
 800244c:	3307      	adds	r3, #7
 800244e:	f023 0307 	bic.w	r3, r3, #7
 8002452:	3308      	adds	r3, #8
 8002454:	9303      	str	r3, [sp, #12]
 8002456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002458:	4433      	add	r3, r6
 800245a:	9309      	str	r3, [sp, #36]	; 0x24
 800245c:	e767      	b.n	800232e <_svfiprintf_r+0x4e>
 800245e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002462:	460c      	mov	r4, r1
 8002464:	2001      	movs	r0, #1
 8002466:	e7a5      	b.n	80023b4 <_svfiprintf_r+0xd4>
 8002468:	2300      	movs	r3, #0
 800246a:	3401      	adds	r4, #1
 800246c:	9305      	str	r3, [sp, #20]
 800246e:	4619      	mov	r1, r3
 8002470:	f04f 0c0a 	mov.w	ip, #10
 8002474:	4620      	mov	r0, r4
 8002476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800247a:	3a30      	subs	r2, #48	; 0x30
 800247c:	2a09      	cmp	r2, #9
 800247e:	d903      	bls.n	8002488 <_svfiprintf_r+0x1a8>
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0c5      	beq.n	8002410 <_svfiprintf_r+0x130>
 8002484:	9105      	str	r1, [sp, #20]
 8002486:	e7c3      	b.n	8002410 <_svfiprintf_r+0x130>
 8002488:	fb0c 2101 	mla	r1, ip, r1, r2
 800248c:	4604      	mov	r4, r0
 800248e:	2301      	movs	r3, #1
 8002490:	e7f0      	b.n	8002474 <_svfiprintf_r+0x194>
 8002492:	ab03      	add	r3, sp, #12
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	462a      	mov	r2, r5
 8002498:	4b0f      	ldr	r3, [pc, #60]	; (80024d8 <_svfiprintf_r+0x1f8>)
 800249a:	a904      	add	r1, sp, #16
 800249c:	4638      	mov	r0, r7
 800249e:	f3af 8000 	nop.w
 80024a2:	1c42      	adds	r2, r0, #1
 80024a4:	4606      	mov	r6, r0
 80024a6:	d1d6      	bne.n	8002456 <_svfiprintf_r+0x176>
 80024a8:	89ab      	ldrh	r3, [r5, #12]
 80024aa:	065b      	lsls	r3, r3, #25
 80024ac:	f53f af2c 	bmi.w	8002308 <_svfiprintf_r+0x28>
 80024b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80024b2:	b01d      	add	sp, #116	; 0x74
 80024b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024b8:	ab03      	add	r3, sp, #12
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	462a      	mov	r2, r5
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <_svfiprintf_r+0x1f8>)
 80024c0:	a904      	add	r1, sp, #16
 80024c2:	4638      	mov	r0, r7
 80024c4:	f000 f87a 	bl	80025bc <_printf_i>
 80024c8:	e7eb      	b.n	80024a2 <_svfiprintf_r+0x1c2>
 80024ca:	bf00      	nop
 80024cc:	08002ad4 	.word	0x08002ad4
 80024d0:	08002ade 	.word	0x08002ade
 80024d4:	00000000 	.word	0x00000000
 80024d8:	08002229 	.word	0x08002229
 80024dc:	08002ada 	.word	0x08002ada

080024e0 <_printf_common>:
 80024e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024e4:	4616      	mov	r6, r2
 80024e6:	4699      	mov	r9, r3
 80024e8:	688a      	ldr	r2, [r1, #8]
 80024ea:	690b      	ldr	r3, [r1, #16]
 80024ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80024f0:	4293      	cmp	r3, r2
 80024f2:	bfb8      	it	lt
 80024f4:	4613      	movlt	r3, r2
 80024f6:	6033      	str	r3, [r6, #0]
 80024f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80024fc:	4607      	mov	r7, r0
 80024fe:	460c      	mov	r4, r1
 8002500:	b10a      	cbz	r2, 8002506 <_printf_common+0x26>
 8002502:	3301      	adds	r3, #1
 8002504:	6033      	str	r3, [r6, #0]
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	0699      	lsls	r1, r3, #26
 800250a:	bf42      	ittt	mi
 800250c:	6833      	ldrmi	r3, [r6, #0]
 800250e:	3302      	addmi	r3, #2
 8002510:	6033      	strmi	r3, [r6, #0]
 8002512:	6825      	ldr	r5, [r4, #0]
 8002514:	f015 0506 	ands.w	r5, r5, #6
 8002518:	d106      	bne.n	8002528 <_printf_common+0x48>
 800251a:	f104 0a19 	add.w	sl, r4, #25
 800251e:	68e3      	ldr	r3, [r4, #12]
 8002520:	6832      	ldr	r2, [r6, #0]
 8002522:	1a9b      	subs	r3, r3, r2
 8002524:	42ab      	cmp	r3, r5
 8002526:	dc26      	bgt.n	8002576 <_printf_common+0x96>
 8002528:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800252c:	1e13      	subs	r3, r2, #0
 800252e:	6822      	ldr	r2, [r4, #0]
 8002530:	bf18      	it	ne
 8002532:	2301      	movne	r3, #1
 8002534:	0692      	lsls	r2, r2, #26
 8002536:	d42b      	bmi.n	8002590 <_printf_common+0xb0>
 8002538:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800253c:	4649      	mov	r1, r9
 800253e:	4638      	mov	r0, r7
 8002540:	47c0      	blx	r8
 8002542:	3001      	adds	r0, #1
 8002544:	d01e      	beq.n	8002584 <_printf_common+0xa4>
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	68e5      	ldr	r5, [r4, #12]
 800254a:	6832      	ldr	r2, [r6, #0]
 800254c:	f003 0306 	and.w	r3, r3, #6
 8002550:	2b04      	cmp	r3, #4
 8002552:	bf08      	it	eq
 8002554:	1aad      	subeq	r5, r5, r2
 8002556:	68a3      	ldr	r3, [r4, #8]
 8002558:	6922      	ldr	r2, [r4, #16]
 800255a:	bf0c      	ite	eq
 800255c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002560:	2500      	movne	r5, #0
 8002562:	4293      	cmp	r3, r2
 8002564:	bfc4      	itt	gt
 8002566:	1a9b      	subgt	r3, r3, r2
 8002568:	18ed      	addgt	r5, r5, r3
 800256a:	2600      	movs	r6, #0
 800256c:	341a      	adds	r4, #26
 800256e:	42b5      	cmp	r5, r6
 8002570:	d11a      	bne.n	80025a8 <_printf_common+0xc8>
 8002572:	2000      	movs	r0, #0
 8002574:	e008      	b.n	8002588 <_printf_common+0xa8>
 8002576:	2301      	movs	r3, #1
 8002578:	4652      	mov	r2, sl
 800257a:	4649      	mov	r1, r9
 800257c:	4638      	mov	r0, r7
 800257e:	47c0      	blx	r8
 8002580:	3001      	adds	r0, #1
 8002582:	d103      	bne.n	800258c <_printf_common+0xac>
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800258c:	3501      	adds	r5, #1
 800258e:	e7c6      	b.n	800251e <_printf_common+0x3e>
 8002590:	18e1      	adds	r1, r4, r3
 8002592:	1c5a      	adds	r2, r3, #1
 8002594:	2030      	movs	r0, #48	; 0x30
 8002596:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800259a:	4422      	add	r2, r4
 800259c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80025a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80025a4:	3302      	adds	r3, #2
 80025a6:	e7c7      	b.n	8002538 <_printf_common+0x58>
 80025a8:	2301      	movs	r3, #1
 80025aa:	4622      	mov	r2, r4
 80025ac:	4649      	mov	r1, r9
 80025ae:	4638      	mov	r0, r7
 80025b0:	47c0      	blx	r8
 80025b2:	3001      	adds	r0, #1
 80025b4:	d0e6      	beq.n	8002584 <_printf_common+0xa4>
 80025b6:	3601      	adds	r6, #1
 80025b8:	e7d9      	b.n	800256e <_printf_common+0x8e>
	...

080025bc <_printf_i>:
 80025bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025c0:	460c      	mov	r4, r1
 80025c2:	4691      	mov	r9, r2
 80025c4:	7e27      	ldrb	r7, [r4, #24]
 80025c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80025c8:	2f78      	cmp	r7, #120	; 0x78
 80025ca:	4680      	mov	r8, r0
 80025cc:	469a      	mov	sl, r3
 80025ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80025d2:	d807      	bhi.n	80025e4 <_printf_i+0x28>
 80025d4:	2f62      	cmp	r7, #98	; 0x62
 80025d6:	d80a      	bhi.n	80025ee <_printf_i+0x32>
 80025d8:	2f00      	cmp	r7, #0
 80025da:	f000 80d8 	beq.w	800278e <_printf_i+0x1d2>
 80025de:	2f58      	cmp	r7, #88	; 0x58
 80025e0:	f000 80a3 	beq.w	800272a <_printf_i+0x16e>
 80025e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80025e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80025ec:	e03a      	b.n	8002664 <_printf_i+0xa8>
 80025ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80025f2:	2b15      	cmp	r3, #21
 80025f4:	d8f6      	bhi.n	80025e4 <_printf_i+0x28>
 80025f6:	a001      	add	r0, pc, #4	; (adr r0, 80025fc <_printf_i+0x40>)
 80025f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80025fc:	08002655 	.word	0x08002655
 8002600:	08002669 	.word	0x08002669
 8002604:	080025e5 	.word	0x080025e5
 8002608:	080025e5 	.word	0x080025e5
 800260c:	080025e5 	.word	0x080025e5
 8002610:	080025e5 	.word	0x080025e5
 8002614:	08002669 	.word	0x08002669
 8002618:	080025e5 	.word	0x080025e5
 800261c:	080025e5 	.word	0x080025e5
 8002620:	080025e5 	.word	0x080025e5
 8002624:	080025e5 	.word	0x080025e5
 8002628:	08002775 	.word	0x08002775
 800262c:	08002699 	.word	0x08002699
 8002630:	08002757 	.word	0x08002757
 8002634:	080025e5 	.word	0x080025e5
 8002638:	080025e5 	.word	0x080025e5
 800263c:	08002797 	.word	0x08002797
 8002640:	080025e5 	.word	0x080025e5
 8002644:	08002699 	.word	0x08002699
 8002648:	080025e5 	.word	0x080025e5
 800264c:	080025e5 	.word	0x080025e5
 8002650:	0800275f 	.word	0x0800275f
 8002654:	680b      	ldr	r3, [r1, #0]
 8002656:	1d1a      	adds	r2, r3, #4
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	600a      	str	r2, [r1, #0]
 800265c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002660:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002664:	2301      	movs	r3, #1
 8002666:	e0a3      	b.n	80027b0 <_printf_i+0x1f4>
 8002668:	6825      	ldr	r5, [r4, #0]
 800266a:	6808      	ldr	r0, [r1, #0]
 800266c:	062e      	lsls	r6, r5, #24
 800266e:	f100 0304 	add.w	r3, r0, #4
 8002672:	d50a      	bpl.n	800268a <_printf_i+0xce>
 8002674:	6805      	ldr	r5, [r0, #0]
 8002676:	600b      	str	r3, [r1, #0]
 8002678:	2d00      	cmp	r5, #0
 800267a:	da03      	bge.n	8002684 <_printf_i+0xc8>
 800267c:	232d      	movs	r3, #45	; 0x2d
 800267e:	426d      	negs	r5, r5
 8002680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002684:	485e      	ldr	r0, [pc, #376]	; (8002800 <_printf_i+0x244>)
 8002686:	230a      	movs	r3, #10
 8002688:	e019      	b.n	80026be <_printf_i+0x102>
 800268a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800268e:	6805      	ldr	r5, [r0, #0]
 8002690:	600b      	str	r3, [r1, #0]
 8002692:	bf18      	it	ne
 8002694:	b22d      	sxthne	r5, r5
 8002696:	e7ef      	b.n	8002678 <_printf_i+0xbc>
 8002698:	680b      	ldr	r3, [r1, #0]
 800269a:	6825      	ldr	r5, [r4, #0]
 800269c:	1d18      	adds	r0, r3, #4
 800269e:	6008      	str	r0, [r1, #0]
 80026a0:	0628      	lsls	r0, r5, #24
 80026a2:	d501      	bpl.n	80026a8 <_printf_i+0xec>
 80026a4:	681d      	ldr	r5, [r3, #0]
 80026a6:	e002      	b.n	80026ae <_printf_i+0xf2>
 80026a8:	0669      	lsls	r1, r5, #25
 80026aa:	d5fb      	bpl.n	80026a4 <_printf_i+0xe8>
 80026ac:	881d      	ldrh	r5, [r3, #0]
 80026ae:	4854      	ldr	r0, [pc, #336]	; (8002800 <_printf_i+0x244>)
 80026b0:	2f6f      	cmp	r7, #111	; 0x6f
 80026b2:	bf0c      	ite	eq
 80026b4:	2308      	moveq	r3, #8
 80026b6:	230a      	movne	r3, #10
 80026b8:	2100      	movs	r1, #0
 80026ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80026be:	6866      	ldr	r6, [r4, #4]
 80026c0:	60a6      	str	r6, [r4, #8]
 80026c2:	2e00      	cmp	r6, #0
 80026c4:	bfa2      	ittt	ge
 80026c6:	6821      	ldrge	r1, [r4, #0]
 80026c8:	f021 0104 	bicge.w	r1, r1, #4
 80026cc:	6021      	strge	r1, [r4, #0]
 80026ce:	b90d      	cbnz	r5, 80026d4 <_printf_i+0x118>
 80026d0:	2e00      	cmp	r6, #0
 80026d2:	d04d      	beq.n	8002770 <_printf_i+0x1b4>
 80026d4:	4616      	mov	r6, r2
 80026d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80026da:	fb03 5711 	mls	r7, r3, r1, r5
 80026de:	5dc7      	ldrb	r7, [r0, r7]
 80026e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80026e4:	462f      	mov	r7, r5
 80026e6:	42bb      	cmp	r3, r7
 80026e8:	460d      	mov	r5, r1
 80026ea:	d9f4      	bls.n	80026d6 <_printf_i+0x11a>
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d10b      	bne.n	8002708 <_printf_i+0x14c>
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	07df      	lsls	r7, r3, #31
 80026f4:	d508      	bpl.n	8002708 <_printf_i+0x14c>
 80026f6:	6923      	ldr	r3, [r4, #16]
 80026f8:	6861      	ldr	r1, [r4, #4]
 80026fa:	4299      	cmp	r1, r3
 80026fc:	bfde      	ittt	le
 80026fe:	2330      	movle	r3, #48	; 0x30
 8002700:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002704:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002708:	1b92      	subs	r2, r2, r6
 800270a:	6122      	str	r2, [r4, #16]
 800270c:	f8cd a000 	str.w	sl, [sp]
 8002710:	464b      	mov	r3, r9
 8002712:	aa03      	add	r2, sp, #12
 8002714:	4621      	mov	r1, r4
 8002716:	4640      	mov	r0, r8
 8002718:	f7ff fee2 	bl	80024e0 <_printf_common>
 800271c:	3001      	adds	r0, #1
 800271e:	d14c      	bne.n	80027ba <_printf_i+0x1fe>
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	b004      	add	sp, #16
 8002726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800272a:	4835      	ldr	r0, [pc, #212]	; (8002800 <_printf_i+0x244>)
 800272c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	680e      	ldr	r6, [r1, #0]
 8002734:	061f      	lsls	r7, r3, #24
 8002736:	f856 5b04 	ldr.w	r5, [r6], #4
 800273a:	600e      	str	r6, [r1, #0]
 800273c:	d514      	bpl.n	8002768 <_printf_i+0x1ac>
 800273e:	07d9      	lsls	r1, r3, #31
 8002740:	bf44      	itt	mi
 8002742:	f043 0320 	orrmi.w	r3, r3, #32
 8002746:	6023      	strmi	r3, [r4, #0]
 8002748:	b91d      	cbnz	r5, 8002752 <_printf_i+0x196>
 800274a:	6823      	ldr	r3, [r4, #0]
 800274c:	f023 0320 	bic.w	r3, r3, #32
 8002750:	6023      	str	r3, [r4, #0]
 8002752:	2310      	movs	r3, #16
 8002754:	e7b0      	b.n	80026b8 <_printf_i+0xfc>
 8002756:	6823      	ldr	r3, [r4, #0]
 8002758:	f043 0320 	orr.w	r3, r3, #32
 800275c:	6023      	str	r3, [r4, #0]
 800275e:	2378      	movs	r3, #120	; 0x78
 8002760:	4828      	ldr	r0, [pc, #160]	; (8002804 <_printf_i+0x248>)
 8002762:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002766:	e7e3      	b.n	8002730 <_printf_i+0x174>
 8002768:	065e      	lsls	r6, r3, #25
 800276a:	bf48      	it	mi
 800276c:	b2ad      	uxthmi	r5, r5
 800276e:	e7e6      	b.n	800273e <_printf_i+0x182>
 8002770:	4616      	mov	r6, r2
 8002772:	e7bb      	b.n	80026ec <_printf_i+0x130>
 8002774:	680b      	ldr	r3, [r1, #0]
 8002776:	6826      	ldr	r6, [r4, #0]
 8002778:	6960      	ldr	r0, [r4, #20]
 800277a:	1d1d      	adds	r5, r3, #4
 800277c:	600d      	str	r5, [r1, #0]
 800277e:	0635      	lsls	r5, r6, #24
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	d501      	bpl.n	8002788 <_printf_i+0x1cc>
 8002784:	6018      	str	r0, [r3, #0]
 8002786:	e002      	b.n	800278e <_printf_i+0x1d2>
 8002788:	0671      	lsls	r1, r6, #25
 800278a:	d5fb      	bpl.n	8002784 <_printf_i+0x1c8>
 800278c:	8018      	strh	r0, [r3, #0]
 800278e:	2300      	movs	r3, #0
 8002790:	6123      	str	r3, [r4, #16]
 8002792:	4616      	mov	r6, r2
 8002794:	e7ba      	b.n	800270c <_printf_i+0x150>
 8002796:	680b      	ldr	r3, [r1, #0]
 8002798:	1d1a      	adds	r2, r3, #4
 800279a:	600a      	str	r2, [r1, #0]
 800279c:	681e      	ldr	r6, [r3, #0]
 800279e:	6862      	ldr	r2, [r4, #4]
 80027a0:	2100      	movs	r1, #0
 80027a2:	4630      	mov	r0, r6
 80027a4:	f7fd fd3c 	bl	8000220 <memchr>
 80027a8:	b108      	cbz	r0, 80027ae <_printf_i+0x1f2>
 80027aa:	1b80      	subs	r0, r0, r6
 80027ac:	6060      	str	r0, [r4, #4]
 80027ae:	6863      	ldr	r3, [r4, #4]
 80027b0:	6123      	str	r3, [r4, #16]
 80027b2:	2300      	movs	r3, #0
 80027b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027b8:	e7a8      	b.n	800270c <_printf_i+0x150>
 80027ba:	6923      	ldr	r3, [r4, #16]
 80027bc:	4632      	mov	r2, r6
 80027be:	4649      	mov	r1, r9
 80027c0:	4640      	mov	r0, r8
 80027c2:	47d0      	blx	sl
 80027c4:	3001      	adds	r0, #1
 80027c6:	d0ab      	beq.n	8002720 <_printf_i+0x164>
 80027c8:	6823      	ldr	r3, [r4, #0]
 80027ca:	079b      	lsls	r3, r3, #30
 80027cc:	d413      	bmi.n	80027f6 <_printf_i+0x23a>
 80027ce:	68e0      	ldr	r0, [r4, #12]
 80027d0:	9b03      	ldr	r3, [sp, #12]
 80027d2:	4298      	cmp	r0, r3
 80027d4:	bfb8      	it	lt
 80027d6:	4618      	movlt	r0, r3
 80027d8:	e7a4      	b.n	8002724 <_printf_i+0x168>
 80027da:	2301      	movs	r3, #1
 80027dc:	4632      	mov	r2, r6
 80027de:	4649      	mov	r1, r9
 80027e0:	4640      	mov	r0, r8
 80027e2:	47d0      	blx	sl
 80027e4:	3001      	adds	r0, #1
 80027e6:	d09b      	beq.n	8002720 <_printf_i+0x164>
 80027e8:	3501      	adds	r5, #1
 80027ea:	68e3      	ldr	r3, [r4, #12]
 80027ec:	9903      	ldr	r1, [sp, #12]
 80027ee:	1a5b      	subs	r3, r3, r1
 80027f0:	42ab      	cmp	r3, r5
 80027f2:	dcf2      	bgt.n	80027da <_printf_i+0x21e>
 80027f4:	e7eb      	b.n	80027ce <_printf_i+0x212>
 80027f6:	2500      	movs	r5, #0
 80027f8:	f104 0619 	add.w	r6, r4, #25
 80027fc:	e7f5      	b.n	80027ea <_printf_i+0x22e>
 80027fe:	bf00      	nop
 8002800:	08002ae5 	.word	0x08002ae5
 8002804:	08002af6 	.word	0x08002af6

08002808 <memcpy>:
 8002808:	440a      	add	r2, r1
 800280a:	4291      	cmp	r1, r2
 800280c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002810:	d100      	bne.n	8002814 <memcpy+0xc>
 8002812:	4770      	bx	lr
 8002814:	b510      	push	{r4, lr}
 8002816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800281a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800281e:	4291      	cmp	r1, r2
 8002820:	d1f9      	bne.n	8002816 <memcpy+0xe>
 8002822:	bd10      	pop	{r4, pc}

08002824 <memmove>:
 8002824:	4288      	cmp	r0, r1
 8002826:	b510      	push	{r4, lr}
 8002828:	eb01 0402 	add.w	r4, r1, r2
 800282c:	d902      	bls.n	8002834 <memmove+0x10>
 800282e:	4284      	cmp	r4, r0
 8002830:	4623      	mov	r3, r4
 8002832:	d807      	bhi.n	8002844 <memmove+0x20>
 8002834:	1e43      	subs	r3, r0, #1
 8002836:	42a1      	cmp	r1, r4
 8002838:	d008      	beq.n	800284c <memmove+0x28>
 800283a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800283e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002842:	e7f8      	b.n	8002836 <memmove+0x12>
 8002844:	4402      	add	r2, r0
 8002846:	4601      	mov	r1, r0
 8002848:	428a      	cmp	r2, r1
 800284a:	d100      	bne.n	800284e <memmove+0x2a>
 800284c:	bd10      	pop	{r4, pc}
 800284e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002856:	e7f7      	b.n	8002848 <memmove+0x24>

08002858 <_free_r>:
 8002858:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800285a:	2900      	cmp	r1, #0
 800285c:	d048      	beq.n	80028f0 <_free_r+0x98>
 800285e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002862:	9001      	str	r0, [sp, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f1a1 0404 	sub.w	r4, r1, #4
 800286a:	bfb8      	it	lt
 800286c:	18e4      	addlt	r4, r4, r3
 800286e:	f000 f8d3 	bl	8002a18 <__malloc_lock>
 8002872:	4a20      	ldr	r2, [pc, #128]	; (80028f4 <_free_r+0x9c>)
 8002874:	9801      	ldr	r0, [sp, #4]
 8002876:	6813      	ldr	r3, [r2, #0]
 8002878:	4615      	mov	r5, r2
 800287a:	b933      	cbnz	r3, 800288a <_free_r+0x32>
 800287c:	6063      	str	r3, [r4, #4]
 800287e:	6014      	str	r4, [r2, #0]
 8002880:	b003      	add	sp, #12
 8002882:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002886:	f000 b8cd 	b.w	8002a24 <__malloc_unlock>
 800288a:	42a3      	cmp	r3, r4
 800288c:	d90b      	bls.n	80028a6 <_free_r+0x4e>
 800288e:	6821      	ldr	r1, [r4, #0]
 8002890:	1862      	adds	r2, r4, r1
 8002892:	4293      	cmp	r3, r2
 8002894:	bf04      	itt	eq
 8002896:	681a      	ldreq	r2, [r3, #0]
 8002898:	685b      	ldreq	r3, [r3, #4]
 800289a:	6063      	str	r3, [r4, #4]
 800289c:	bf04      	itt	eq
 800289e:	1852      	addeq	r2, r2, r1
 80028a0:	6022      	streq	r2, [r4, #0]
 80028a2:	602c      	str	r4, [r5, #0]
 80028a4:	e7ec      	b.n	8002880 <_free_r+0x28>
 80028a6:	461a      	mov	r2, r3
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	b10b      	cbz	r3, 80028b0 <_free_r+0x58>
 80028ac:	42a3      	cmp	r3, r4
 80028ae:	d9fa      	bls.n	80028a6 <_free_r+0x4e>
 80028b0:	6811      	ldr	r1, [r2, #0]
 80028b2:	1855      	adds	r5, r2, r1
 80028b4:	42a5      	cmp	r5, r4
 80028b6:	d10b      	bne.n	80028d0 <_free_r+0x78>
 80028b8:	6824      	ldr	r4, [r4, #0]
 80028ba:	4421      	add	r1, r4
 80028bc:	1854      	adds	r4, r2, r1
 80028be:	42a3      	cmp	r3, r4
 80028c0:	6011      	str	r1, [r2, #0]
 80028c2:	d1dd      	bne.n	8002880 <_free_r+0x28>
 80028c4:	681c      	ldr	r4, [r3, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	6053      	str	r3, [r2, #4]
 80028ca:	4421      	add	r1, r4
 80028cc:	6011      	str	r1, [r2, #0]
 80028ce:	e7d7      	b.n	8002880 <_free_r+0x28>
 80028d0:	d902      	bls.n	80028d8 <_free_r+0x80>
 80028d2:	230c      	movs	r3, #12
 80028d4:	6003      	str	r3, [r0, #0]
 80028d6:	e7d3      	b.n	8002880 <_free_r+0x28>
 80028d8:	6825      	ldr	r5, [r4, #0]
 80028da:	1961      	adds	r1, r4, r5
 80028dc:	428b      	cmp	r3, r1
 80028de:	bf04      	itt	eq
 80028e0:	6819      	ldreq	r1, [r3, #0]
 80028e2:	685b      	ldreq	r3, [r3, #4]
 80028e4:	6063      	str	r3, [r4, #4]
 80028e6:	bf04      	itt	eq
 80028e8:	1949      	addeq	r1, r1, r5
 80028ea:	6021      	streq	r1, [r4, #0]
 80028ec:	6054      	str	r4, [r2, #4]
 80028ee:	e7c7      	b.n	8002880 <_free_r+0x28>
 80028f0:	b003      	add	sp, #12
 80028f2:	bd30      	pop	{r4, r5, pc}
 80028f4:	2000008c 	.word	0x2000008c

080028f8 <_malloc_r>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	1ccd      	adds	r5, r1, #3
 80028fc:	f025 0503 	bic.w	r5, r5, #3
 8002900:	3508      	adds	r5, #8
 8002902:	2d0c      	cmp	r5, #12
 8002904:	bf38      	it	cc
 8002906:	250c      	movcc	r5, #12
 8002908:	2d00      	cmp	r5, #0
 800290a:	4606      	mov	r6, r0
 800290c:	db01      	blt.n	8002912 <_malloc_r+0x1a>
 800290e:	42a9      	cmp	r1, r5
 8002910:	d903      	bls.n	800291a <_malloc_r+0x22>
 8002912:	230c      	movs	r3, #12
 8002914:	6033      	str	r3, [r6, #0]
 8002916:	2000      	movs	r0, #0
 8002918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800291a:	f000 f87d 	bl	8002a18 <__malloc_lock>
 800291e:	4921      	ldr	r1, [pc, #132]	; (80029a4 <_malloc_r+0xac>)
 8002920:	680a      	ldr	r2, [r1, #0]
 8002922:	4614      	mov	r4, r2
 8002924:	b99c      	cbnz	r4, 800294e <_malloc_r+0x56>
 8002926:	4f20      	ldr	r7, [pc, #128]	; (80029a8 <_malloc_r+0xb0>)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	b923      	cbnz	r3, 8002936 <_malloc_r+0x3e>
 800292c:	4621      	mov	r1, r4
 800292e:	4630      	mov	r0, r6
 8002930:	f000 f862 	bl	80029f8 <_sbrk_r>
 8002934:	6038      	str	r0, [r7, #0]
 8002936:	4629      	mov	r1, r5
 8002938:	4630      	mov	r0, r6
 800293a:	f000 f85d 	bl	80029f8 <_sbrk_r>
 800293e:	1c43      	adds	r3, r0, #1
 8002940:	d123      	bne.n	800298a <_malloc_r+0x92>
 8002942:	230c      	movs	r3, #12
 8002944:	6033      	str	r3, [r6, #0]
 8002946:	4630      	mov	r0, r6
 8002948:	f000 f86c 	bl	8002a24 <__malloc_unlock>
 800294c:	e7e3      	b.n	8002916 <_malloc_r+0x1e>
 800294e:	6823      	ldr	r3, [r4, #0]
 8002950:	1b5b      	subs	r3, r3, r5
 8002952:	d417      	bmi.n	8002984 <_malloc_r+0x8c>
 8002954:	2b0b      	cmp	r3, #11
 8002956:	d903      	bls.n	8002960 <_malloc_r+0x68>
 8002958:	6023      	str	r3, [r4, #0]
 800295a:	441c      	add	r4, r3
 800295c:	6025      	str	r5, [r4, #0]
 800295e:	e004      	b.n	800296a <_malloc_r+0x72>
 8002960:	6863      	ldr	r3, [r4, #4]
 8002962:	42a2      	cmp	r2, r4
 8002964:	bf0c      	ite	eq
 8002966:	600b      	streq	r3, [r1, #0]
 8002968:	6053      	strne	r3, [r2, #4]
 800296a:	4630      	mov	r0, r6
 800296c:	f000 f85a 	bl	8002a24 <__malloc_unlock>
 8002970:	f104 000b 	add.w	r0, r4, #11
 8002974:	1d23      	adds	r3, r4, #4
 8002976:	f020 0007 	bic.w	r0, r0, #7
 800297a:	1ac2      	subs	r2, r0, r3
 800297c:	d0cc      	beq.n	8002918 <_malloc_r+0x20>
 800297e:	1a1b      	subs	r3, r3, r0
 8002980:	50a3      	str	r3, [r4, r2]
 8002982:	e7c9      	b.n	8002918 <_malloc_r+0x20>
 8002984:	4622      	mov	r2, r4
 8002986:	6864      	ldr	r4, [r4, #4]
 8002988:	e7cc      	b.n	8002924 <_malloc_r+0x2c>
 800298a:	1cc4      	adds	r4, r0, #3
 800298c:	f024 0403 	bic.w	r4, r4, #3
 8002990:	42a0      	cmp	r0, r4
 8002992:	d0e3      	beq.n	800295c <_malloc_r+0x64>
 8002994:	1a21      	subs	r1, r4, r0
 8002996:	4630      	mov	r0, r6
 8002998:	f000 f82e 	bl	80029f8 <_sbrk_r>
 800299c:	3001      	adds	r0, #1
 800299e:	d1dd      	bne.n	800295c <_malloc_r+0x64>
 80029a0:	e7cf      	b.n	8002942 <_malloc_r+0x4a>
 80029a2:	bf00      	nop
 80029a4:	2000008c 	.word	0x2000008c
 80029a8:	20000090 	.word	0x20000090

080029ac <_realloc_r>:
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	4607      	mov	r7, r0
 80029b0:	4614      	mov	r4, r2
 80029b2:	460e      	mov	r6, r1
 80029b4:	b921      	cbnz	r1, 80029c0 <_realloc_r+0x14>
 80029b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80029ba:	4611      	mov	r1, r2
 80029bc:	f7ff bf9c 	b.w	80028f8 <_malloc_r>
 80029c0:	b922      	cbnz	r2, 80029cc <_realloc_r+0x20>
 80029c2:	f7ff ff49 	bl	8002858 <_free_r>
 80029c6:	4625      	mov	r5, r4
 80029c8:	4628      	mov	r0, r5
 80029ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029cc:	f000 f830 	bl	8002a30 <_malloc_usable_size_r>
 80029d0:	42a0      	cmp	r0, r4
 80029d2:	d20f      	bcs.n	80029f4 <_realloc_r+0x48>
 80029d4:	4621      	mov	r1, r4
 80029d6:	4638      	mov	r0, r7
 80029d8:	f7ff ff8e 	bl	80028f8 <_malloc_r>
 80029dc:	4605      	mov	r5, r0
 80029de:	2800      	cmp	r0, #0
 80029e0:	d0f2      	beq.n	80029c8 <_realloc_r+0x1c>
 80029e2:	4631      	mov	r1, r6
 80029e4:	4622      	mov	r2, r4
 80029e6:	f7ff ff0f 	bl	8002808 <memcpy>
 80029ea:	4631      	mov	r1, r6
 80029ec:	4638      	mov	r0, r7
 80029ee:	f7ff ff33 	bl	8002858 <_free_r>
 80029f2:	e7e9      	b.n	80029c8 <_realloc_r+0x1c>
 80029f4:	4635      	mov	r5, r6
 80029f6:	e7e7      	b.n	80029c8 <_realloc_r+0x1c>

080029f8 <_sbrk_r>:
 80029f8:	b538      	push	{r3, r4, r5, lr}
 80029fa:	4d06      	ldr	r5, [pc, #24]	; (8002a14 <_sbrk_r+0x1c>)
 80029fc:	2300      	movs	r3, #0
 80029fe:	4604      	mov	r4, r0
 8002a00:	4608      	mov	r0, r1
 8002a02:	602b      	str	r3, [r5, #0]
 8002a04:	f000 f81e 	bl	8002a44 <_sbrk>
 8002a08:	1c43      	adds	r3, r0, #1
 8002a0a:	d102      	bne.n	8002a12 <_sbrk_r+0x1a>
 8002a0c:	682b      	ldr	r3, [r5, #0]
 8002a0e:	b103      	cbz	r3, 8002a12 <_sbrk_r+0x1a>
 8002a10:	6023      	str	r3, [r4, #0]
 8002a12:	bd38      	pop	{r3, r4, r5, pc}
 8002a14:	200000e0 	.word	0x200000e0

08002a18 <__malloc_lock>:
 8002a18:	4801      	ldr	r0, [pc, #4]	; (8002a20 <__malloc_lock+0x8>)
 8002a1a:	f000 b811 	b.w	8002a40 <__retarget_lock_acquire_recursive>
 8002a1e:	bf00      	nop
 8002a20:	200000e8 	.word	0x200000e8

08002a24 <__malloc_unlock>:
 8002a24:	4801      	ldr	r0, [pc, #4]	; (8002a2c <__malloc_unlock+0x8>)
 8002a26:	f000 b80c 	b.w	8002a42 <__retarget_lock_release_recursive>
 8002a2a:	bf00      	nop
 8002a2c:	200000e8 	.word	0x200000e8

08002a30 <_malloc_usable_size_r>:
 8002a30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a34:	1f18      	subs	r0, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	bfbc      	itt	lt
 8002a3a:	580b      	ldrlt	r3, [r1, r0]
 8002a3c:	18c0      	addlt	r0, r0, r3
 8002a3e:	4770      	bx	lr

08002a40 <__retarget_lock_acquire_recursive>:
 8002a40:	4770      	bx	lr

08002a42 <__retarget_lock_release_recursive>:
 8002a42:	4770      	bx	lr

08002a44 <_sbrk>:
 8002a44:	4b04      	ldr	r3, [pc, #16]	; (8002a58 <_sbrk+0x14>)
 8002a46:	6819      	ldr	r1, [r3, #0]
 8002a48:	4602      	mov	r2, r0
 8002a4a:	b909      	cbnz	r1, 8002a50 <_sbrk+0xc>
 8002a4c:	4903      	ldr	r1, [pc, #12]	; (8002a5c <_sbrk+0x18>)
 8002a4e:	6019      	str	r1, [r3, #0]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	4402      	add	r2, r0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	4770      	bx	lr
 8002a58:	20000094 	.word	0x20000094
 8002a5c:	200000f0 	.word	0x200000f0

08002a60 <_init>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr

08002a6c <_fini>:
 8002a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a6e:	bf00      	nop
 8002a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a72:	bc08      	pop	{r3}
 8002a74:	469e      	mov	lr, r3
 8002a76:	4770      	bx	lr
