Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\UART_Alone\UART_Alone_v2_Tx_Rx\UART.qsys --block-symbol-file --output-directory=C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\UART_Alone\UART_Alone_v2_Tx_Rx\UART --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading UART_Alone_v2_Tx_Rx/UART.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\UART_Alone\UART_Alone_v2_Tx_Rx\UART.qsys --synthesis=VERILOG --output-directory=C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\UART_Alone\UART_Alone_v2_Tx_Rx\UART\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading UART_Alone_v2_Tx_Rx/UART.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART: Generating UART "UART" for QUARTUS_SYNTH
Info: UART: Done "UART" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
