$date
	Fri Aug 23 09:35:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ro_top_tb $end
$var wire 8 ! d_out_tb [7:0] $end
$var reg 1 " clk_tb $end
$var reg 1 # en_tb $end
$scope module ro_top_I $end
$var wire 1 " clk $end
$var wire 8 $ d_out [7:0] $end
$var wire 1 # en $end
$var wire 8 % xor_out [7:0] $end
$var wire 16 & ro_out [15:0] $end
$var parameter 32 ' SIZE $end
$var reg 8 ( d_out_internal [7:0] $end
$scope begin genblk1[0] $end
$var parameter 2 ) i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 * ro_out $end
$var wire 3 + interm_wires [2:0] $end
$var parameter 32 , SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 - i $end
$scope module n $end
$var wire 1 . a $end
$var wire 1 / inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 0 i $end
$scope module n $end
$var wire 1 1 a $end
$var wire 1 2 inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 3 ro_out $end
$var wire 5 4 interm_wires [4:0] $end
$var parameter 32 5 SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 6 i $end
$scope module n $end
$var wire 1 7 a $end
$var wire 1 8 inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 9 i $end
$scope module n $end
$var wire 1 : a $end
$var wire 1 ; inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 < i $end
$scope module n $end
$var wire 1 = a $end
$var wire 1 > inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 ? i $end
$scope module n $end
$var wire 1 @ a $end
$var wire 1 A inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 B i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 C ro_out $end
$var wire 3 D interm_wires [2:0] $end
$var parameter 32 E SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 F i $end
$scope module n $end
$var wire 1 G a $end
$var wire 1 H inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 I i $end
$scope module n $end
$var wire 1 J a $end
$var wire 1 K inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 L ro_out $end
$var wire 5 M interm_wires [4:0] $end
$var parameter 32 N SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 O i $end
$scope module n $end
$var wire 1 P a $end
$var wire 1 Q inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 R i $end
$scope module n $end
$var wire 1 S a $end
$var wire 1 T inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 U i $end
$scope module n $end
$var wire 1 V a $end
$var wire 1 W inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 X i $end
$scope module n $end
$var wire 1 Y a $end
$var wire 1 Z inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 [ i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 \ ro_out $end
$var wire 3 ] interm_wires [2:0] $end
$var parameter 32 ^ SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 _ i $end
$scope module n $end
$var wire 1 ` a $end
$var wire 1 a inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 b i $end
$scope module n $end
$var wire 1 c a $end
$var wire 1 d inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 e ro_out $end
$var wire 5 f interm_wires [4:0] $end
$var parameter 32 g SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 h i $end
$scope module n $end
$var wire 1 i a $end
$var wire 1 j inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 k i $end
$scope module n $end
$var wire 1 l a $end
$var wire 1 m inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 n i $end
$scope module n $end
$var wire 1 o a $end
$var wire 1 p inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 q i $end
$scope module n $end
$var wire 1 r a $end
$var wire 1 s inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 t i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 u ro_out $end
$var wire 3 v interm_wires [2:0] $end
$var parameter 32 w SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 x i $end
$scope module n $end
$var wire 1 y a $end
$var wire 1 z inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 { i $end
$scope module n $end
$var wire 1 | a $end
$var wire 1 } inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 ~ ro_out $end
$var wire 5 !" interm_wires [4:0] $end
$var parameter 32 "" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 #" i $end
$scope module n $end
$var wire 1 $" a $end
$var wire 1 %" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 &" i $end
$scope module n $end
$var wire 1 '" a $end
$var wire 1 (" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 )" i $end
$scope module n $end
$var wire 1 *" a $end
$var wire 1 +" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 ," i $end
$scope module n $end
$var wire 1 -" a $end
$var wire 1 ." inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 /" i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 0" ro_out $end
$var wire 3 1" interm_wires [2:0] $end
$var parameter 32 2" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 3" i $end
$scope module n $end
$var wire 1 4" a $end
$var wire 1 5" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 6" i $end
$scope module n $end
$var wire 1 7" a $end
$var wire 1 8" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 9" ro_out $end
$var wire 5 :" interm_wires [4:0] $end
$var parameter 32 ;" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 <" i $end
$scope module n $end
$var wire 1 =" a $end
$var wire 1 >" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 ?" i $end
$scope module n $end
$var wire 1 @" a $end
$var wire 1 A" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 B" i $end
$scope module n $end
$var wire 1 C" a $end
$var wire 1 D" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 E" i $end
$scope module n $end
$var wire 1 F" a $end
$var wire 1 G" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 H" i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 I" ro_out $end
$var wire 3 J" interm_wires [2:0] $end
$var parameter 32 K" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 L" i $end
$scope module n $end
$var wire 1 M" a $end
$var wire 1 N" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 O" i $end
$scope module n $end
$var wire 1 P" a $end
$var wire 1 Q" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 R" ro_out $end
$var wire 5 S" interm_wires [4:0] $end
$var parameter 32 T" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 U" i $end
$scope module n $end
$var wire 1 V" a $end
$var wire 1 W" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 X" i $end
$scope module n $end
$var wire 1 Y" a $end
$var wire 1 Z" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 [" i $end
$scope module n $end
$var wire 1 \" a $end
$var wire 1 ]" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 ^" i $end
$scope module n $end
$var wire 1 _" a $end
$var wire 1 `" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 a" i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 b" ro_out $end
$var wire 3 c" interm_wires [2:0] $end
$var parameter 32 d" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 e" i $end
$scope module n $end
$var wire 1 f" a $end
$var wire 1 g" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 h" i $end
$scope module n $end
$var wire 1 i" a $end
$var wire 1 j" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 k" ro_out $end
$var wire 5 l" interm_wires [4:0] $end
$var parameter 32 m" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 n" i $end
$scope module n $end
$var wire 1 o" a $end
$var wire 1 p" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 q" i $end
$scope module n $end
$var wire 1 r" a $end
$var wire 1 s" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 t" i $end
$scope module n $end
$var wire 1 u" a $end
$var wire 1 v" inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 w" i $end
$scope module n $end
$var wire 1 x" a $end
$var wire 1 y" inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 z" i $end
$scope module ro_1 $end
$var wire 1 # en $end
$var wire 1 {" ro_out $end
$var wire 3 |" interm_wires [2:0] $end
$var parameter 32 }" SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 ~" i $end
$scope module n $end
$var wire 1 !# a $end
$var wire 1 "# inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 ## i $end
$scope module n $end
$var wire 1 $# a $end
$var wire 1 %# inversedA $end
$upscope $end
$upscope $end
$upscope $end
$scope module ro_2 $end
$var wire 1 # en $end
$var wire 1 &# ro_out $end
$var wire 5 '# interm_wires [4:0] $end
$var parameter 32 (# SIZE $end
$scope begin genblk1[1] $end
$var parameter 2 )# i $end
$scope module n $end
$var wire 1 *# a $end
$var wire 1 +# inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 ,# i $end
$scope module n $end
$var wire 1 -# a $end
$var wire 1 .# inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 /# i $end
$scope module n $end
$var wire 1 0# a $end
$var wire 1 1# inversedA $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 2# i $end
$scope module n $end
$var wire 1 3# a $end
$var wire 1 4# inversedA $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 2#
b11 /#
b10 ,#
b1 )#
b10 (#
b10 ##
b1 ~"
b1 }"
b111 z"
b100 w"
b11 t"
b10 q"
b1 n"
b10 m"
b10 h"
b1 e"
b1 d"
b110 a"
b100 ^"
b11 ["
b10 X"
b1 U"
b10 T"
b10 O"
b1 L"
b1 K"
b101 H"
b100 E"
b11 B"
b10 ?"
b1 <"
b10 ;"
b10 6"
b1 3"
b1 2"
b100 /"
b100 ,"
b11 )"
b10 &"
b1 #"
b10 ""
b10 {
b1 x
b1 w
b11 t
b100 q
b11 n
b10 k
b1 h
b10 g
b10 b
b1 _
b1 ^
b10 [
b100 X
b11 U
b10 R
b1 O
b10 N
b10 I
b1 F
b1 E
b1 B
b100 ?
b11 <
b10 9
b1 6
b10 5
b10 0
b1 -
b1 ,
b0 )
b1000 '
$end
#0
$dumpvars
14#
03#
01#
10#
1.#
0-#
0+#
1*#
b10101 '#
1&#
1%#
0$#
0"#
1!#
b101 |"
1{"
1y"
0x"
0v"
1u"
1s"
0r"
0p"
1o"
b10101 l"
1k"
1j"
0i"
0g"
1f"
b101 c"
1b"
1`"
0_"
0]"
1\"
1Z"
0Y"
0W"
1V"
b10101 S"
1R"
1Q"
0P"
0N"
1M"
b101 J"
1I"
1G"
0F"
0D"
1C"
1A"
0@"
0>"
1="
b10101 :"
19"
18"
07"
05"
14"
b101 1"
10"
1."
0-"
0+"
1*"
1("
0'"
0%"
1$"
b10101 !"
1~
1}
0|
0z
1y
b101 v
1u
1s
0r
0p
1o
1m
0l
0j
1i
b10101 f
1e
1d
0c
0a
1`
b101 ]
1\
1Z
0Y
0W
1V
1T
0S
0Q
1P
b10101 M
1L
1K
0J
0H
1G
b101 D
1C
1A
0@
0>
1=
1;
0:
08
17
b10101 4
13
12
01
0/
1.
b101 +
1*
bx (
b1111111111111111 &
b0 %
bx $
0#
0"
bx !
$end
#10
b0 !
b0 $
b0 (
1"
#20
0"
#30
