acom -reorder -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Warning: FSM2HDL_4091 fsm_convol.asf : Registered output port "dato_salida_sync" is not used in any state machine.
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3006 fsm_convol.asf : Not connected transition
# HDL code generation completed. 1 error(s), 1 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Warning: FSM2HDL_4091 fsm_convol.asf : Registered output port "dato_salida_sync" is not used in any state machine.
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation completed. 0 error(s), 1 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => fsm_convol
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (87, 12): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (97, 6): Unknown identifier "dato_sal_sync".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (97, 6): Cannot find object declaration.
# Error: COMP96_0083: fsm_convol.asf(fsm_convol.vhd) : (95, 10): The type of a choice expression does not match the case expression.
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (107, 4): Unknown identifier "dato_sal_sync".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (107, 4): Cannot find object declaration.
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (108, 14): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (114, 6): Unknown identifier "incrementer".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (114, 6): Cannot find object declaration.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Warning: FSM2HDL_4091 fsm_convol.asf : Registered output port "dato_salida_sync" is not used in any state machine.
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation completed. 0 error(s), 1 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (97, 6): Unknown identifier "dato_sal_sync".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (97, 6): Cannot find object declaration.
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (107, 4): Unknown identifier "dato_sal_sync".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (107, 4): Cannot find object declaration.
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (114, 6): Unknown identifier "incrementer".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (114, 6): Cannot find object declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
