// Seed: 2026115449
macromodule module_0;
  string id_2;
  assign id_2 = id_2;
  initial id_2 = "";
  wire id_3;
  id_4(
      1
  );
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_11 :
  assert property (@(posedge id_10 or posedge 1 or posedge 1'b0) 1 < (id_8))
  else;
  module_0();
endmodule
