\doxysubsubsubsection{Reset Flag}
\hypertarget{group__RCC__Reset__Flag}{}\label{group__RCC__Reset__Flag}\index{Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga232f308c4f2a42997bcc6162bb5de858}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+OBL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga8a890f11dcae190ec20399067b04823d}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PIN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_gaf63d6ab8f0c7a5eec256cc272dd2312c}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PWR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_gaf754df3abd84787d19f9bc4eba1ef019}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+SW}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga663274bf9c9f94283e47244ed59e43c6}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+IWDG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+WWDG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga25818109b4eec0684920b3b72da2240b}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+LPWR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}
\item 
\#define \mbox{\hyperlink{group__RCC__Reset__Flag_ga08aff0dde599d99aa2b055fce93234fe}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+ALL}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__Reset__Flag_ga08aff0dde599d99aa2b055fce93234fe}\label{group__RCC__Reset__Flag_ga08aff0dde599d99aa2b055fce93234fe} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_ALL@{RCC\_RESET\_FLAG\_ALL}}
\index{RCC\_RESET\_FLAG\_ALL@{RCC\_RESET\_FLAG\_ALL}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_ALL}{RCC\_RESET\_FLAG\_ALL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+ALL}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group__RCC__Reset__Flag_ga232f308c4f2a42997bcc6162bb5de858}{RCC\_RESET\_FLAG\_OBL}}\ |\ \mbox{\hyperlink{group__RCC__Reset__Flag_ga8a890f11dcae190ec20399067b04823d}{RCC\_RESET\_FLAG\_PIN}}\ |\ \mbox{\hyperlink{group__RCC__Reset__Flag_gaf63d6ab8f0c7a5eec256cc272dd2312c}{RCC\_RESET\_FLAG\_PWR}}\ |\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Reset__Flag_gaf754df3abd84787d19f9bc4eba1ef019}{RCC\_RESET\_FLAG\_SW}}\ |\ \mbox{\hyperlink{group__RCC__Reset__Flag_ga663274bf9c9f94283e47244ed59e43c6}{RCC\_RESET\_FLAG\_IWDG}}\ |\ \mbox{\hyperlink{group__RCC__Reset__Flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6}{RCC\_RESET\_FLAG\_WWDG}}\ |\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Reset__Flag_ga25818109b4eec0684920b3b72da2240b}{RCC\_RESET\_FLAG\_LPWR}})}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00076}{76}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_ga663274bf9c9f94283e47244ed59e43c6}\label{group__RCC__Reset__Flag_ga663274bf9c9f94283e47244ed59e43c6} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_IWDG@{RCC\_RESET\_FLAG\_IWDG}}
\index{RCC\_RESET\_FLAG\_IWDG@{RCC\_RESET\_FLAG\_IWDG}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_IWDG}{RCC\_RESET\_FLAG\_IWDG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+IWDG~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}}

Independent Watchdog reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_ga25818109b4eec0684920b3b72da2240b}\label{group__RCC__Reset__Flag_ga25818109b4eec0684920b3b72da2240b} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_LPWR@{RCC\_RESET\_FLAG\_LPWR}}
\index{RCC\_RESET\_FLAG\_LPWR@{RCC\_RESET\_FLAG\_LPWR}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_LPWR}{RCC\_RESET\_FLAG\_LPWR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+LPWR~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}}

Low power reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_ga232f308c4f2a42997bcc6162bb5de858}\label{group__RCC__Reset__Flag_ga232f308c4f2a42997bcc6162bb5de858} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_OBL@{RCC\_RESET\_FLAG\_OBL}}
\index{RCC\_RESET\_FLAG\_OBL@{RCC\_RESET\_FLAG\_OBL}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_OBL}{RCC\_RESET\_FLAG\_OBL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+OBL~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}}

Option Byte Loader reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_ga8a890f11dcae190ec20399067b04823d}\label{group__RCC__Reset__Flag_ga8a890f11dcae190ec20399067b04823d} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_PIN@{RCC\_RESET\_FLAG\_PIN}}
\index{RCC\_RESET\_FLAG\_PIN@{RCC\_RESET\_FLAG\_PIN}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_PIN}{RCC\_RESET\_FLAG\_PIN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PIN~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}}

PIN reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_gaf63d6ab8f0c7a5eec256cc272dd2312c}\label{group__RCC__Reset__Flag_gaf63d6ab8f0c7a5eec256cc272dd2312c} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_PWR@{RCC\_RESET\_FLAG\_PWR}}
\index{RCC\_RESET\_FLAG\_PWR@{RCC\_RESET\_FLAG\_PWR}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_PWR}{RCC\_RESET\_FLAG\_PWR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PWR~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF}}}

BOR or POR/\+PDR reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00071}{71}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_gaf754df3abd84787d19f9bc4eba1ef019}\label{group__RCC__Reset__Flag_gaf754df3abd84787d19f9bc4eba1ef019} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_SW@{RCC\_RESET\_FLAG\_SW}}
\index{RCC\_RESET\_FLAG\_SW@{RCC\_RESET\_FLAG\_SW}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_SW}{RCC\_RESET\_FLAG\_SW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+SW~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}}

Software Reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Reset__Flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6}\label{group__RCC__Reset__Flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6} 
\index{Reset Flag@{Reset Flag}!RCC\_RESET\_FLAG\_WWDG@{RCC\_RESET\_FLAG\_WWDG}}
\index{RCC\_RESET\_FLAG\_WWDG@{RCC\_RESET\_FLAG\_WWDG}!Reset Flag@{Reset Flag}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RESET\_FLAG\_WWDG}{RCC\_RESET\_FLAG\_WWDG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+WWDG~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}}

Window watchdog reset flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

