INFO-FLOW: Workspace D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution opened at Sun Aug 01 19:33:33 +1000 2021
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 0.29 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.101 sec.
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.139 sec.
Command         ap_source done; 0.139 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.173 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.576 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute       is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute       is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.175 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.944 sec.
Execute     cleanup_all 
