/*! \file ccspi.c
  \author Travis Goodspeed
  \brief Chipcon SPI Register Interface

  Unfortunately, there is very little similarity between the CC2420
  and the CC2500, to name just two of the myriad of Chipcon SPI
  radios.  Auto-detection will be a bit difficult, but more to the
  point, all high level functionality must be moved into the client.
*/

//Higher level left to client application.

#include "platform.h"
#include "command.h"
#include <stdlib.h> //added for itoa

#include "ccspi.h"
#include "spi.h"

//! Handles a Chipcon SPI command.
void ccspi_handle_fn( uint8_t const app,
		      uint8_t const verb,
		      uint32_t const len);

// define the ccspi app's app_t
app_t const ccspi_app = {

	/* app number */
	CCSPI,

	/* handle fn */
	ccspi_handle_fn,

	/* name */
	"CCSPI",

	/* desc */
	"\tThe CCSPI app adds support for the Chipcon SPI register\n"
	"\tinterface. Unfortunately, there is very little similarity\n"
	"\tbetween the CC2420 and the CC2500, to name just two of the\n"
	"\tmyriad of Chipcon SPI radios.  Auto-detection will be a bit\n"
	"\tdifficult, but more to the point, all high level functionality\n"
	"\tmust be moved into the client.\n"
};

//! Set up the pins for CCSPI mode.
void ccspisetup(){
  SPIDIR&=~MISO;
  SPIDIR|=MOSI+SCK;
  DIRSS;
  DIRCE;

  //P4OUT|=BIT5; //activate CC2420 voltage regulator
  msdelay(100);

  //Reset the CC2420.
  /*P4OUT&=~BIT6; FIXME Does the new code work on Z1 and Telosb?
    P4OUT|=BIT6;*/ 
  CLRCE;
  SETCE;

  //Begin a new transaction.
  CLRSS;
  SETSS;
}

//! Read and write an CCSPI byte.
u8 ccspitrans8(u8 byte){
  register unsigned int bit;
  //This function came from the CCSPI Wikipedia article.
  //Minor alterations.

  for (bit = 0; bit < 8; bit++) {
    /* write MOSI on trailing edge of previous clock */
    if (byte & 0x80)
      SETMOSI;
    else
      CLRMOSI;
    byte <<= 1;

    SETCLK;

    /* read MISO on trailing edge */
    byte |= READMISO;
    CLRCLK;
  }

  return byte;
}

int ccspi_tx(u8 *data, int len) {
#ifdef FIFOP
    int i;

    //Wait for last packet to TX.
    //while(ccspi_status()&BIT3);
    
    //Flush TX buffer.
    CLRSS;
    ccspitrans8(0x09); //SFLUSHTX
    SETSS;
    

    //Load the packet.
    CLRSS;
    ccspitrans8(CCSPI_TXFIFO);
    for(i=0;i<len;i++)
      ccspitrans8(data[i]);
    SETSS;

    //Transmit the packet.
    CLRSS;
    ccspitrans8(0x04); //STXON
    SETSS;

    //Wait for the pulse on SFD, after which the packet has been sent.
    while(!SFD);
    while(SFD);
    
    return 0;
#else
    debugstr("Can't TX a packet with SFD and FIFOP definitions.");
    txdata(app,NOK,0);
    return 1;
#endif
}

int ccspi_rx(u16 timeout, u8 *pkt, u16 pktsize) {
#ifdef FIFOP
    u8 len;
    u8 packet_ready = 0;
    int i;

    if (!pktsize) {
        return -2;
    }

    //Has there been an overflow?
    if((!FIFO)&&FIFOP){
      debugstr("Clearing overflow");
      CLRSS;
      ccspitrans8(0x08); //SFLUSHRX
      ccspitrans8(0x08); //SFLUSHRX
      SETSS;
      return -3;
    }
    
    packet_ready = FIFOP && FIFO;
    while (timeout--) {
        if (packet_ready) {
            break;
        }
        msdelay(1);
        packet_ready = FIFOP && FIFO;
    }

    if (!packet_ready) {
        return -4;
    }

    //Wait for completion.
    while(SFD);
    
    //Get the packet.
    CLRSS;
    ccspitrans8(CCSPI_RXFIFO | 0x40);
    //ccspitrans8(0x3F|0x40);
    len = (pkt[0] = ccspitrans8(0x00)) & 0x7f;

    /* This reads too far on some CC2420 revisions, but on others it
	orks fine.  It probably has to do with whether FIFO drops
	efore or after the SPI clocking.
	
	 software fix is to reset the CC2420 between packets.  This
	orks, but a better solution is desired.
    */
    for (i=1; FIFO && i<len+1 && i < pktsize; i++){
        pkt[i] = ccspitrans8(0x00);
    }
    
    SETSS;
    return i;
#else
    debugstr("Can't RX a packet with SFD and FIFOP definitions.");
    return -5;
#endif
}


//! Reflexively jam on the present channel.
void ccspireflexjam(u16 delay){
  unsigned long i;
  #if defined(FIFOP) && defined(SFD) && defined(FIFO) && defined(PLED2DIR) && defined(PLED2PIN) && defined(PLED2OUT)
  
  prep_timer();
  debugstr("Reflex jamming until reset.");
  debughex(delay);
  txdata(CCSPI,CCSPI_REFLEX,1);  //Let the client continue its business.
  while(1) {
    //Wait until a packet is received
    while(!SFD){
      //Has there been an overflow in the RX buffer?
      if((!FIFO)&&FIFOP){
	//debugstr("Clearing RX overflow");
	CLRSS;
	ccspitrans8(0x08); //SFLUSHRX
	SETSS;
      }
    }
    //Turn on LED 2 (green) as signal
    PLED2DIR |= PLED2PIN;
    PLED2OUT &= ~PLED2PIN;
    
    
    
    //Wait a few us to send it.
    delay_us(delay);

    //Transmit the packet.
    CLRSS;
    ccspitrans8(0x04);
    SETSS;
    
    
    //Load the next jamming packet.
    //Note: attempts to preload this actually slowed the jam time down from 7 to 9 bytes.
    CLRSS;
    ccspitrans8(CCSPI_TXFIFO);
    char pkt[5] = {0x05, 0, 0, 0, 0};
    //char pkt[15] = {0x0f, 0x01, 0x08, 0x82, 0xff, 0xff, 0xff, 0xff, 0xde, 0xad, 0xbe, 0xef, 0xba, 0xbe, 0xc0};
    //char pkt[12] = {0x0c, 0x01, 0x08, 0x82, 0xff, 0xff, 0xff, 0xff, 0xde, 0xad, 0xbe, 0xef};
    for(i=0;i<pkt[0];i++)
      ccspitrans8(pkt[i]);
    SETSS;
    
    //* I think this might be unnecessary.
    //msdelay(100+delay);      //Instead of waiting for pulse on SFD
    //delay_ms(1);
    //Flush TX buffer.
    CLRSS;
    ccspitrans8(0x09); //SFLUSHTX
    SETSS;
    
    
    //Turn off LED 2 (green) as signal
    PLED2DIR |= PLED2PIN;
    PLED2OUT |= PLED2PIN;
  }
#else
  debugstr("Can't reflexively jam without SFD, FIFO, FIFOP, and P2LEDx definitions - try using telosb platform.");
  txdata(CCSPI,NOK,0);
#endif
}

//! Writes bytes into the CC2420's RAM.  Untested.
void ccspi_pokeram(u16 addr, u8 *data, int len){
  CLRSS;
  //Begin with the start address.
  ccspitrans8(0x80 | (addr & 0x7F)); 
  ccspitrans8(((addr>>1)&0xC0) // MSBits are high bits of 9-bit address.
	                       // Read/!Write bit should be clear to write.
	      );
  
  //Data goes here.
  while(len--)
    ccspitrans8(*data++);
  
  SETSS;
}

//! Read bytes from the CC2420's RAM.  Untested.
void ccspi_peekram(u16 addr, u8 *data, u16 len){
  CLRSS;
  
  //Begin with the start address.
  ccspitrans8(0x80 | (addr & 0x7F));
  ccspitrans8(((addr>>1)&0xC0) // MSBits are high bits of 9-bit address.
	      | BIT5           // Read/!Write bit should be set to read.
	      ); 
  
  //Data goes here.
  while(len--)
    *data++=ccspitrans8(0);
  
  SETSS;
}

//! Updates the Nonce's sequence number.
void ccspi_updaterxnonce(u32 seq){
  
}

//! Writes a register
u8 ccspi_regwrite(u8 reg, const u8 *buf, int len){
  CLRSS;

  reg=ccspitrans8(reg);
  while(len--)
    ccspitrans8(*buf++);

  SETSS;
  return reg;//status
}
//! Reads a register
u8 ccspi_regread(u8 reg, u8 *buf, int len){
  CLRSS;

  reg=ccspitrans8(reg);
  while(len--)
    *buf++=ccspitrans8(0);

  SETSS;
  return reg;//status
}

//! Handles a Chipcon SPI command.
void ccspi_handle_fn( uint8_t const app,
		      uint8_t const verb,
		      uint32_t const len){
  unsigned long i;
  u8 j;
  u16 timeout;
  int ret;

  switch(verb){
  case PEEK:
    cmddata[0]|=0x40; //Set the read bit.
    //DO NOT BREAK HERE.
  case READ:
  case WRITE:
  case POKE:
    CLRSS; //Drop !SS to begin transaction.
    j=cmddata[0];//Backup address.
    for(i=0;i<len;i++)
      cmddata[i]=ccspitrans8(cmddata[i]);
    SETSS;  //Raise !SS to end transaction.
    cmddata[0]=j&~0x40;//Restore address.
    txdata(app,verb,len);
    break;
  case SETUP:
    ccspisetup();
    txdata(app,verb,0);
    break;
  case CCSPI_PEEK_RAM:
    i=cmddataword[1]; // Backup length.
    ccspi_peekram(cmddataword[0], // First word is the address.
		   cmddata,        // Return in the same buffer.
		   cmddataword[1]  // Second word is the length.
		   );
    txdata(app,verb,i);
    break;
  case CCSPI_POKE_RAM:
    ccspi_pokeram(cmddataword[0], //First word is address
		  cmddata+2,      //Remainder of buffer is dat.
		  len-2           //Length implied by packet length.
		  );
    txdata(app,verb,0);
    break;
  case CCSPI_REPEAT_RX:

    /* CCSPI_REPEAT_RX repeatedly requests new packets, forwarding
       them to the server without waiting for the next request.  This
       allows for sniffing of packets that would otherwise overflow
       the buffer.
    */

    //debugstr("Looping CCSPI_RX.");
    
    //Loop forever in RX mode.
    while(1){
      ccspi_handle_fn(app,CCSPI_RX,0);
    }
    break;
  case CCSPI_RX:
      ret = ccspi_rx(0, cmddata, 0x80);
      if (0 > ret) {
          txdata(app,NOK,0);
      } else {
        
        // Potentially useless but I didn't know...
        if(cmddata[0]&0x80 || cmddata[0]==0) ret=0;
        
        txdata(app,verb,ret);
      }
      break;
  case CCSPI_RXDEC:
#ifdef FIFOP
    //Has there been an overflow?
    if((!FIFO)&&FIFOP){
      debugstr("Clearing overflow");
      CLRSS;
      ccspitrans8(0x08); //SFLUSHRX
      SETSS;
      txdata(app,verb,0); //no packet
      return;
    }

    //Is there a packet?
    if(FIFOP&&FIFO){
      //Wait for completion.
      while(SFD);
      
      CLRSS;
      ccspitrans8(CCSPI_RXFIFO | 0x40);
      // Grab the length.
      cmddata[0]=ccspitrans8(0x00);
      
      //Read the header first.
      for(i=1;i<cmddata[0]+1 && i<0x11;i++)
        cmddata[i]=ccspitrans8(0x00);
      SETSS;
      
      //Is the frame encrypted?
      if(cmddata[1]&BIT3){
	//Copy the sequence number to the Nonce.
	
	
	//Decrypt the rest of the packet.
	CLRSS; ccspitrans8(CCSPI_SRXDEC); SETSS;
	
	//Wait for decryption to complete.
	while(!FIFO);
      
      }
      
      
      //Get the packet, which is now decrypted in position.
      CLRSS;
      ccspitrans8(CCSPI_RXFIFO | 0x40);
      //ccspitrans8(0x3F|0x40);
      
      
      /* This reads too far on some CC2420 revisions, but on others it
	 works fine.  It probably has to do with whether FIFO drops
	 before or after the SPI clocking.
	 
	 A software fix is to reset the CC2420 between packets.  This
	 works, but a better solution is desired.
      */
      for(;i<cmddata[0]+1;i++)
        cmddata[i]=ccspitrans8(0x00);
      SETSS;
      
      //Only forward a packet if the length is legal.
      if(cmddata[0]&0x80) i=0;
      txdata(app,verb,i);
    }else{
      //No packet.
      txdata(app,verb,0);
    }
#else
    debugstr("Can't RX a packet with SFD and FIFOP definitions.");
    txdata(app,NOK,0);
#endif
    break;
  case CCSPI_RX_FLUSH:
    //Flush the buffer.
    CLRSS;
    ccspitrans8(CCSPI_SFLUSHRX);
    SETSS;

    txdata(app,verb,0);
    break;

  case CCSPI_REFLEX:
    ccspireflexjam(len?cmddataword[0]:0);
    break;

  case CCSPI_REFLEX_AUTOACK:
#if defined(FIFOP) && defined(SFD) && defined(FIFO) && defined(PLED2DIR) && defined(PLED2PIN) && defined(PLED2OUT)
    //txdata(app, verb, 1);
    debugstr("AutoACK");
    char byte[4];
    while(1) {
        //Has there been an overflow in the RX buffer?
        if((!FIFO)&&FIFOP){
          //debugstr("Clearing overflow");
          CLRSS;
          ccspitrans8(0x08); //SFLUSHRX
          SETSS;
        }

        //Wait until a packet is received
        while(!SFD);
        //Turn on LED 2 (green) as signal
	    PLED2DIR |= PLED2PIN;
	    PLED2OUT &= ~PLED2PIN;

        //Put radio in TX mode
        //Note: Not doing this slows down jamming, so can't jam short packets.
        //      However, if we do this, it seems to mess up our RXFIFO ability.
        //CLRSS;
        //ccspitrans8(0x04);
        //SETSS;
        //Load the jamming packet
        CLRSS;
        ccspitrans8(CCSPI_TXFIFO);
        char pkt[7] = {0x07, 0x01, 0x08, 0xff, 0xff, 0xff, 0xff};
        for(i=0;i<pkt[0];i++)
          ccspitrans8(pkt[i]);
        SETSS;
        //Transmit the jamming packet
        CLRSS;
        ccspitrans8(0x04);  //STXON
        SETSS;
        msdelay(200);       //Instead of examining SFD line status
        //Flush TX buffer.
        CLRSS;
        ccspitrans8(0x09);  //SFLUSHTX
        SETSS;

        //Get the orignally received packet, up to the seqnum field.
        CLRSS;
        ccspitrans8(CCSPI_RXFIFO | 0x40);
        for(i=0;i<4;i++)
            cmddata[i]=ccspitrans8(0xde);
        SETSS;
        //Flush RX buffer.
        CLRSS;
        ccspitrans8(0x08); //SFLUSHRX
        SETSS;
        //Send the sequence number of the jammed packet back to the client
        //itoa(cmddata[3], byte, 16);
        //debugstr(byte);
        //txdata(app,verb,cmddata[3]);

        //TODO turn on AUTOCRC for it to apply to the TX???
        //     this may overcome issues of bad crc / length issues?
        //mdmctrl0 (0x11) register set bit 5 to true.

        //Create the forged ACK packet
        cmddata[0] = 6;     //length of ack frame plus length
        cmddata[1] = 0x02;  //first byte of FCF
        cmddata[2] = 0x00;  //second byte of FCF
        //[3] is already filled with the sequence number
        int crc = 0;
        for(i=1;i<4;i++) {
            int c = cmddata[i];
            int q = (crc ^ c) & 15;   		//Do low-order 4 bits
            crc = (crc / 16) ^ (q * 4225);
            q = (crc ^ (c / 16)) & 15;		//And high 4 bits
            crc = (crc / 16) ^ (q * 4225);
        }
        cmddata[4] = crc & 0xFF;
        cmddata[5] = (crc >> 8) & 0xFF;

        for(i=0;i<cmddata[0];i++) {
            itoa(cmddata[i], byte, 16);
            debugstr(byte);
        }
        //Load the forged ACK packet
        CLRSS;
        ccspitrans8(CCSPI_TXFIFO);
        for(i=0;i<cmddata[0];i++)
          ccspitrans8(cmddata[i]);
        SETSS;
        //Transmit the forged ACK packet
        while(SFD);
        CLRSS;
        ccspitrans8(0x04);  //STXON
        SETSS;
        msdelay(200);       //TODO try doing this based on SFD line status instead
        //Flush TX buffer
        CLRSS;
        ccspitrans8(0x09);  //SFLUSHTX
        SETSS;

        //TODO disable AUTOCRC here again to go back to promiscous mode

        //Turn off LED 2 (green) as signal
	PLED2DIR |= PLED2PIN;
	PLED2OUT |= PLED2PIN;
    }
    //TODO the firmware stops staying in this mode after a while, and stops jamming... need to find a fix.
#else
    debugstr("Can't reflexively jam without SFD, FIFO, FIFOP, and P2LEDx definitions - try using telosb platform.");
    txdata(app,NOK,0);
#endif
    break;

  case CCSPI_TX_FLUSH:
    //Flush the buffer.
    CLRSS;
    ccspitrans8(CCSPI_SFLUSHTX);
    SETSS;

    txdata(app,verb,0);
    break;
  case CCSPI_TX:
    if (0 != ccspi_tx(cmddata, len)) {
        txdata(app,NOK,0);
        break;
    }

    txdata(app,verb,0);
    break;
  case CCSPI_TX_RX:
    timeout = (u16) cmddataword[0];
    if (0 != ccspi_tx(cmddata+2, len-2)) {
        txdata(app,NOK,0);
        break;
    }

    ret = ccspi_rx(timeout, cmddata, 0x80);
    if (0 > ret) {
        txdata(app,NOK,0);
        break;
    }

    txdata(app,verb,ret);
    break;

  default:
    debugstr("Not yet supported in CCSPI");
    txdata(app,verb,0);
    break;
  }

}
