{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:46:53 2020 " "Processing started: Mon Nov 23 21:46:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L11P2 -c L11P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606128414345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l11p2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file l11p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L11P2-Behavior " "Found design unit 1: L11P2-Behavior" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regne-Behavior " "Found design unit 2: regne-Behavior" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shiftrne-shift " "Found design unit 3: shiftrne-shift" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "1 L11P2 " "Found entity 1: L11P2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Found entity 2: regne" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftrne " "Found entity 3: shiftrne" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L11P2 " "Elaborating entity \"L11P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606128415079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(49) " "VHDL Process Statement warning at L11P2.vhd(49): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess_value L11P2.vhd(59) " "VHDL Process Statement warning at L11P2.vhd(59): signal \"guess_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target L11P2.vhd(59) " "VHDL Process Statement warning at L11P2.vhd(59): signal \"target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(65) " "VHDL Process Statement warning at L11P2.vhd(65): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(77) " "VHDL Process Statement warning at L11P2.vhd(77): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min L11P2.vhd(107) " "VHDL Process Statement warning at L11P2.vhd(107): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max L11P2.vhd(107) " "VHDL Process Statement warning at L11P2.vhd(107): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum L11P2.vhd(108) " "VHDL Process Statement warning at L11P2.vhd(108): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess_value L11P2.vhd(117) " "VHDL Process Statement warning at L11P2.vhd(117): signal \"guess_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target L11P2.vhd(117) " "VHDL Process Statement warning at L11P2.vhd(117): signal \"target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess L11P2.vhd(118) " "VHDL Process Statement warning at L11P2.vhd(118): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess L11P2.vhd(120) " "VHDL Process Statement warning at L11P2.vhd(120): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"min\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"max\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "guess L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"guess\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] L11P2.vhd(94) " "Inferred latch for \"guess\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] L11P2.vhd(94) " "Inferred latch for \"guess\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] L11P2.vhd(94) " "Inferred latch for \"guess\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] L11P2.vhd(94) " "Inferred latch for \"guess\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] L11P2.vhd(94) " "Inferred latch for \"guess\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] L11P2.vhd(94) " "Inferred latch for \"sum\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] L11P2.vhd(94) " "Inferred latch for \"sum\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] L11P2.vhd(94) " "Inferred latch for \"sum\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] L11P2.vhd(94) " "Inferred latch for \"sum\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] L11P2.vhd(94) " "Inferred latch for \"sum\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[0\] L11P2.vhd(94) " "Inferred latch for \"max\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[1\] L11P2.vhd(94) " "Inferred latch for \"max\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[2\] L11P2.vhd(94) " "Inferred latch for \"max\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[3\] L11P2.vhd(94) " "Inferred latch for \"max\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[4\] L11P2.vhd(94) " "Inferred latch for \"max\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[5\] L11P2.vhd(94) " "Inferred latch for \"max\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] L11P2.vhd(94) " "Inferred latch for \"min\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] L11P2.vhd(94) " "Inferred latch for \"min\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] L11P2.vhd(94) " "Inferred latch for \"min\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] L11P2.vhd(94) " "Inferred latch for \"min\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[4\] L11P2.vhd(94) " "Inferred latch for \"min\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[5\] L11P2.vhd(94) " "Inferred latch for \"min\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:loaddata " "Elaborating entity \"regne\" for hierarchy \"regne:loaddata\"" {  } { { "L11P2.vhd" "loaddata" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mem_blk " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mem_blk\"" {  } { { "L11P2.vhd" "mem_blk" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_block:mem_blk\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_block:mem_blk\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "altsyncram_component" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_block:mem_blk\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_block:mem_blk\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_block:mem_blk\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_block:mem_blk\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_array.mif " "Parameter \"init_file\" = \"my_array.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cc1 " "Found entity 1: altsyncram_2cc1" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "C:/Labs/Week 10/L11P2/L11P2/db/altsyncram_2cc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cc1 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated " "Elaborating entity \"altsyncram_2cc1\" for hierarchy \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415266 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|L11P2\|y " "State machine \"\|L11P2\|y\" will be implemented as a safe state machine." {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1606128415516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[0\] " "Latch min\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[1\] " "Latch min\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[2\] " "Latch min\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[3\] " "Latch min\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[4\] " "Latch min\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[5\] " "Latch min\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[0\] " "Latch max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[2\] " "Latch max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[3\] " "Latch max\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[4\] " "Latch max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[5\] " "Latch max\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[1\] " "Latch max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606128416282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606128416282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606128416392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606128416392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:46:56 2020 " "Processing ended: Mon Nov 23 21:46:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606128417689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128417689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:46:57 2020 " "Processing started: Mon Nov 23 21:46:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128417689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606128417689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L11P2 -c L11P2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606128417689 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606128417783 ""}
{ "Info" "0" "" "Project  = L11P2" {  } {  } 0 0 "Project  = L11P2" 0 0 "Fitter" 0 0 1606128417783 ""}
{ "Info" "0" "" "Revision = L11P2" {  } {  } 0 0 "Revision = L11P2" 0 0 "Fitter" 0 0 1606128417783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606128417907 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "L11P2 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"L11P2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606128417923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606128418002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606128418002 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a1 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a0 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a3 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a2 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a5 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a4 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a7 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a6 " "Atom \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1606128418063 "|L11P2|memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1606128418063 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606128418095 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606128418111 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606128418610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606128418610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606128418610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606128418610 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606128418610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606128418610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606128418610 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606128418610 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606128418610 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[0\] " "Pin Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Addr[0] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[1\] " "Pin Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Addr[1] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[2\] " "Pin Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Addr[2] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[3\] " "Pin Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Addr[3] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[4\] " "Pin Addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Addr[4] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Found " "Pin Found not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Found } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Found } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s " "Pin s not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Pin Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Pin Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Pin Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Pin Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Pin Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Pin Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Pin Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Pin Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606128418674 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606128418674 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1606128418798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "L11P2.sdc " "Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606128418798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606128418798 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1606128418798 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606128418798 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606128418798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[0\] " "Destination node regne:loaddata\|Q\[0\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[1\] " "Destination node regne:loaddata\|Q\[1\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[2\] " "Destination node regne:loaddata\|Q\[2\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[3\] " "Destination node regne:loaddata\|Q\[3\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[4\] " "Destination node regne:loaddata\|Q\[4\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[5\] " "Destination node regne:loaddata\|Q\[5\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[6\] " "Destination node regne:loaddata\|Q\[6\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[7\] " "Destination node regne:loaddata\|Q\[7\]" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a1 " "Destination node memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "C:/Labs/Week 10/L11P2/L11P2/db/altsyncram_2cc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a2 " "Destination node memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "C:/Labs/Week 10/L11P2/L11P2/db/altsyncram_2cc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606128418814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "y.s3_1  " "Automatically promoted node y.s3_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y.s1~1 " "Destination node y.s1~1" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y.s1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y.s1~3 " "Destination node y.s1~3" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y.s1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y~21 " "Destination node y~21" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "y.s3_1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y.s3_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606128418814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector13~0  " "Automatically promoted node Selector13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606128418814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector1~0  " "Automatically promoted node Selector1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606128418814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node Resetn (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~0 " "Destination node regne:loaddata\|Q~0" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q\[7\]~1 " "Destination node regne:loaddata\|Q\[7\]~1" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 165 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~2 " "Destination node regne:loaddata\|Q~2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~3 " "Destination node regne:loaddata\|Q~3" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~4 " "Destination node regne:loaddata\|Q~4" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~5 " "Destination node regne:loaddata\|Q~5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~6 " "Destination node regne:loaddata\|Q~6" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~7 " "Destination node regne:loaddata\|Q~7" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regne:loaddata\|Q~8 " "Destination node regne:loaddata\|Q~8" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regne:loaddata|Q~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606128418814 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606128418814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606128418891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606128418891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606128418891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 9 7 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 9 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606128418891 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606128418891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606128418891 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606128418907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606128418907 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606128418907 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606128418923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606128420126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606128420235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606128420235 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606128421032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606128421032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606128421110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Labs/Week 10/L11P2/L11P2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606128422204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606128422204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606128422642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606128422642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606128422642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606128422657 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606128422657 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addr\[0\] 0 " "Pin \"Addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addr\[1\] 0 " "Pin \"Addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addr\[2\] 0 " "Pin \"Addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addr\[3\] 0 " "Pin \"Addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addr\[4\] 0 " "Pin \"Addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Found 0 " "Pin \"Found\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606128422657 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606128422657 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606128422783 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606128422798 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606128422924 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606128423173 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606128423173 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606128423220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Labs/Week 10/L11P2/L11P2/output_files/L11P2.fit.smsg " "Generated suppressed messages file C:/Labs/Week 10/L11P2/L11P2/output_files/L11P2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606128423314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128423673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:47:03 2020 " "Processing ended: Mon Nov 23 21:47:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128423673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128423673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128423673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606128423673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606128424829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128424829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:47:04 2020 " "Processing started: Mon Nov 23 21:47:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128424829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606128424829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L11P2 -c L11P2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606128424829 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606128425783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606128425813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128426313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:47:06 2020 " "Processing ended: Mon Nov 23 21:47:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128426313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128426313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128426313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606128426313 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606128426970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606128427595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128427595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:47:07 2020 " "Processing started: Mon Nov 23 21:47:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128427595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606128427595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta L11P2 -c L11P2 " "Command: quartus_sta L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606128427595 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606128427704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606128427985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606128428032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606128428032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1606128428095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "L11P2.sdc " "Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606128428126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y.s3_1 y.s3_1 " "create_clock -period 1.000 -name y.s3_1 y.s3_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " "create_clock -period 1.000 -name memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428126 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1606128428126 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606128428126 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606128428141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606128428158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.031 " "Worst-case setup slack is -7.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.031       -89.656 Clock  " "   -7.031       -89.656 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.877       -36.354 y.s3_1  " "   -6.877       -36.354 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422        -1.418 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "   -0.422        -1.418 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.991 " "Worst-case hold slack is -1.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991       -17.269 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "   -1.991       -17.269 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755        -2.544 Clock  " "   -1.755        -2.544 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 y.s3_1  " "    0.338         0.000 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606128428188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606128428188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -161.535 Clock  " "   -2.064      -161.535 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "    0.500         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 y.s3_1  " "    0.500         0.000 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428204 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606128428376 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606128428376 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  to: mem_blk\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428392 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1606128428392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606128428392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.168 " "Worst-case setup slack is -2.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168       -10.371 y.s3_1  " "   -2.168       -10.371 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160       -28.277 Clock  " "   -2.160       -28.277 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "    0.125         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.379 " "Worst-case hold slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379        -5.644 Clock  " "   -1.379        -5.644 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947        -6.875 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "   -0.947        -6.875 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 y.s3_1  " "    0.121         0.000 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606128428423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606128428438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -153.380 Clock  " "   -2.000      -153.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\]  " "    0.500         0.000 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 y.s3_1  " "    0.500         0.000 y.s3_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606128428454 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606128428595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606128428658 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606128428658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128428814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:47:08 2020 " "Processing ended: Mon Nov 23 21:47:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128428814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128428814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128428814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606128428814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606128430032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128430032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:47:09 2020 " "Processing started: Mon Nov 23 21:47:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128430032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606128430032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off L11P2 -c L11P2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606128430032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "L11P2.vo C:/Labs/Week 10/L11P2/L11P2/simulation/modelsim/ simulation " "Generated file L11P2.vo in folder \"C:/Labs/Week 10/L11P2/L11P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606128430501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128430626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:47:10 2020 " "Processing ended: Mon Nov 23 21:47:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128430626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128430626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128430626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606128430626 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606128431345 ""}
