// Seed: 3941183178
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  tri0 id_6;
  module_2 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = (1'b0);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wor id_3
);
  wire id_5;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    output tri1 id_2,
    output tri1 id_3,
    input  wand id_4
);
  assign id_0 = -1;
endmodule
