###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        79826   # Number of WRITE/WRITEP commands
num_reads_done                 =      1749977   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1373051   # Number of read row buffer hits
num_read_cmds                  =      1749966   # Number of READ/READP commands
num_writes_done                =        79844   # Number of read requests issued
num_write_row_hits             =        52811   # Number of write row buffer hits
num_act_cmds                   =       407201   # Number of ACT commands
num_pre_cmds                   =       407179   # Number of PRE commands
num_ondemand_pres              =       382704   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9571481   # Cyles of rank active rank.0
rank_active_cycles.1           =      9356444   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       428519   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       643556   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1707615   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        55600   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16267   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11514   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8694   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5094   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3571   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2322   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1645   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1398   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16190   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            5   # Write cmd latency (cycles)
write_latency[80-99]           =           27   # Write cmd latency (cycles)
write_latency[100-119]         =           42   # Write cmd latency (cycles)
write_latency[120-139]         =           90   # Write cmd latency (cycles)
write_latency[140-159]         =           92   # Write cmd latency (cycles)
write_latency[160-179]         =          103   # Write cmd latency (cycles)
write_latency[180-199]         =          217   # Write cmd latency (cycles)
write_latency[200-]            =        79246   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       316597   # Read request latency (cycles)
read_latency[40-59]            =       142071   # Read request latency (cycles)
read_latency[60-79]            =       150674   # Read request latency (cycles)
read_latency[80-99]            =       102553   # Read request latency (cycles)
read_latency[100-119]          =        87935   # Read request latency (cycles)
read_latency[120-139]          =        82116   # Read request latency (cycles)
read_latency[140-159]          =        68622   # Read request latency (cycles)
read_latency[160-179]          =        59810   # Read request latency (cycles)
read_latency[180-199]          =        52581   # Read request latency (cycles)
read_latency[200-]             =       687001   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.98491e+08   # Write energy
read_energy                    =  7.05586e+09   # Read energy
act_energy                     =   1.1141e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.05689e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.08907e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9726e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83842e+09   # Active standby energy rank.1
average_read_latency           =      284.225   # Average read request latency (cycles)
average_interarrival           =      5.46475   # Average request interarrival latency (cycles)
total_energy                   =  2.15987e+10   # Total energy (pJ)
average_power                  =      2159.87   # Average power (mW)
average_bandwidth              =      15.6145   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        72436   # Number of WRITE/WRITEP commands
num_reads_done                 =      1652056   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1346906   # Number of read row buffer hits
num_read_cmds                  =      1652055   # Number of READ/READP commands
num_writes_done                =        72441   # Number of read requests issued
num_write_row_hits             =        47178   # Number of write row buffer hits
num_act_cmds                   =       332402   # Number of ACT commands
num_pre_cmds                   =       332371   # Number of PRE commands
num_ondemand_pres              =       307202   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9487095   # Cyles of rank active rank.0
rank_active_cycles.1           =      9407897   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       512905   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       592103   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1598311   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        51693   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        17759   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12749   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9265   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6214   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4549   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3099   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2050   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1787   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17065   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           61   # Write cmd latency (cycles)
write_latency[100-119]         =          101   # Write cmd latency (cycles)
write_latency[120-139]         =          153   # Write cmd latency (cycles)
write_latency[140-159]         =          251   # Write cmd latency (cycles)
write_latency[160-179]         =          330   # Write cmd latency (cycles)
write_latency[180-199]         =          441   # Write cmd latency (cycles)
write_latency[200-]            =        71048   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       438648   # Read request latency (cycles)
read_latency[40-59]            =       181566   # Read request latency (cycles)
read_latency[60-79]            =       177571   # Read request latency (cycles)
read_latency[80-99]            =       111663   # Read request latency (cycles)
read_latency[100-119]          =        89675   # Read request latency (cycles)
read_latency[120-139]          =        80049   # Read request latency (cycles)
read_latency[140-159]          =        62527   # Read request latency (cycles)
read_latency[160-179]          =        50724   # Read request latency (cycles)
read_latency[180-199]          =        42565   # Read request latency (cycles)
read_latency[200-]             =       417062   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.61601e+08   # Write energy
read_energy                    =  6.66109e+09   # Read energy
act_energy                     =  9.09452e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46194e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.84209e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91995e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87053e+09   # Active standby energy rank.1
average_read_latency           =      190.573   # Average read request latency (cycles)
average_interarrival           =      5.79864   # Average request interarrival latency (cycles)
total_energy                   =  2.09577e+10   # Total energy (pJ)
average_power                  =      2095.77   # Average power (mW)
average_bandwidth              =      14.7157   # Average bandwidth
