// Seed: 224058402
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wire  id_3
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_5 = 32'd4,
    parameter id_8 = 32'd17
) (
    input tri1 id_0,
    output wire _id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input wor _id_5,
    input tri id_6,
    output supply1 id_7,
    input tri1 _id_8,
    output wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    input uwire id_16
    , id_21,
    output uwire id_17,
    input wand id_18,
    input wire id_19
);
  assign id_7 = id_19;
  logic [-1  -  id_1 : -1] id_22;
  logic id_23[id_5  &  -1  ||  -1 : id_8];
  wire id_24;
  ;
  wire id_25;
  assign id_24 = id_6;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_10,
      id_7
  );
endmodule
