Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Tue Feb 18 04:22:00 2025
| Host             : archlinux running 64-bit Arch Linux
| Command          : report_power -file MotorFatigue_PYNQZ2_wrapper_power_routed.rpt -pb MotorFatigue_PYNQZ2_wrapper_power_summary_routed.pb -rpx MotorFatigue_PYNQZ2_wrapper_power_routed.rpx
| Design           : MotorFatigue_PYNQZ2_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.735        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.592        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.087 |        3 |       --- |             --- |
| Slice Logic              |     0.086 |    63374 |       --- |             --- |
|   LUT as Logic           |     0.068 |    21113 |     53200 |           39.69 |
|   CARRY4                 |     0.010 |     2238 |     13300 |           16.83 |
|   Register               |     0.005 |    29896 |    106400 |           28.10 |
|   LUT as Shift Register  |     0.004 |      827 |     17400 |            4.75 |
|   F7/F8 Muxes            |    <0.001 |       96 |     53200 |            0.18 |
|   LUT as Distributed RAM |    <0.001 |       52 |     17400 |            0.30 |
|   Others                 |     0.000 |     3833 |       --- |             --- |
| Signals                  |     0.093 |    48776 |       --- |             --- |
| Block RAM                |     0.005 |        9 |       140 |            6.43 |
| DSPs                     |     0.052 |       90 |       220 |           40.91 |
| PS7                      |     1.268 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.735 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.339 |       0.323 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.690 |       0.659 |      0.031 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                 | Constraint (ns) |
+------------+------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| MotorFatigue_PYNQZ2_wrapper |     1.592 |
|   MotorFatigue_PYNQZ2_i     |     1.592 |
|     auto_parkcalc_two_st_0  |     0.045 |
|       inst                  |     0.045 |
|     axi_dma_0               |     0.008 |
|       U0                    |     0.008 |
|     axi_dma_1               |     0.006 |
|       U0                    |     0.006 |
|     axi_dma_2               |     0.008 |
|       U0                    |     0.008 |
|     axi_mem_intercon        |     0.004 |
|       m00_couplers          |     0.001 |
|       xbar                  |     0.001 |
|     axi_mem_intercon_1      |     0.002 |
|       s00_couplers          |     0.002 |
|     axi_mem_intercon_2      |     0.004 |
|       m00_couplers          |     0.001 |
|       xbar                  |     0.001 |
|     axi_smc                 |     0.011 |
|       inst                  |     0.011 |
|     calculate_statistics_0  |     0.073 |
|       inst                  |     0.073 |
|     complex_mag_stream_0    |     0.120 |
|       inst                  |     0.120 |
|     pack_stream_to_blk_0    |     0.003 |
|       inst                  |     0.003 |
|     processing_system7_0    |     1.269 |
|       inst                  |     1.269 |
|     unpack_blk_to_stream_0  |     0.005 |
|       inst                  |     0.005 |
|     zero_cross_0            |     0.032 |
|       inst                  |     0.032 |
+-----------------------------+-----------+


