$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Thu Apr 28 20:41:52 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module regfile_vhd_vec_tst $end
$var wire 1 ! A_out [15] $end
$var wire 1 " A_out [14] $end
$var wire 1 # A_out [13] $end
$var wire 1 $ A_out [12] $end
$var wire 1 % A_out [11] $end
$var wire 1 & A_out [10] $end
$var wire 1 ' A_out [9] $end
$var wire 1 ( A_out [8] $end
$var wire 1 ) A_out [7] $end
$var wire 1 * A_out [6] $end
$var wire 1 + A_out [5] $end
$var wire 1 , A_out [4] $end
$var wire 1 - A_out [3] $end
$var wire 1 . A_out [2] $end
$var wire 1 / A_out [1] $end
$var wire 1 0 A_out [0] $end
$var wire 1 1 A_sel [2] $end
$var wire 1 2 A_sel [1] $end
$var wire 1 3 A_sel [0] $end
$var wire 1 4 B_out [15] $end
$var wire 1 5 B_out [14] $end
$var wire 1 6 B_out [13] $end
$var wire 1 7 B_out [12] $end
$var wire 1 8 B_out [11] $end
$var wire 1 9 B_out [10] $end
$var wire 1 : B_out [9] $end
$var wire 1 ; B_out [8] $end
$var wire 1 < B_out [7] $end
$var wire 1 = B_out [6] $end
$var wire 1 > B_out [5] $end
$var wire 1 ? B_out [4] $end
$var wire 1 @ B_out [3] $end
$var wire 1 A B_out [2] $end
$var wire 1 B B_out [1] $end
$var wire 1 C B_out [0] $end
$var wire 1 D B_sel [2] $end
$var wire 1 E B_sel [1] $end
$var wire 1 F B_sel [0] $end
$var wire 1 G clock $end
$var wire 1 H ClrN $end
$var wire 1 I data_in [15] $end
$var wire 1 J data_in [14] $end
$var wire 1 K data_in [13] $end
$var wire 1 L data_in [12] $end
$var wire 1 M data_in [11] $end
$var wire 1 N data_in [10] $end
$var wire 1 O data_in [9] $end
$var wire 1 P data_in [8] $end
$var wire 1 Q data_in [7] $end
$var wire 1 R data_in [6] $end
$var wire 1 S data_in [5] $end
$var wire 1 T data_in [4] $end
$var wire 1 U data_in [3] $end
$var wire 1 V data_in [2] $end
$var wire 1 W data_in [1] $end
$var wire 1 X data_in [0] $end
$var wire 1 Y In_sel [2] $end
$var wire 1 Z In_sel [1] $end
$var wire 1 [ In_sel [0] $end

$scope module i1 $end
$var wire 1 \ gnd $end
$var wire 1 ] vcc $end
$var wire 1 ^ unknown $end
$var wire 1 _ devoe $end
$var wire 1 ` devclrn $end
$var wire 1 a devpor $end
$var wire 1 b ww_devoe $end
$var wire 1 c ww_devclrn $end
$var wire 1 d ww_devpor $end
$var wire 1 e ww_clock $end
$var wire 1 f ww_ClrN $end
$var wire 1 g ww_A_sel [2] $end
$var wire 1 h ww_A_sel [1] $end
$var wire 1 i ww_A_sel [0] $end
$var wire 1 j ww_B_sel [2] $end
$var wire 1 k ww_B_sel [1] $end
$var wire 1 l ww_B_sel [0] $end
$var wire 1 m ww_In_sel [2] $end
$var wire 1 n ww_In_sel [1] $end
$var wire 1 o ww_In_sel [0] $end
$var wire 1 p ww_data_in [15] $end
$var wire 1 q ww_data_in [14] $end
$var wire 1 r ww_data_in [13] $end
$var wire 1 s ww_data_in [12] $end
$var wire 1 t ww_data_in [11] $end
$var wire 1 u ww_data_in [10] $end
$var wire 1 v ww_data_in [9] $end
$var wire 1 w ww_data_in [8] $end
$var wire 1 x ww_data_in [7] $end
$var wire 1 y ww_data_in [6] $end
$var wire 1 z ww_data_in [5] $end
$var wire 1 { ww_data_in [4] $end
$var wire 1 | ww_data_in [3] $end
$var wire 1 } ww_data_in [2] $end
$var wire 1 ~ ww_data_in [1] $end
$var wire 1 !! ww_data_in [0] $end
$var wire 1 "! ww_A_out [15] $end
$var wire 1 #! ww_A_out [14] $end
$var wire 1 $! ww_A_out [13] $end
$var wire 1 %! ww_A_out [12] $end
$var wire 1 &! ww_A_out [11] $end
$var wire 1 '! ww_A_out [10] $end
$var wire 1 (! ww_A_out [9] $end
$var wire 1 )! ww_A_out [8] $end
$var wire 1 *! ww_A_out [7] $end
$var wire 1 +! ww_A_out [6] $end
$var wire 1 ,! ww_A_out [5] $end
$var wire 1 -! ww_A_out [4] $end
$var wire 1 .! ww_A_out [3] $end
$var wire 1 /! ww_A_out [2] $end
$var wire 1 0! ww_A_out [1] $end
$var wire 1 1! ww_A_out [0] $end
$var wire 1 2! ww_B_out [15] $end
$var wire 1 3! ww_B_out [14] $end
$var wire 1 4! ww_B_out [13] $end
$var wire 1 5! ww_B_out [12] $end
$var wire 1 6! ww_B_out [11] $end
$var wire 1 7! ww_B_out [10] $end
$var wire 1 8! ww_B_out [9] $end
$var wire 1 9! ww_B_out [8] $end
$var wire 1 :! ww_B_out [7] $end
$var wire 1 ;! ww_B_out [6] $end
$var wire 1 <! ww_B_out [5] $end
$var wire 1 =! ww_B_out [4] $end
$var wire 1 >! ww_B_out [3] $end
$var wire 1 ?! ww_B_out [2] $end
$var wire 1 @! ww_B_out [1] $end
$var wire 1 A! ww_B_out [0] $end
$var wire 1 B! \A_out[0]~output_o\ $end
$var wire 1 C! \A_out[1]~output_o\ $end
$var wire 1 D! \A_out[2]~output_o\ $end
$var wire 1 E! \A_out[3]~output_o\ $end
$var wire 1 F! \A_out[4]~output_o\ $end
$var wire 1 G! \A_out[5]~output_o\ $end
$var wire 1 H! \A_out[6]~output_o\ $end
$var wire 1 I! \A_out[7]~output_o\ $end
$var wire 1 J! \A_out[8]~output_o\ $end
$var wire 1 K! \A_out[9]~output_o\ $end
$var wire 1 L! \A_out[10]~output_o\ $end
$var wire 1 M! \A_out[11]~output_o\ $end
$var wire 1 N! \A_out[12]~output_o\ $end
$var wire 1 O! \A_out[13]~output_o\ $end
$var wire 1 P! \A_out[14]~output_o\ $end
$var wire 1 Q! \A_out[15]~output_o\ $end
$var wire 1 R! \B_out[0]~output_o\ $end
$var wire 1 S! \B_out[1]~output_o\ $end
$var wire 1 T! \B_out[2]~output_o\ $end
$var wire 1 U! \B_out[3]~output_o\ $end
$var wire 1 V! \B_out[4]~output_o\ $end
$var wire 1 W! \B_out[5]~output_o\ $end
$var wire 1 X! \B_out[6]~output_o\ $end
$var wire 1 Y! \B_out[7]~output_o\ $end
$var wire 1 Z! \B_out[8]~output_o\ $end
$var wire 1 [! \B_out[9]~output_o\ $end
$var wire 1 \! \B_out[10]~output_o\ $end
$var wire 1 ]! \B_out[11]~output_o\ $end
$var wire 1 ^! \B_out[12]~output_o\ $end
$var wire 1 _! \B_out[13]~output_o\ $end
$var wire 1 `! \B_out[14]~output_o\ $end
$var wire 1 a! \B_out[15]~output_o\ $end
$var wire 1 b! \A_sel[1]~input_o\ $end
$var wire 1 c! \A_sel[0]~input_o\ $end
$var wire 1 d! \ClrN~input_o\ $end
$var wire 1 e! \clock~input_o\ $end
$var wire 1 f! \data_in[0]~input_o\ $end
$var wire 1 g! \In_sel[2]~input_o\ $end
$var wire 1 h! \In_sel[0]~input_o\ $end
$var wire 1 i! \In_sel[1]~input_o\ $end
$var wire 1 j! \en[1]~4_combout\ $end
$var wire 1 k! \R1|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 l! \R1|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 m! \R0|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 n! \R0|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 o! \muxa|Mux15~1_combout\ $end
$var wire 1 p! \en[3]~5_combout\ $end
$var wire 1 q! \R3|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 r! \R3|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 s! \en[4]~0_combout\ $end
$var wire 1 t! \R4|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 u! \R4|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 v! \en[5]~1_combout\ $end
$var wire 1 w! \R5|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 x! \R5|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 y! \en[6]~2_combout\ $end
$var wire 1 z! \R6|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 {! \R6|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 |! \en[7]~3_combout\ $end
$var wire 1 }! \R7|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 ~! \R7|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 !" \muxa|Mux15~0_combout\ $end
$var wire 1 "" \A_sel[2]~input_o\ $end
$var wire 1 #" \en[2]~6_combout\ $end
$var wire 1 $" \R2|REG0|Add0|qsignal~0_combout\ $end
$var wire 1 %" \R2|REG0|Add1|qsignal~0_combout\ $end
$var wire 1 &" \muxa|Mux15~2_combout\ $end
$var wire 1 '" \data_in[1]~input_o\ $end
$var wire 1 (" \R1|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 )" \R1|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 *" \R0|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 +" \R0|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 ," \muxa|Mux14~1_combout\ $end
$var wire 1 -" \R3|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 ." \R3|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 /" \R4|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 0" \R4|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 1" \R5|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 2" \R5|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 3" \R6|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 4" \R6|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 5" \R7|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 6" \R7|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 7" \muxa|Mux14~0_combout\ $end
$var wire 1 8" \R2|REG1|Add0|qsignal~0_combout\ $end
$var wire 1 9" \R2|REG1|Add1|qsignal~0_combout\ $end
$var wire 1 :" \muxa|Mux14~2_combout\ $end
$var wire 1 ;" \data_in[2]~input_o\ $end
$var wire 1 <" \R1|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 =" \R1|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 >" \R0|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 ?" \R0|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 @" \muxa|Mux13~1_combout\ $end
$var wire 1 A" \R3|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 B" \R3|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 C" \R4|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 D" \R4|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 E" \R5|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 F" \R5|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 G" \R6|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 H" \R6|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 I" \R7|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 J" \R7|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 K" \muxa|Mux13~0_combout\ $end
$var wire 1 L" \R2|REG2|Add0|qsignal~0_combout\ $end
$var wire 1 M" \R2|REG2|Add1|qsignal~0_combout\ $end
$var wire 1 N" \muxa|Mux13~2_combout\ $end
$var wire 1 O" \data_in[3]~input_o\ $end
$var wire 1 P" \R1|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 Q" \R1|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 R" \R0|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 S" \R0|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 T" \muxa|Mux12~1_combout\ $end
$var wire 1 U" \R3|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 V" \R3|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 W" \R4|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 X" \R4|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 Y" \R5|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 Z" \R5|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 [" \R6|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 \" \R6|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 ]" \R7|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 ^" \R7|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 _" \muxa|Mux12~0_combout\ $end
$var wire 1 `" \R2|REG3|Add0|qsignal~0_combout\ $end
$var wire 1 a" \R2|REG3|Add1|qsignal~0_combout\ $end
$var wire 1 b" \muxa|Mux12~2_combout\ $end
$var wire 1 c" \data_in[4]~input_o\ $end
$var wire 1 d" \R1|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 e" \R1|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 f" \R0|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 g" \R0|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 h" \muxa|Mux11~1_combout\ $end
$var wire 1 i" \R3|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 j" \R3|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 k" \R4|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 l" \R4|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 m" \R5|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 n" \R5|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 o" \R6|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 p" \R6|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 q" \R7|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 r" \R7|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 s" \muxa|Mux11~0_combout\ $end
$var wire 1 t" \R2|REG4|Add0|qsignal~0_combout\ $end
$var wire 1 u" \R2|REG4|Add1|qsignal~0_combout\ $end
$var wire 1 v" \muxa|Mux11~2_combout\ $end
$var wire 1 w" \data_in[5]~input_o\ $end
$var wire 1 x" \R1|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 y" \R1|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 z" \R0|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 {" \R0|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 |" \muxa|Mux10~1_combout\ $end
$var wire 1 }" \R3|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 ~" \R3|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 !# \R4|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 "# \R4|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 ## \R5|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 $# \R5|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 %# \R6|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 &# \R6|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 '# \R7|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 (# \R7|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 )# \muxa|Mux10~0_combout\ $end
$var wire 1 *# \R2|REG5|Add0|qsignal~0_combout\ $end
$var wire 1 +# \R2|REG5|Add1|qsignal~0_combout\ $end
$var wire 1 ,# \muxa|Mux10~2_combout\ $end
$var wire 1 -# \data_in[6]~input_o\ $end
$var wire 1 .# \R1|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 /# \R1|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 0# \R0|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 1# \R0|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 2# \muxa|Mux9~1_combout\ $end
$var wire 1 3# \R3|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 4# \R3|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 5# \R4|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 6# \R4|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 7# \R5|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 8# \R5|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 9# \R6|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 :# \R6|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 ;# \R7|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 <# \R7|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 =# \muxa|Mux9~0_combout\ $end
$var wire 1 ># \R2|REG6|Add0|qsignal~0_combout\ $end
$var wire 1 ?# \R2|REG6|Add1|qsignal~0_combout\ $end
$var wire 1 @# \muxa|Mux9~2_combout\ $end
$var wire 1 A# \data_in[7]~input_o\ $end
$var wire 1 B# \R1|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 C# \R1|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 D# \R0|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 E# \R0|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 F# \muxa|Mux8~1_combout\ $end
$var wire 1 G# \R3|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 H# \R3|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 I# \R4|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 J# \R4|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 K# \R5|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 L# \R5|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 M# \R6|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 N# \R6|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 O# \R7|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 P# \R7|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 Q# \muxa|Mux8~0_combout\ $end
$var wire 1 R# \R2|REG7|Add0|qsignal~0_combout\ $end
$var wire 1 S# \R2|REG7|Add1|qsignal~0_combout\ $end
$var wire 1 T# \muxa|Mux8~2_combout\ $end
$var wire 1 U# \data_in[8]~input_o\ $end
$var wire 1 V# \R1|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 W# \R1|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 X# \R0|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 Y# \R0|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 Z# \muxa|Mux7~1_combout\ $end
$var wire 1 [# \R3|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 \# \R3|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 ]# \R4|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 ^# \R4|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 _# \R5|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 `# \R5|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 a# \R6|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 b# \R6|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 c# \R7|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 d# \R7|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 e# \muxa|Mux7~0_combout\ $end
$var wire 1 f# \R2|REG8|Add0|qsignal~0_combout\ $end
$var wire 1 g# \R2|REG8|Add1|qsignal~0_combout\ $end
$var wire 1 h# \muxa|Mux7~2_combout\ $end
$var wire 1 i# \data_in[9]~input_o\ $end
$var wire 1 j# \R1|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 k# \R1|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 l# \R0|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 m# \R0|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 n# \muxa|Mux6~1_combout\ $end
$var wire 1 o# \R3|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 p# \R3|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 q# \R4|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 r# \R4|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 s# \R5|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 t# \R5|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 u# \R6|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 v# \R6|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 w# \R7|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 x# \R7|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 y# \muxa|Mux6~0_combout\ $end
$var wire 1 z# \R2|REG9|Add0|qsignal~0_combout\ $end
$var wire 1 {# \R2|REG9|Add1|qsignal~0_combout\ $end
$var wire 1 |# \muxa|Mux6~2_combout\ $end
$var wire 1 }# \data_in[10]~input_o\ $end
$var wire 1 ~# \R1|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 !$ \R1|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 "$ \R0|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 #$ \R0|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 $$ \muxa|Mux5~1_combout\ $end
$var wire 1 %$ \R3|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 &$ \R3|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 '$ \R4|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 ($ \R4|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 )$ \R5|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 *$ \R5|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 +$ \R6|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 ,$ \R6|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 -$ \R7|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 .$ \R7|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 /$ \muxa|Mux5~0_combout\ $end
$var wire 1 0$ \R2|REG10|Add0|qsignal~0_combout\ $end
$var wire 1 1$ \R2|REG10|Add1|qsignal~0_combout\ $end
$var wire 1 2$ \muxa|Mux5~2_combout\ $end
$var wire 1 3$ \data_in[11]~input_o\ $end
$var wire 1 4$ \R1|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 5$ \R1|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 6$ \R0|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 7$ \R0|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 8$ \muxa|Mux4~1_combout\ $end
$var wire 1 9$ \R3|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 :$ \R3|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 ;$ \R4|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 <$ \R4|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 =$ \R5|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 >$ \R5|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 ?$ \R6|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 @$ \R6|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 A$ \R7|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 B$ \R7|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 C$ \muxa|Mux4~0_combout\ $end
$var wire 1 D$ \R2|REG11|Add0|qsignal~0_combout\ $end
$var wire 1 E$ \R2|REG11|Add1|qsignal~0_combout\ $end
$var wire 1 F$ \muxa|Mux4~2_combout\ $end
$var wire 1 G$ \data_in[12]~input_o\ $end
$var wire 1 H$ \R1|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 I$ \R1|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 J$ \R0|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 K$ \R0|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 L$ \muxa|Mux3~1_combout\ $end
$var wire 1 M$ \R3|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 N$ \R3|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 O$ \R4|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 P$ \R4|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 Q$ \R5|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 R$ \R5|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 S$ \R6|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 T$ \R6|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 U$ \R7|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 V$ \R7|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 W$ \muxa|Mux3~0_combout\ $end
$var wire 1 X$ \R2|REG12|Add0|qsignal~0_combout\ $end
$var wire 1 Y$ \R2|REG12|Add1|qsignal~0_combout\ $end
$var wire 1 Z$ \muxa|Mux3~2_combout\ $end
$var wire 1 [$ \data_in[13]~input_o\ $end
$var wire 1 \$ \R1|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 ]$ \R1|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 ^$ \R0|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 _$ \R0|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 `$ \muxa|Mux2~1_combout\ $end
$var wire 1 a$ \R3|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 b$ \R3|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 c$ \R4|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 d$ \R4|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 e$ \R5|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 f$ \R5|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 g$ \R6|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 h$ \R6|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 i$ \R7|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 j$ \R7|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 k$ \muxa|Mux2~0_combout\ $end
$var wire 1 l$ \R2|REG13|Add0|qsignal~0_combout\ $end
$var wire 1 m$ \R2|REG13|Add1|qsignal~0_combout\ $end
$var wire 1 n$ \muxa|Mux2~2_combout\ $end
$var wire 1 o$ \data_in[14]~input_o\ $end
$var wire 1 p$ \R1|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 q$ \R1|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 r$ \R0|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 s$ \R0|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 t$ \muxa|Mux1~1_combout\ $end
$var wire 1 u$ \R3|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 v$ \R3|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 w$ \R4|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 x$ \R4|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 y$ \R5|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 z$ \R5|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 {$ \R6|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 |$ \R6|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 }$ \R7|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 ~$ \R7|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 !% \muxa|Mux1~0_combout\ $end
$var wire 1 "% \R2|REG14|Add0|qsignal~0_combout\ $end
$var wire 1 #% \R2|REG14|Add1|qsignal~0_combout\ $end
$var wire 1 $% \muxa|Mux1~2_combout\ $end
$var wire 1 %% \data_in[15]~input_o\ $end
$var wire 1 &% \R1|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 '% \R1|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 (% \R0|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 )% \R0|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 *% \muxa|Mux0~1_combout\ $end
$var wire 1 +% \R3|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 ,% \R3|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 -% \R4|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 .% \R4|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 /% \R5|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 0% \R5|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 1% \R6|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 2% \R6|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 3% \R7|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 4% \R7|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 5% \muxa|Mux0~0_combout\ $end
$var wire 1 6% \R2|REG15|Add0|qsignal~0_combout\ $end
$var wire 1 7% \R2|REG15|Add1|qsignal~0_combout\ $end
$var wire 1 8% \muxa|Mux0~2_combout\ $end
$var wire 1 9% \B_sel[1]~input_o\ $end
$var wire 1 :% \B_sel[0]~input_o\ $end
$var wire 1 ;% \muxb|Mux15~1_combout\ $end
$var wire 1 <% \muxb|Mux15~0_combout\ $end
$var wire 1 =% \B_sel[2]~input_o\ $end
$var wire 1 >% \muxb|Mux15~2_combout\ $end
$var wire 1 ?% \muxb|Mux14~1_combout\ $end
$var wire 1 @% \muxb|Mux14~0_combout\ $end
$var wire 1 A% \muxb|Mux14~2_combout\ $end
$var wire 1 B% \muxb|Mux13~1_combout\ $end
$var wire 1 C% \muxb|Mux13~0_combout\ $end
$var wire 1 D% \muxb|Mux13~2_combout\ $end
$var wire 1 E% \muxb|Mux12~1_combout\ $end
$var wire 1 F% \muxb|Mux12~0_combout\ $end
$var wire 1 G% \muxb|Mux12~2_combout\ $end
$var wire 1 H% \muxb|Mux11~1_combout\ $end
$var wire 1 I% \muxb|Mux11~0_combout\ $end
$var wire 1 J% \muxb|Mux11~2_combout\ $end
$var wire 1 K% \muxb|Mux10~1_combout\ $end
$var wire 1 L% \muxb|Mux10~0_combout\ $end
$var wire 1 M% \muxb|Mux10~2_combout\ $end
$var wire 1 N% \muxb|Mux9~1_combout\ $end
$var wire 1 O% \muxb|Mux9~0_combout\ $end
$var wire 1 P% \muxb|Mux9~2_combout\ $end
$var wire 1 Q% \muxb|Mux8~1_combout\ $end
$var wire 1 R% \muxb|Mux8~0_combout\ $end
$var wire 1 S% \muxb|Mux8~2_combout\ $end
$var wire 1 T% \muxb|Mux7~1_combout\ $end
$var wire 1 U% \muxb|Mux7~0_combout\ $end
$var wire 1 V% \muxb|Mux7~2_combout\ $end
$var wire 1 W% \muxb|Mux6~1_combout\ $end
$var wire 1 X% \muxb|Mux6~0_combout\ $end
$var wire 1 Y% \muxb|Mux6~2_combout\ $end
$var wire 1 Z% \muxb|Mux5~1_combout\ $end
$var wire 1 [% \muxb|Mux5~0_combout\ $end
$var wire 1 \% \muxb|Mux5~2_combout\ $end
$var wire 1 ]% \muxb|Mux4~1_combout\ $end
$var wire 1 ^% \muxb|Mux4~0_combout\ $end
$var wire 1 _% \muxb|Mux4~2_combout\ $end
$var wire 1 `% \muxb|Mux3~1_combout\ $end
$var wire 1 a% \muxb|Mux3~0_combout\ $end
$var wire 1 b% \muxb|Mux3~2_combout\ $end
$var wire 1 c% \muxb|Mux2~1_combout\ $end
$var wire 1 d% \muxb|Mux2~0_combout\ $end
$var wire 1 e% \muxb|Mux2~2_combout\ $end
$var wire 1 f% \muxb|Mux1~1_combout\ $end
$var wire 1 g% \muxb|Mux1~0_combout\ $end
$var wire 1 h% \muxb|Mux1~2_combout\ $end
$var wire 1 i% \muxb|Mux0~1_combout\ $end
$var wire 1 j% \muxb|Mux0~0_combout\ $end
$var wire 1 k% \muxb|Mux0~2_combout\ $end
$var wire 1 l% en [7] $end
$var wire 1 m% en [6] $end
$var wire 1 n% en [5] $end
$var wire 1 o% en [4] $end
$var wire 1 p% en [3] $end
$var wire 1 q% en [2] $end
$var wire 1 r% en [1] $end
$var wire 1 s% en [0] $end
$var wire 1 t% \muxb|ALT_INV_Mux15~0_combout\ $end
$var wire 1 u% \muxa|ALT_INV_Mux0~1_combout\ $end
$var wire 1 v% \muxa|ALT_INV_Mux0~0_combout\ $end
$var wire 1 w% \muxa|ALT_INV_Mux1~1_combout\ $end
$var wire 1 x% \muxa|ALT_INV_Mux1~0_combout\ $end
$var wire 1 y% \muxa|ALT_INV_Mux2~1_combout\ $end
$var wire 1 z% \muxa|ALT_INV_Mux2~0_combout\ $end
$var wire 1 {% \muxa|ALT_INV_Mux3~1_combout\ $end
$var wire 1 |% \muxa|ALT_INV_Mux3~0_combout\ $end
$var wire 1 }% \muxa|ALT_INV_Mux4~1_combout\ $end
$var wire 1 ~% \muxa|ALT_INV_Mux4~0_combout\ $end
$var wire 1 !& \muxa|ALT_INV_Mux5~1_combout\ $end
$var wire 1 "& \muxa|ALT_INV_Mux5~0_combout\ $end
$var wire 1 #& \muxa|ALT_INV_Mux6~1_combout\ $end
$var wire 1 $& \muxa|ALT_INV_Mux6~0_combout\ $end
$var wire 1 %& \muxa|ALT_INV_Mux7~1_combout\ $end
$var wire 1 && \muxa|ALT_INV_Mux7~0_combout\ $end
$var wire 1 '& \muxa|ALT_INV_Mux8~1_combout\ $end
$var wire 1 (& \muxa|ALT_INV_Mux8~0_combout\ $end
$var wire 1 )& \muxa|ALT_INV_Mux9~1_combout\ $end
$var wire 1 *& \muxa|ALT_INV_Mux9~0_combout\ $end
$var wire 1 +& \muxa|ALT_INV_Mux10~1_combout\ $end
$var wire 1 ,& \muxa|ALT_INV_Mux10~0_combout\ $end
$var wire 1 -& \muxa|ALT_INV_Mux11~1_combout\ $end
$var wire 1 .& \muxa|ALT_INV_Mux11~0_combout\ $end
$var wire 1 /& \muxa|ALT_INV_Mux12~1_combout\ $end
$var wire 1 0& \muxa|ALT_INV_Mux12~0_combout\ $end
$var wire 1 1& \muxa|ALT_INV_Mux13~1_combout\ $end
$var wire 1 2& \muxa|ALT_INV_Mux13~0_combout\ $end
$var wire 1 3& \muxa|ALT_INV_Mux14~1_combout\ $end
$var wire 1 4& \muxa|ALT_INV_Mux14~0_combout\ $end
$var wire 1 5& \muxa|ALT_INV_Mux15~1_combout\ $end
$var wire 1 6& \muxa|ALT_INV_Mux15~0_combout\ $end
$var wire 1 7& \R2|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 8& \R3|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 9& \R0|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 :& \R1|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ;& \R7|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 <& \R6|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 =& \R5|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 >& \R4|REG11|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ?& \R2|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 @& \R3|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 A& \R0|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 B& \R1|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 C& \R7|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 D& \R6|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 E& \R5|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 F& \R4|REG10|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 G& \R2|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 H& \R3|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 I& \R0|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 J& \R1|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 K& \R7|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 L& \R6|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 M& \R5|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 N& \R4|REG9|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 O& \R2|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 P& \R3|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Q& \R0|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 R& \R1|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 S& \R7|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 T& \R6|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 U& \R5|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 V& \R4|REG8|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 W& \R2|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 X& \R3|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Y& \R0|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Z& \R1|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 [& \R7|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 \& \R6|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ]& \R5|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ^& \R4|REG7|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 _& \R2|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 `& \R3|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 a& \R0|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 b& \R1|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 c& \R7|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 d& \R6|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 e& \R5|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 f& \R4|REG6|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 g& \R2|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 h& \R3|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 i& \R0|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 j& \R1|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 k& \R7|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 l& \R6|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 m& \R5|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 n& \R4|REG5|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 o& \R2|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 p& \R3|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 q& \R0|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 r& \R1|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 s& \R7|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 t& \R6|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 u& \R5|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 v& \R4|REG4|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 w& \R2|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 x& \R3|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 y& \R0|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 z& \R1|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 {& \R7|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 |& \R6|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 }& \R5|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ~& \R4|REG3|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 !' \R2|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 "' \R3|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 #' \R0|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 $' \R1|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 %' \R7|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 &' \R6|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 '' \R5|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 (' \R4|REG2|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 )' \R2|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 *' \R3|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 +' \R0|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ,' \R1|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 -' \R7|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 .' \R6|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 /' \R5|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 0' \R4|REG1|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 1' \R2|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 2' \R3|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 3' \R0|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 4' \R1|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 5' \R7|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 6' \R6|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 7' \R5|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 8' \R4|REG0|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 9' \muxb|ALT_INV_Mux0~1_combout\ $end
$var wire 1 :' \muxb|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ;' \muxb|ALT_INV_Mux1~1_combout\ $end
$var wire 1 <' \muxb|ALT_INV_Mux1~0_combout\ $end
$var wire 1 =' \muxb|ALT_INV_Mux2~1_combout\ $end
$var wire 1 >' \muxb|ALT_INV_Mux2~0_combout\ $end
$var wire 1 ?' \muxb|ALT_INV_Mux3~1_combout\ $end
$var wire 1 @' \muxb|ALT_INV_Mux3~0_combout\ $end
$var wire 1 A' \muxb|ALT_INV_Mux4~1_combout\ $end
$var wire 1 B' \muxb|ALT_INV_Mux4~0_combout\ $end
$var wire 1 C' \muxb|ALT_INV_Mux5~1_combout\ $end
$var wire 1 D' \muxb|ALT_INV_Mux5~0_combout\ $end
$var wire 1 E' \muxb|ALT_INV_Mux6~1_combout\ $end
$var wire 1 F' \muxb|ALT_INV_Mux6~0_combout\ $end
$var wire 1 G' \muxb|ALT_INV_Mux7~1_combout\ $end
$var wire 1 H' \muxb|ALT_INV_Mux7~0_combout\ $end
$var wire 1 I' \muxb|ALT_INV_Mux8~1_combout\ $end
$var wire 1 J' \muxb|ALT_INV_Mux8~0_combout\ $end
$var wire 1 K' \muxb|ALT_INV_Mux9~1_combout\ $end
$var wire 1 L' \muxb|ALT_INV_Mux9~0_combout\ $end
$var wire 1 M' \muxb|ALT_INV_Mux10~1_combout\ $end
$var wire 1 N' \muxb|ALT_INV_Mux10~0_combout\ $end
$var wire 1 O' \muxb|ALT_INV_Mux11~1_combout\ $end
$var wire 1 P' \muxb|ALT_INV_Mux11~0_combout\ $end
$var wire 1 Q' \muxb|ALT_INV_Mux12~1_combout\ $end
$var wire 1 R' \muxb|ALT_INV_Mux12~0_combout\ $end
$var wire 1 S' \muxb|ALT_INV_Mux13~1_combout\ $end
$var wire 1 T' \muxb|ALT_INV_Mux13~0_combout\ $end
$var wire 1 U' \muxb|ALT_INV_Mux14~1_combout\ $end
$var wire 1 V' \muxb|ALT_INV_Mux14~0_combout\ $end
$var wire 1 W' \muxb|ALT_INV_Mux15~1_combout\ $end
$var wire 1 X' \R0|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Y' \R1|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Z' \R7|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 [' \R6|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 \' \R5|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ]' \R4|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ^' \R2|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 _' \R3|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 `' \R0|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 a' \R1|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 b' \R7|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 c' \R6|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 d' \R5|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 e' \R4|REG9|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 f' \R2|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 g' \R3|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 h' \R0|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 i' \R1|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 j' \R7|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 k' \R6|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 l' \R5|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 m' \R4|REG8|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 n' \R2|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 o' \R3|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 p' \R0|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 q' \R1|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 r' \R7|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 s' \R6|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 t' \R5|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 u' \R4|REG7|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 v' \R2|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 w' \R3|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 x' \R0|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 y' \R1|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 z' \R7|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 {' \R6|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 |' \R5|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 }' \R4|REG6|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ~' \R2|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 !( \R3|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 "( \R0|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 #( \R1|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 $( \R7|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 %( \R6|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 &( \R5|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 '( \R4|REG5|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 (( \R2|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 )( \R3|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 *( \R0|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 +( \R1|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ,( \R7|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 -( \R6|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 .( \R5|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 /( \R4|REG4|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 0( \R2|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 1( \R3|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 2( \R0|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 3( \R1|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 4( \R7|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 5( \R6|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 6( \R5|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 7( \R4|REG3|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 8( \R2|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 9( \R3|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 :( \R0|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ;( \R1|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 <( \R7|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 =( \R6|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 >( \R5|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ?( \R4|REG2|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 @( \R2|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 A( \R3|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 B( \R0|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 C( \R1|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 D( \R7|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 E( \R6|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 F( \R5|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 G( \R4|REG1|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 H( \R2|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 I( \ALT_INV_en[2]~6_combout\ $end
$var wire 1 J( \R3|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 K( \ALT_INV_en[3]~5_combout\ $end
$var wire 1 L( \R0|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 M( ALT_INV_en [0] $end
$var wire 1 N( \R1|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 O( \ALT_INV_en[1]~4_combout\ $end
$var wire 1 P( \R7|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Q( \ALT_INV_en[7]~3_combout\ $end
$var wire 1 R( \R6|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 S( \ALT_INV_en[6]~2_combout\ $end
$var wire 1 T( \R5|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 U( \ALT_INV_en[5]~1_combout\ $end
$var wire 1 V( \R4|REG0|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 W( \ALT_INV_en[4]~0_combout\ $end
$var wire 1 X( \R2|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Y( \R3|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Z( \R0|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 [( \R1|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 \( \R7|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ]( \R6|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ^( \R5|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 _( \R4|REG15|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 `( \R2|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 a( \R3|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 b( \R0|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 c( \R1|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 d( \R7|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 e( \R6|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 f( \R5|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 g( \R4|REG14|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 h( \R2|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 i( \R3|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 j( \R0|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 k( \R1|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 l( \R7|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 m( \R6|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 n( \R5|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 o( \R4|REG13|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 p( \R2|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 q( \R3|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 r( \R0|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 s( \R1|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 t( \R7|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 u( \R6|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 v( \R5|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 w( \R4|REG12|Add1|ALT_INV_qsignal~0_combout\ $end
$var wire 1 x( \ALT_INV_data_in[15]~input_o\ $end
$var wire 1 y( \ALT_INV_data_in[14]~input_o\ $end
$var wire 1 z( \ALT_INV_data_in[13]~input_o\ $end
$var wire 1 {( \ALT_INV_data_in[12]~input_o\ $end
$var wire 1 |( \ALT_INV_data_in[11]~input_o\ $end
$var wire 1 }( \ALT_INV_data_in[10]~input_o\ $end
$var wire 1 ~( \ALT_INV_data_in[9]~input_o\ $end
$var wire 1 !) \ALT_INV_data_in[8]~input_o\ $end
$var wire 1 ") \ALT_INV_data_in[7]~input_o\ $end
$var wire 1 #) \ALT_INV_data_in[6]~input_o\ $end
$var wire 1 $) \ALT_INV_data_in[5]~input_o\ $end
$var wire 1 %) \ALT_INV_data_in[4]~input_o\ $end
$var wire 1 &) \ALT_INV_data_in[3]~input_o\ $end
$var wire 1 ') \ALT_INV_data_in[2]~input_o\ $end
$var wire 1 () \ALT_INV_data_in[1]~input_o\ $end
$var wire 1 )) \ALT_INV_In_sel[1]~input_o\ $end
$var wire 1 *) \ALT_INV_In_sel[0]~input_o\ $end
$var wire 1 +) \ALT_INV_In_sel[2]~input_o\ $end
$var wire 1 ,) \ALT_INV_data_in[0]~input_o\ $end
$var wire 1 -) \ALT_INV_clock~input_o\ $end
$var wire 1 .) \ALT_INV_ClrN~input_o\ $end
$var wire 1 /) \ALT_INV_B_sel[1]~input_o\ $end
$var wire 1 0) \ALT_INV_B_sel[0]~input_o\ $end
$var wire 1 1) \ALT_INV_B_sel[2]~input_o\ $end
$var wire 1 2) \ALT_INV_A_sel[1]~input_o\ $end
$var wire 1 3) \ALT_INV_A_sel[0]~input_o\ $end
$var wire 1 4) \ALT_INV_A_sel[2]~input_o\ $end
$var wire 1 5) \R2|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 6) \R3|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 7) \R0|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 8) \R1|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 9) \R7|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 :) \R6|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ;) \R5|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 <) \R4|REG15|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 =) \R2|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 >) \R3|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ?) \R0|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 @) \R1|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 A) \R7|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 B) \R6|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 C) \R5|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 D) \R4|REG14|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 E) \R2|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 F) \R3|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 G) \R0|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 H) \R1|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 I) \R7|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 J) \R6|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 K) \R5|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 L) \R4|REG13|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 M) \R2|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 N) \R3|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 O) \R0|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 P) \R1|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Q) \R7|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 R) \R6|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 S) \R5|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 T) \R4|REG12|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 U) \R2|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 V) \R3|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 W) \R0|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 X) \R1|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Y) \R7|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 Z) \R6|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 [) \R5|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 \) \R4|REG11|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ]) \R2|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$var wire 1 ^) \R3|REG10|Add0|ALT_INV_qsignal~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0G
0H
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0\
1]
x^
1_
1`
1a
1b
1c
1d
0e
0f
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
1l!
1m!
1n!
1o!
0p!
1q!
1r!
0s!
1t!
1u!
0v!
1w!
1x!
0y!
1z!
1{!
0|!
1}!
1~!
0!"
0""
0#"
1$"
1%"
0&"
0'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
07"
18"
19"
0:"
0;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
0K"
1L"
1M"
0N"
0O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
0_"
1`"
1a"
0b"
0c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
0s"
1t"
1u"
0v"
0w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
0)#
1*#
1+#
0,#
0-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
0=#
1>#
1?#
0@#
0A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
0Q#
1R#
1S#
0T#
0U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
0e#
1f#
1g#
0h#
0i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
0y#
1z#
1{#
0|#
0}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
0/$
10$
11$
02$
03$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
0C$
1D$
1E$
0F$
0G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
0W$
1X$
1Y$
0Z$
0[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
0k$
1l$
1m$
0n$
0o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
0!%
1"%
1#%
0$%
0%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
05%
16%
17%
08%
09%
0:%
1;%
0<%
0=%
0>%
1?%
0@%
0A%
1B%
0C%
0D%
1E%
0F%
0G%
1H%
0I%
0J%
1K%
0L%
0M%
1N%
0O%
0P%
1Q%
0R%
0S%
1T%
0U%
0V%
1W%
0X%
0Y%
1Z%
0[%
0\%
1]%
0^%
0_%
1`%
0a%
0b%
1c%
0d%
0e%
1f%
0g%
0h%
1i%
0j%
0k%
1t%
0u%
1v%
0w%
1x%
0y%
1z%
0{%
1|%
0}%
1~%
0!&
1"&
0#&
1$&
0%&
1&&
0'&
1(&
0)&
1*&
0+&
1,&
0-&
1.&
0/&
10&
01&
12&
03&
14&
05&
16&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
1:'
0;'
1<'
0='
1>'
0?'
1@'
0A'
1B'
0C'
1D'
0E'
1F'
0G'
1H'
0I'
1J'
0K'
1L'
0M'
1N'
0O'
1P'
0Q'
1R'
0S'
1T'
0U'
1V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
1I(
0J(
1K(
0L(
0N(
1O(
0P(
1Q(
0R(
1S(
0T(
1U(
0V(
1W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
1x(
1y(
1z(
1{(
1|(
1}(
1~(
1!)
1")
1#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
1/)
10)
11)
12)
13)
14)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
01
02
03
0D
0E
0F
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
xl%
xm%
xn%
xo%
xp%
xq%
xr%
1s%
0M(
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
$end
#40000
1H
1f
1d!
0.)
#80000
1G
1M
1X
1Z
1[
1e
1!!
1t
1o
1n
1i!
1h!
13$
1f!
1e!
0-)
0,)
0|(
0*)
0))
0s%
1p!
0K(
1M(
#160000
0G
0e
0e!
1-)
0q!
09$
1V)
1J(
0r!
0:$
18&
12'
#240000
1G
0M
0Z
1O
1Y
1e
1v
0t
0n
1m
1g!
0i!
03$
1i#
1e!
0-)
0~(
1|(
1))
0+)
0p!
1v!
0U(
1K(
#320000
0G
0e
0e!
1-)
0w!
0s#
1d'
1T(
0x!
0t#
1M&
17'
#400000
1G
0O
0Y
0X
0[
12
13
1D
1F
1e
0!!
0v
0o
0m
1i
1h
1l
1j
1=%
1:%
1b!
1c!
0g!
0h!
0i#
0f!
1e!
0-)
1,)
1~(
1*)
1+)
03)
02)
00)
01)
1<%
1X%
0o!
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
0$$
08$
0L$
0`$
0t$
0*%
1s%
0v!
1U(
0M(
1u%
1w%
1y%
1{%
1}%
1!&
1#&
1%&
1'&
1)&
1+&
1-&
1/&
11&
13&
15&
0F'
0t%
1>%
1Y%
1&"
1F$
1M!
1B!
1[!
1R!
1&!
11!
18!
1A!
10
1%
1C
1:
#480000
0G
0e
0e!
1-)
#560000
1G
02
03
0D
0F
1e
0i
0h
0l
0j
0=%
0:%
0b!
0c!
1e!
0-)
13)
12)
10)
11)
0<%
0>%
0X%
0Y%
1o!
1,"
1:"
1@"
1N"
1T"
1b"
1h"
1v"
1|"
1,#
12#
1@#
1F#
1T#
1Z#
1h#
1n#
1|#
1$$
12$
18$
1L$
1Z$
1`$
1n$
1t$
1$%
1*%
18%
0u%
0w%
0y%
0{%
0}%
0!&
0#&
0%&
0'&
0)&
0+&
0-&
0/&
01&
03&
05&
1F'
1t%
0&"
0:"
0N"
0b"
0v"
0,#
0@#
0T#
0h#
0|#
02$
0F$
0Z$
0n$
0$%
08%
1Q!
1P!
1O!
1N!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
0[!
0R!
1"!
1#!
1$!
1%!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
08!
0A!
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1$
1#
1"
1!
0C
0:
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
#640000
0G
0e
0e!
1-)
#720000
1G
1e
1e!
0-)
#800000
0G
0e
0e!
1-)
#880000
1G
1e
1e!
0-)
#960000
0G
0e
0e!
1-)
#1000000
