{
	"cts__timing__setup__tns__pre_repair": -2.8122,
	"cts__timing__setup__ws__pre_repair": -2.8122,
	"cts__clock__skew__setup__pre_repair": 0.0953937,
	"cts__clock__skew__hold__pre_repair": 0.0953937,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.171996,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.133202,
	"cts__timing__drv__max_cap__pre_repair": 9,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.129254,
	"cts__power__switching__total__pre_repair": 0.0489326,
	"cts__power__leakage__total__pre_repair": 0.0206266,
	"cts__power__total__pre_repair": 0.198813,
	"cts__design__io__pre_repair": 1453,
	"cts__design__die__area__pre_repair": 1.21e+06,
	"cts__design__core__area__pre_repair": 1.1655e+06,
	"cts__design__instance__count__pre_repair": 136820,
	"cts__design__instance__area__pre_repair": 552260,
	"cts__design__instance__count__stdcell__pre_repair": 136794,
	"cts__design__instance__area__stdcell__pre_repair": 223083,
	"cts__design__instance__count__macros__pre_repair": 26,
	"cts__design__instance__area__macros__pre_repair": 329177,
	"cts__design__instance__utilization__pre_repair": 0.473838,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.266741,
	"cts__timing__setup__tns__post_repair": -2.8122,
	"cts__timing__setup__ws__post_repair": -2.8122,
	"cts__clock__skew__setup__post_repair": 0.0953937,
	"cts__clock__skew__hold__post_repair": 0.0953937,
	"cts__timing__drv__max_slew_limit__post_repair": 0.171996,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.133202,
	"cts__timing__drv__max_cap__post_repair": 9,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.12926,
	"cts__power__switching__total__post_repair": 0.0489506,
	"cts__power__leakage__total__post_repair": 0.0206268,
	"cts__power__total__post_repair": 0.198838,
	"cts__design__io__post_repair": 1453,
	"cts__design__die__area__post_repair": 1.21e+06,
	"cts__design__core__area__post_repair": 1.1655e+06,
	"cts__design__instance__count__post_repair": 136821,
	"cts__design__instance__area__post_repair": 552263,
	"cts__design__instance__count__stdcell__post_repair": 136795,
	"cts__design__instance__area__stdcell__post_repair": 223086,
	"cts__design__instance__count__macros__post_repair": 26,
	"cts__design__instance__area__macros__post_repair": 329177,
	"cts__design__instance__utilization__post_repair": 0.473841,
	"cts__design__instance__utilization__stdcell__post_repair": 0.266745,
	"cts__design__instance__displacement__total": 1059.41,
	"cts__design__instance__displacement__mean": 0.0075,
	"cts__design__instance__displacement__max": 33.0795,
	"cts__route__wirelength__estimated": 3.21237e+06,
	"cts__design__instance__count__setup_buffer": 14,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 377.961,
	"cts__design__instance__displacement__mean": 0.0025,
	"cts__design__instance__displacement__max": 3.61,
	"cts__route__wirelength__estimated": 3.21455e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -1.74942,
	"cts__timing__setup__ws": -1.74942,
	"cts__clock__skew__setup": 0.0933577,
	"cts__clock__skew__hold": 0.0933577,
	"cts__timing__drv__max_slew_limit": 0.181293,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.134196,
	"cts__timing__drv__max_cap": 10,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.129447,
	"cts__power__switching__total": 0.049204,
	"cts__power__leakage__total": 0.0206443,
	"cts__power__total": 0.199295,
	"cts__design__io": 1453,
	"cts__design__die__area": 1.21e+06,
	"cts__design__core__area": 1.1655e+06,
	"cts__design__instance__count": 136835,
	"cts__design__instance__area": 552948,
	"cts__design__instance__count__stdcell": 136809,
	"cts__design__instance__area__stdcell": 223771,
	"cts__design__instance__count__macros": 26,
	"cts__design__instance__area__macros": 329177,
	"cts__design__instance__utilization": 0.474429,
	"cts__design__instance__utilization__stdcell": 0.267565
}