{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 00:22:56 2017 " "Info: Processing started: Wed Nov 22 00:22:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM16 -c SRAM16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM16 -c SRAM16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM4-Struct " "Info: Found design unit 1: SRAM4-Struct" {  } { { "SRAM4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM4 " "Info: Found entity 1: SRAM4" {  } { { "SRAM4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-Struct " "Info: Found design unit 1: SRAM-Struct" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display-struct " "Info: Found design unit 1: Seg_Display-struct" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2_4-Struct " "Info: Found design unit 1: decoder2_4-Struct" {  } { { "decoder2_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder2_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Info: Found entity 1: decoder2_4" {  } { { "decoder2_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder2_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-Struct " "Info: Found design unit 1: d_latch-Struct" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Info: Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_16-Struct " "Info: Found design unit 1: SRAM_16-Struct" {  } { { "SRAM_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16 " "Info: Found entity 1: SRAM_16" {  } { { "SRAM_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_dispaly16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_dispaly16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Dispaly16-struct " "Info: Found design unit 1: Seg_Dispaly16-struct" {  } { { "Seg_Dispaly16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Dispaly16.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Dispaly16 " "Info: Found entity 1: Seg_Dispaly16" {  } { { "Seg_Dispaly16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Dispaly16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4_16-Struct " "Info: Found design unit 1: decoder4_16-Struct" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Info: Found entity 1: decoder4_16" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_32-Struct " "Info: Found design unit 1: SRAM_32-Struct" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_32 " "Info: Found entity 1: SRAM_32" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16_by_16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram16_by_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM16_by_16 " "Info: Found entity 1: SRAM16_by_16" {  } { { "SRAM16_by_16.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM16_by_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sram32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_sram32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_SRAM32 " "Info: Found entity 1: Block_SRAM32" {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display32-struct " "Info: Found design unit 1: Seg_Display32-struct" {  } { { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display32 " "Info: Found entity 1: Seg_Display32" {  } { { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_SRAM32 " "Info: Elaborating entity \"Block_SRAM32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display32 Seg_Display32:inst1 " "Info: Elaborating entity \"Seg_Display32\" for hierarchy \"Seg_Display32:inst1\"" {  } { { "Block_SRAM32.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 512 312 504 672 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_32 SRAM_32:inst13 " "Info: Elaborating entity \"SRAM_32\" for hierarchy \"SRAM_32:inst13\"" {  } { { "Block_SRAM32.bdf" "inst13" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 944 272 400 1080 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16 SRAM_32:inst13\|SRAM_16:SRAM32_0 " "Info: Elaborating entity \"SRAM_16\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\"" {  } { { "SRAM_32.vhd" "SRAM32_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM4 SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0 " "Info: Elaborating entity \"SRAM4\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\"" {  } { { "SRAM_16.vhd" "SRAM16_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\"" {  } { { "SRAM4.vhd" "SRAM4_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_notq SRAM.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at SRAM.vhd(17): object \"s_notq\" assigned a value but never read" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snotQ SRAM.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at SRAM.vhd(17): object \"snotQ\" assigned a value but never read" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0 " "Info: Elaborating entity \"d_latch\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\"" {  } { { "SRAM.vhd" "SRAM0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "notQ d_latch.vhd(6) " "Warning (10541): VHDL Signal Declaration warning at d_latch.vhd(6): used implicit default value for signal \"notQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q d_latch.vhd(12) " "Info (10041): Inferred latch for \"Q\" at d_latch.vhd(12)" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 decoder4_16:inst22 " "Info: Elaborating entity \"decoder4_16\" for hierarchy \"decoder4_16:inst22\"" {  } { { "Block_SRAM32.bdf" "inst22" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1328 272 592 1456 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[0\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[0\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[1\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[1\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[2\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[2\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[3\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[3\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[4\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[4\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[5\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[5\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[6\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[6\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[7\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[7\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[8\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[8\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[9\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[9\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[10\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[10\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[11\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[11\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[12\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[12\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[13\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[13\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[14\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[14\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[15\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[15\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[16\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[16\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[17\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[17\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[18\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[18\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[19\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[19\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[20\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[20\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[21\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[21\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[22\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[22\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[23\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[23\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[24\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[24\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[25\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[25\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[26\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[26\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[27\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[27\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[28\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[28\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[29\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[29\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[30\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[30\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[31\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[31\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1558 " "Info: Implemented 1558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1480 " "Info: Implemented 1480 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 00:23:04 2017 " "Info: Processing ended: Wed Nov 22 00:23:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
