{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:39:07 2022 " "Info: Processing started: Fri Oct 28 14:39:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "8bit_compare EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design 8bit_compare" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[7\] " "Info: Pin Max\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[7] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[6\] " "Info: Pin Max\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[6] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[5\] " "Info: Pin Max\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[5] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[4\] " "Info: Pin Max\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[4] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[3\] " "Info: Pin Max\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[3] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[2\] " "Info: Pin Max\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[2] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[1\] " "Info: Pin Max\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[1] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[0\] " "Info: Pin Max\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Max[0] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Max[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[7\] " "Info: Pin MPos\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[7] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[6\] " "Info: Pin MPos\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[6] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[5\] " "Info: Pin MPos\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[5] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[4\] " "Info: Pin MPos\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[4] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[3\] " "Info: Pin MPos\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[3] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[2\] " "Info: Pin MPos\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[2] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[1\] " "Info: Pin MPos\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[1] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPos\[0\] " "Info: Pin MPos\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[0] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Info: Pin Data\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[7] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "En " "Info: Pin En not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { En } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 88 136 304 104 "En" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Info: Pin Data\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[4] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Info: Pin Data\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[6] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Info: Pin Data\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[5] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Info: Pin Data\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[3] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Info: Pin Data\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[2] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Info: Pin Data\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[1] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Info: Pin Data\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { Data[0] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 9 16 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 9 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.887 ns register register " "Info: Estimated most critical path is register to register delay of 0.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LAB_X22_Y15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y15; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.155 ns) 0.887 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LAB_X23_Y16 4 " "Info: 2: + IC(0.732 ns) + CELL(0.155 ns) = 0.887 ns; Loc. = LAB_X23_Y16; Fanout = 4; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 17.47 % ) " "Info: Total cell delay = 0.155 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.732 ns ( 82.53 % ) " "Info: Total interconnect delay = 0.732 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[7\] 0 " "Info: Pin \"Max\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[6\] 0 " "Info: Pin \"Max\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[5\] 0 " "Info: Pin \"Max\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[4\] 0 " "Info: Pin \"Max\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[3\] 0 " "Info: Pin \"Max\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[2\] 0 " "Info: Pin \"Max\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[1\] 0 " "Info: Pin \"Max\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Max\[0\] 0 " "Info: Pin \"Max\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[7\] 0 " "Info: Pin \"MPos\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[6\] 0 " "Info: Pin \"MPos\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[5\] 0 " "Info: Pin \"MPos\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[4\] 0 " "Info: Pin \"MPos\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[3\] 0 " "Info: Pin \"MPos\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[2\] 0 " "Info: Pin \"MPos\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[1\] 0 " "Info: Pin \"MPos\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPos\[0\] 0 " "Info: Pin \"MPos\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[7\] GND " "Info: Pin MPos\[7\] has GND driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[7] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[6\] GND " "Info: Pin MPos\[6\] has GND driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[6] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[5\] GND " "Info: Pin MPos\[5\] has GND driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[5] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[4\] GND " "Info: Pin MPos\[4\] has GND driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[4] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[3\] VCC " "Info: Pin MPos\[3\] has VCC driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[3] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[2\] VCC " "Info: Pin MPos\[2\] has VCC driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[2] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[1\] GND " "Info: Pin MPos\[1\] has GND driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[1] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPos\[0\] VCC " "Info: Pin MPos\[0\] has VCC driving its datain port" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { MPos[0] } } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 576 1624 1800 592 "MPos\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPos[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.fit.smsg " "Info: Generated suppressed messages file D:/Software_workspace/FPGA/8bit_compare/8bit_compare.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:39:12 2022 " "Info: Processing ended: Fri Oct 28 14:39:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
