Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e5718f60109243dcb8c0274d89ad7b90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot w_sticker_tb_behav xil_defaultlib.w_sticker_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.w_sticker [\w_sticker(data_width=32,kernel_...]
Compiling architecture rtl of entity xil_defaultlib.w_sticker_tb
Built simulation snapshot w_sticker_tb_behav
