use pgl_defs,pgl200es_defs;


/******************************************************************************


  Author    []
  
  pgl200es contain logic column(27),apm column(1),drm column(2),iol column(2),iob column(2), hard memory(1) and a BLSR column
                 Hard memory control column occupies 12 grids. For all other columns,every column occupies 4 grids
                 So MAX_X = 152
          contain 90 logic tiles,and 3 WLSR tiles,every logic tile occupies 4 grids, WLSR tile occupies 8 grids
                 So MAX_Y = 384
 
********************************************************************************/

architecture
device PGL200ES
{
    property
    (
      enum DEVICE_PACKAGES PKG = "BG256",
      enum DEVICE_SPEEDGRADE SPEED = "-6"
    );

    port 
    (
       inout VDD11,
       inout VSS,
       inout VSSA,
       inout VSSA_PLL0,
       inout VSSA_PLL1,
       inout VSSA_PLL2,
       inout VSSA_PLL3,
       inout VSSA_PLL4,
       inout VSSA_PLL5,
       inout VSSA_PLL6,
       inout VSSA_PLL7,
       inout VSSA_PLL8,
       inout VSSA_PLL9,
       inout VSSA_PLL10,
       inout VSSA_PLL11,
       inout VSSA_PLL12,
       inout VSSA_PLL13,
       inout VSSA_PLL14,
       inout VSSA_PLL15,
       inout VDD33,
       inout VDD33A,
       inout VDD33A_PLL,
       inout VDDIOL0,
       inout VDDIOL1,
       inout VDDIOL2,
       inout VDDIOL3,
       inout VDDIOL4,
       inout VDDIOL5,
       inout VDDIOL6,
       inout VSSIOL0,
       inout VSSIOL1,
       inout VSSIOL2,
       inout VSSIOL3,
       inout VSSIOL4,
       inout VSSIOL5,
       inout VSSIOL6,
       inout VDDIOR0,
       inout VDDIOR1,
       inout VDDIOR2,
       inout VDDIOR3,
       inout VDDIOR4,
       inout VDDIOR5,
       inout VSSIOR0,
       inout VSSIOR1,
       inout VSSIOR2,
       inout VSSIOR3,
       inout VSSIOR4,
       inout VSSIOR5,
       inout VDDIOCFG,
       inout CFG_I_FCLK,
       inout I_D0,
       inout I_D1,
       inout I_D2,
       inout I_D3,
       inout I_FCS_N,
       inout PAD_PLL_TEST_0,
       inout PAD_PLL_TEST_1,
       inout PAD_REFCLKN_0,
       inout PAD_REFCLKN_1,
       inout PAD_REFCLKP_0,
       inout PAD_REFCLKP_1,
       inout PAD_RX_SDN0,
       inout PAD_RX_SDN1,
       inout PAD_RX_SDN2,
       inout PAD_RX_SDN3,
       inout PAD_RX_SDP0,
       inout PAD_RX_SDP1,
       inout PAD_RX_SDP2,
       inout PAD_RX_SDP3,
       inout PAD_TX_SDN0,
       inout PAD_TX_SDN1,
       inout PAD_TX_SDN2,
       inout PAD_TX_SDN3,
       inout PAD_TX_SDP0,
       inout PAD_TX_SDP1,
       inout PAD_TX_SDP2,
       inout PAD_TX_SDP3,
       inout VA0,
       inout VA1,
       inout VDDA25_PLL,
       inout VDDA_PLL,
       inout VDDEFUSE,
       inout VDD_GXB,
       inout VREF_EXT,
       inout VSS_GXB,
       inout VSSIOCFG,
 
       output CFG_DONE,
       input RST_N,
       input TCK,
       input TMS,
       input TDI,
       output TDO,
       inout REXT,

    inout L0_PAD0,
    inout L0_PAD1,
    inout L0_PAD2,
    inout L0_PAD3,
    inout L0_PAD4,
    inout L0_PAD5,
    inout L0_PAD6,
    inout L0_PAD7,
    inout L0_PAD8,
    inout L0_PAD9,
    inout L0_PAD10,
    inout L0_PAD11,
    inout L0_PAD12,
    inout L0_PAD13,
    inout L0_PAD14,
    inout L0_PAD15,
    inout L0_PAD16,
    inout L0_PAD17,
    inout L0_PAD18,
    inout L0_PAD19,
    inout L0_PAD20,
    inout L0_PAD21,
    inout L0_PAD22,
    inout L0_PAD23,
    inout L0_PAD24,
    inout L0_PAD25,
    inout L0_PAD26,
    inout L0_PAD27,
    inout L0_PAD28,
    inout L0_PAD29,
    inout L0_PAD30,
    inout L0_PAD31,
    inout L0_PAD32,
    inout L0_PAD33,
    inout L0_PAD34,
    inout L0_PAD35,
    inout L0_PAD36,
    inout L0_PAD37,
    inout L0_PAD38,
    inout L0_PAD39,
    inout L1_PAD0,
    inout L1_PAD1,
    inout L1_PAD2,
    inout L1_PAD3,
    inout L1_PAD4,
    inout L1_PAD5,
    inout L1_PAD6,
    inout L1_PAD7,
    inout L1_PAD8,
    inout L1_PAD9,
    inout L1_PAD10,
    inout L1_PAD11,
    inout L1_PAD12,
    inout L1_PAD13,
    inout L1_PAD14,
    inout L1_PAD15,
    inout L1_PAD16,
    inout L1_PAD17,
    inout L1_PAD18,
    inout L1_PAD19,
    inout L1_PAD20,
    inout L1_PAD21,
    inout L1_PAD22,
    inout L1_PAD23,
    inout L1_PAD24,
    inout L1_PAD25,
    inout L1_PAD26,
    inout L1_PAD27,
    inout L1_PAD28,
    inout L1_PAD29,
    inout L1_PAD30,
    inout L1_PAD31,
    inout L1_PAD32,
    inout L1_PAD33,
    inout L1_PAD34,
    inout L1_PAD35,
    inout L1_PAD36,
    inout L1_PAD37,
    inout L1_PAD38,
    inout L1_PAD39,
    inout L2_PAD0,
    inout L2_PAD1,
    inout L2_PAD2,
    inout L2_PAD3,
    inout L2_PAD4,
    inout L2_PAD5,
    inout L2_PAD6,
    inout L2_PAD7,
    inout L2_PAD8,
    inout L2_PAD9,
    inout L2_PAD10,
    inout L2_PAD11,
    inout L2_PAD12,
    inout L2_PAD13,
    inout L2_PAD14,
    inout L2_PAD15,
    inout L2_PAD16,
    inout L2_PAD17,
    inout L2_PAD18,
    inout L2_PAD19,
    inout L2_PAD20,
    inout L2_PAD21,
    inout L2_PAD22,
    inout L2_PAD23,
    inout L2_PAD24,
    inout L2_PAD25,
    inout L2_PAD26,
    inout L2_PAD27,
    inout L2_PAD28,
    inout L2_PAD29,
    inout L2_PAD30,
    inout L2_PAD31,
    inout L2_PAD32,
    inout L2_PAD33,
    inout L2_PAD34,
    inout L2_PAD35,
    inout L2_PAD36,
    inout L2_PAD37,
    inout L2_PAD38,
    inout L2_PAD39,
    inout L3_PAD20,
    inout L3_PAD21,
    inout L3_PAD22,
    inout L3_PAD23,
    inout L3_PAD24,
    inout L3_PAD25,
    inout L3_PAD26,
    inout L3_PAD27,
    inout L3_PAD28,
    inout L3_PAD29,
    inout L3_PAD30,
    inout L3_PAD31,
    inout L3_PAD32,
    inout L3_PAD33,
    inout L3_PAD34,
    inout L3_PAD35,
    inout L3_PAD36,
    inout L3_PAD37,
    inout L3_PAD38,
    inout L3_PAD39,
    inout L4_PAD0,
    inout L4_PAD1,
    inout L4_PAD2,
    inout L4_PAD3,
    inout L4_PAD4,
    inout L4_PAD5,
    inout L4_PAD6,
    inout L4_PAD7,
    inout L4_PAD8,
    inout L4_PAD9,
    inout L4_PAD10,
    inout L4_PAD11,
    inout L4_PAD12,
    inout L4_PAD13,
    inout L4_PAD14,
    inout L4_PAD15,
    inout L4_PAD16,
    inout L4_PAD17,
    inout L4_PAD18,
    inout L4_PAD19,
    inout L4_PAD20,
    inout L4_PAD21,
    inout L4_PAD22,
    inout L4_PAD23,
    inout L4_PAD24,
    inout L4_PAD25,
    inout L4_PAD26,
    inout L4_PAD27,
    inout L4_PAD28,
    inout L4_PAD29,
    inout L4_PAD30,
    inout L4_PAD31,
    inout L4_PAD32,
    inout L4_PAD33,
    inout L4_PAD34,
    inout L4_PAD35,
    inout L4_PAD36,
    inout L4_PAD37,
    inout L4_PAD38,
    inout L4_PAD39,
    inout L5_PAD0,
    inout L5_PAD1,
    inout L5_PAD2,
    inout L5_PAD3,
    inout L5_PAD4,
    inout L5_PAD5,
    inout L5_PAD6,
    inout L5_PAD7,
    inout L5_PAD8,
    inout L5_PAD9,
    inout L5_PAD10,
    inout L5_PAD11,
    inout L5_PAD12,
    inout L5_PAD13,
    inout L5_PAD14,
    inout L5_PAD15,
    inout L5_PAD16,
    inout L5_PAD17,
    inout L5_PAD18,
    inout L5_PAD19,
    inout L5_PAD20,
    inout L5_PAD21,
    inout L5_PAD22,
    inout L5_PAD23,
    inout L5_PAD24,
    inout L5_PAD25,
    inout L5_PAD26,
    inout L5_PAD27,
    inout L5_PAD28,
    inout L5_PAD29,
    inout L5_PAD30,
    inout L5_PAD31,
    inout L5_PAD32,
    inout L5_PAD33,
    inout L5_PAD34,
    inout L5_PAD35,
    inout L5_PAD36,
    inout L5_PAD37,
    inout L5_PAD38,
    inout L5_PAD39,
    inout L6_PAD0,
    inout L6_PAD1,
    inout L6_PAD2,
    inout L6_PAD3,
    inout L6_PAD4,
    inout L6_PAD5,
    inout L6_PAD6,
    inout L6_PAD7,
    inout L6_PAD8,
    inout L6_PAD9,
    inout L6_PAD10,
    inout L6_PAD11,
    inout L6_PAD12,
    inout L6_PAD13,
    inout L6_PAD14,
    inout L6_PAD15,
    inout L6_PAD16,
    inout L6_PAD17,
    inout L6_PAD18,
    inout L6_PAD19,
    inout L6_PAD20,
    inout L6_PAD21,
    inout L6_PAD22,
    inout L6_PAD23,
    inout L6_PAD24,
    inout L6_PAD25,
    inout L6_PAD26,
    inout L6_PAD27,
    inout L6_PAD28,
    inout L6_PAD29,
    inout L6_PAD30,
    inout L6_PAD31,
    inout L6_PAD32,
    inout L6_PAD33,
    inout L6_PAD34,
    inout L6_PAD35,
    inout L6_PAD36,
    inout L6_PAD37,
    inout L6_PAD38,
    inout L6_PAD39,
    inout R0_PAD0,
    inout R0_PAD1,
    inout R0_PAD2,
    inout R0_PAD3,
    inout R0_PAD4,
    inout R0_PAD5,
    inout R0_PAD6,
    inout R0_PAD7,
    inout R0_PAD8,
    inout R0_PAD9,
    inout R0_PAD10,
    inout R0_PAD11,
    inout R0_PAD12,
    inout R0_PAD13,
    inout R0_PAD14,
    inout R0_PAD15,
    inout R0_PAD16,
    inout R0_PAD17,
    inout R0_PAD18,
    inout R0_PAD19,
    inout R0_PAD20,
    inout R0_PAD21,
    inout R0_PAD22,
    inout R0_PAD23,
    inout R0_PAD24,
    inout R0_PAD25,
    inout R0_PAD26,
    inout R0_PAD27,
    inout R0_PAD28,
    inout R0_PAD29,
    inout R0_PAD30,
    inout R0_PAD31,
    inout R0_PAD32,
    inout R0_PAD33,
    inout R0_PAD34,
    inout R0_PAD35,
    inout R0_PAD36,
    inout R0_PAD37,
    inout R0_PAD38,
    inout R0_PAD39,
    inout R1_PAD0,
    inout R1_PAD1,
    inout R1_PAD2,
    inout R1_PAD3,
    inout R1_PAD4,
    inout R1_PAD5,
    inout R1_PAD6,
    inout R1_PAD7,
    inout R1_PAD8,
    inout R1_PAD9,
    inout R1_PAD10,
    inout R1_PAD11,
    inout R1_PAD12,
    inout R1_PAD13,
    inout R1_PAD14,
    inout R1_PAD15,
    inout R1_PAD16,
    inout R1_PAD17,
    inout R1_PAD18,
    inout R1_PAD19,
    inout R1_PAD20,
    inout R1_PAD21,
    inout R1_PAD22,
    inout R1_PAD23,
    inout R1_PAD24,
    inout R1_PAD25,
    inout R1_PAD26,
    inout R1_PAD27,
    inout R1_PAD28,
    inout R1_PAD29,
    inout R1_PAD30,
    inout R1_PAD31,
    inout R1_PAD32,
    inout R1_PAD33,
    inout R1_PAD34,
    inout R1_PAD35,
    inout R1_PAD36,
    inout R1_PAD37,
    inout R1_PAD38,
    inout R1_PAD39,
    inout R2_PAD0,
    inout R2_PAD1,
    inout R2_PAD2,
    inout R2_PAD3,
    inout R2_PAD4,
    inout R2_PAD5,
    inout R2_PAD6,
    inout R2_PAD7,
    inout R2_PAD8,
    inout R2_PAD9,
    inout R2_PAD10,
    inout R2_PAD11,
    inout R2_PAD12,
    inout R2_PAD13,
    inout R2_PAD14,
    inout R2_PAD15,
    inout R2_PAD16,
    inout R2_PAD17,
    inout R2_PAD18,
    inout R2_PAD19,
    inout R2_PAD20,
    inout R2_PAD21,
    inout R2_PAD22,
    inout R2_PAD23,
    inout R2_PAD24,
    inout R2_PAD25,
    inout R2_PAD26,
    inout R2_PAD27,
    inout R2_PAD28,
    inout R2_PAD29,
    inout R2_PAD30,
    inout R2_PAD31,
    inout R2_PAD32,
    inout R2_PAD33,
    inout R2_PAD34,
    inout R2_PAD35,
    inout R2_PAD36,
    inout R2_PAD37,
    inout R2_PAD38,
    inout R2_PAD39,
    inout R3_PAD0,
    inout R3_PAD1,
    inout R3_PAD2,
    inout R3_PAD3,
    inout R3_PAD4,
    inout R3_PAD5,
    inout R3_PAD6,
    inout R3_PAD7,
    inout R3_PAD8,
    inout R3_PAD9,
    inout R3_PAD10,
    inout R3_PAD11,
    inout R3_PAD12,
    inout R3_PAD13,
    inout R3_PAD14,
    inout R3_PAD15,
    inout R3_PAD16,
    inout R3_PAD17,
    inout R3_PAD18,
    inout R3_PAD19,
    inout R3_PAD20,
    inout R3_PAD21,
    inout R3_PAD22,
    inout R3_PAD23,
    inout R3_PAD24,
    inout R3_PAD25,
    inout R3_PAD26,
    inout R3_PAD27,
    inout R3_PAD28,
    inout R3_PAD29,
    inout R3_PAD30,
    inout R3_PAD31,
    inout R3_PAD32,
    inout R3_PAD33,
    inout R3_PAD34,
    inout R3_PAD35,
    inout R3_PAD36,
    inout R3_PAD37,
    inout R3_PAD38,
    inout R3_PAD39,
    inout R4_PAD0,
    inout R4_PAD1,
    inout R4_PAD2,
    inout R4_PAD3,
    inout R4_PAD4,
    inout R4_PAD5,
    inout R4_PAD6,
    inout R4_PAD7,
    inout R4_PAD8,
    inout R4_PAD9,
    inout R4_PAD10,
    inout R4_PAD11,
    inout R4_PAD12,
    inout R4_PAD13,
    inout R4_PAD14,
    inout R4_PAD15,
    inout R4_PAD16,
    inout R4_PAD17,
    inout R4_PAD18,
    inout R4_PAD19,
    inout R4_PAD20,
    inout R4_PAD21,
    inout R4_PAD22,
    inout R4_PAD23,
    inout R4_PAD24,
    inout R4_PAD25,
    inout R4_PAD26,
    inout R4_PAD27,
    inout R4_PAD28,
    inout R4_PAD29,
    inout R4_PAD30,
    inout R4_PAD31,
    inout R4_PAD32,
    inout R4_PAD33,
    inout R4_PAD34,
    inout R4_PAD35,
    inout R4_PAD36,
    inout R4_PAD37,
    inout R4_PAD38,
    inout R4_PAD39,
    inout R5_PAD0,
    inout R5_PAD1,
    inout R5_PAD2,
    inout R5_PAD3,
    inout R5_PAD4,
    inout R5_PAD5,
    inout R5_PAD6,
    inout R5_PAD7,
    inout R5_PAD8,
    inout R5_PAD9,
    inout R5_PAD10,
    inout R5_PAD11,
    inout R5_PAD12,
    inout R5_PAD13,
    inout R5_PAD14,
    inout R5_PAD15,
    inout R5_PAD16,
    inout R5_PAD17,
    inout R5_PAD18,
    inout R5_PAD19,
    inout R5_PAD20,
    inout R5_PAD21,
    inout R5_PAD22,
    inout R5_PAD23,
    inout R5_PAD24,
    inout R5_PAD25,
    inout R5_PAD26,
    inout R5_PAD27,
    inout R5_PAD28,
    inout R5_PAD29,
    inout R5_PAD30,
    inout R5_PAD31,
    inout R5_PAD32,
    inout R5_PAD33,
    inout R5_PAD34,
    inout R5_PAD35,
    inout R5_PAD36,
    inout R5_PAD37,
    inout R5_PAD38,
    inout R5_PAD39


     ) 

}; // end of architecture device PGL200ES

library work;
use pgl_defs,pgl200es_defs;

structure arch_nl generate_grid of PGL200ES
{
    unsigned int X,Y;
    X = NUM_GRID_X * 177;
    Y = NUM_GRID_Y * 249;
   
    generate ( X # Y ) of site stARCH
        {
            // DEBUG
            // printf("***");
            // printf("*** Generating architectural grid (%d by %d).", MAX_X, MAX_Y);
            // printf("***");
        };

    wire ntVDD11, ntVSS, ntVSSA, ntVSSA_PLL0, ntVSSA_PLL1, ntVSSA_PLL2, ntVSSA_PLL3, ntVSSA_PLL4, ntVSSA_PLL5;
    wire ntVSSA_PLL6 ;
    wire ntVSSA_PLL7 ;
    wire ntVSSA_PLL8 ;
    wire ntVSSA_PLL9 ;
    wire ntVSSA_PLL10 ;
    wire ntVSSA_PLL11 ;
    wire ntVSSA_PLL12 ;
    wire ntVSSA_PLL13 ;
    wire ntVSSA_PLL14 ;
    wire ntVSSA_PLL15 ;
    wire ntVDD33, ntVDD33A, ntVDD33A_PLL; 
    wire ntVDDIOL0;
    wire ntVDDIOL1;
    wire ntVDDIOL2;
    wire ntVDDIOL3;
    wire ntVDDIOL4;
    wire ntVDDIOL5;
    wire ntVDDIOL6;
    wire ntVSSIOL0;
    wire ntVSSIOL1;
    wire ntVSSIOL2;
    wire ntVSSIOL3;
    wire ntVSSIOL4;
    wire ntVSSIOL5;
    wire ntVSSIOL6;
    wire ntVDDIOR0;
    wire ntVDDIOR1;
    wire ntVDDIOR2;
    wire ntVDDIOR3;
    wire ntVDDIOR4;
    wire ntVDDIOR5;
    wire ntVSSIOR0;
    wire ntVSSIOR1;
    wire ntVSSIOR2;
    wire ntVSSIOR3;
    wire ntVSSIOR4;
    wire ntVSSIOR5;
    wire ntCFG_DONE, ntRST_N;
    wire ntTCK, ntTMS, ntTDI, ntTDO;
    wire ntREXT;

    wire ntCFG_I_FCLK;
    wire ntI_D0;
    wire ntI_D1;
    wire ntI_D2;
    wire ntI_D3;
    wire ntI_FCS_N;
    wire ntPAD_PLL_TEST_0;
    wire ntPAD_PLL_TEST_1;
    wire ntPAD_REFCLKN_0;
    wire ntPAD_REFCLKN_1;
    wire ntPAD_REFCLKP_0;
    wire ntPAD_REFCLKP_1;
    wire ntPAD_RX_SDN0;
    wire ntPAD_RX_SDN1;
    wire ntPAD_RX_SDN2;
    wire ntPAD_RX_SDN3;
    wire ntPAD_RX_SDP0;
    wire ntPAD_RX_SDP1;
    wire ntPAD_RX_SDP2;
    wire ntPAD_RX_SDP3;
    wire ntPAD_TX_SDN0;
    wire ntPAD_TX_SDN1;
    wire ntPAD_TX_SDN2;
    wire ntPAD_TX_SDN3;
    wire ntPAD_TX_SDP0;
    wire ntPAD_TX_SDP1;
    wire ntPAD_TX_SDP2;
    wire ntPAD_TX_SDP3;
    wire ntVA0;
    wire ntVA1;
    wire ntVDDA25_PLL;
    wire ntVDDA_PLL;
    wire ntVDDEFUSE;
    wire ntVDD_GXB;
    wire ntVDDIOCFG;
    wire ntVREF_EXT;
    wire ntVSS_GXB;
    wire ntVSSIOCFG;
    wire ntL0_PAD0;
    wire ntL0_PAD1;
    wire ntL0_PAD2;
    wire ntL0_PAD3;
    wire ntL0_PAD4;
    wire ntL0_PAD5;
    wire ntL0_PAD6;
    wire ntL0_PAD7;
    wire ntL0_PAD8;
    wire ntL0_PAD9;
    wire ntL0_PAD10;
    wire ntL0_PAD11;
    wire ntL0_PAD12;
    wire ntL0_PAD13;
    wire ntL0_PAD14;
    wire ntL0_PAD15;
    wire ntL0_PAD16;
    wire ntL0_PAD17;
    wire ntL0_PAD18;
    wire ntL0_PAD19;
    wire ntL0_PAD20;
    wire ntL0_PAD21;
    wire ntL0_PAD22;
    wire ntL0_PAD23;
    wire ntL0_PAD24;
    wire ntL0_PAD25;
    wire ntL0_PAD26;
    wire ntL0_PAD27;
    wire ntL0_PAD28;
    wire ntL0_PAD29;
    wire ntL0_PAD30;
    wire ntL0_PAD31;
    wire ntL0_PAD32;
    wire ntL0_PAD33;
    wire ntL0_PAD34;
    wire ntL0_PAD35;
    wire ntL0_PAD36;
    wire ntL0_PAD37;
    wire ntL0_PAD38;
    wire ntL0_PAD39;
    wire ntL1_PAD0;
    wire ntL1_PAD1;
    wire ntL1_PAD2;
    wire ntL1_PAD3;
    wire ntL1_PAD4;
    wire ntL1_PAD5;
    wire ntL1_PAD6;
    wire ntL1_PAD7;
    wire ntL1_PAD8;
    wire ntL1_PAD9;
    wire ntL1_PAD10;
    wire ntL1_PAD11;
    wire ntL1_PAD12;
    wire ntL1_PAD13;
    wire ntL1_PAD14;
    wire ntL1_PAD15;
    wire ntL1_PAD16;
    wire ntL1_PAD17;
    wire ntL1_PAD18;
    wire ntL1_PAD19;
    wire ntL1_PAD20;
    wire ntL1_PAD21;
    wire ntL1_PAD22;
    wire ntL1_PAD23;
    wire ntL1_PAD24;
    wire ntL1_PAD25;
    wire ntL1_PAD26;
    wire ntL1_PAD27;
    wire ntL1_PAD28;
    wire ntL1_PAD29;
    wire ntL1_PAD30;
    wire ntL1_PAD31;
    wire ntL1_PAD32;
    wire ntL1_PAD33;
    wire ntL1_PAD34;
    wire ntL1_PAD35;
    wire ntL1_PAD36;
    wire ntL1_PAD37;
    wire ntL1_PAD38;
    wire ntL1_PAD39;
    wire ntL2_PAD0;
    wire ntL2_PAD1;
    wire ntL2_PAD2;
    wire ntL2_PAD3;
    wire ntL2_PAD4;
    wire ntL2_PAD5;
    wire ntL2_PAD6;
    wire ntL2_PAD7;
    wire ntL2_PAD8;
    wire ntL2_PAD9;
    wire ntL2_PAD10;
    wire ntL2_PAD11;
    wire ntL2_PAD12;
    wire ntL2_PAD13;
    wire ntL2_PAD14;
    wire ntL2_PAD15;
    wire ntL2_PAD16;
    wire ntL2_PAD17;
    wire ntL2_PAD18;
    wire ntL2_PAD19;
    wire ntL2_PAD20;
    wire ntL2_PAD21;
    wire ntL2_PAD22;
    wire ntL2_PAD23;
    wire ntL2_PAD24;
    wire ntL2_PAD25;
    wire ntL2_PAD26;
    wire ntL2_PAD27;
    wire ntL2_PAD28;
    wire ntL2_PAD29;
    wire ntL2_PAD30;
    wire ntL2_PAD31;
    wire ntL2_PAD32;
    wire ntL2_PAD33;
    wire ntL2_PAD34;
    wire ntL2_PAD35;
    wire ntL2_PAD36;
    wire ntL2_PAD37;
    wire ntL2_PAD38;
    wire ntL2_PAD39;

    wire ntL3_PAD20;
    wire ntL3_PAD21;
    wire ntL3_PAD22;
    wire ntL3_PAD23;
    wire ntL3_PAD24;
    wire ntL3_PAD25;
    wire ntL3_PAD26;
    wire ntL3_PAD27;
    wire ntL3_PAD28;
    wire ntL3_PAD29;
    wire ntL3_PAD30;
    wire ntL3_PAD31;
    wire ntL3_PAD32;
    wire ntL3_PAD33;
    wire ntL3_PAD34;
    wire ntL3_PAD35;
    wire ntL3_PAD36;
    wire ntL3_PAD37;
    wire ntL3_PAD38;
    wire ntL3_PAD39;

    wire ntL4_PAD0;
    wire ntL4_PAD1;
    wire ntL4_PAD2;
    wire ntL4_PAD3;
    wire ntL4_PAD4;
    wire ntL4_PAD5;
    wire ntL4_PAD6;
    wire ntL4_PAD7;
    wire ntL4_PAD8;
    wire ntL4_PAD9;
    wire ntL4_PAD10;
    wire ntL4_PAD11;
    wire ntL4_PAD12;
    wire ntL4_PAD13;
    wire ntL4_PAD14;
    wire ntL4_PAD15;
    wire ntL4_PAD16;
    wire ntL4_PAD17;
    wire ntL4_PAD18;
    wire ntL4_PAD19;
    wire ntL4_PAD20;
    wire ntL4_PAD21;
    wire ntL4_PAD22;
    wire ntL4_PAD23;
    wire ntL4_PAD24;
    wire ntL4_PAD25;
    wire ntL4_PAD26;
    wire ntL4_PAD27;
    wire ntL4_PAD28;
    wire ntL4_PAD29;
    wire ntL4_PAD30;
    wire ntL4_PAD31;
    wire ntL4_PAD32;
    wire ntL4_PAD33;
    wire ntL4_PAD34;
    wire ntL4_PAD35;
    wire ntL4_PAD36;
    wire ntL4_PAD37;
    wire ntL4_PAD38;
    wire ntL4_PAD39;
    wire ntL5_PAD0;
    wire ntL5_PAD1;
    wire ntL5_PAD2;
    wire ntL5_PAD3;
    wire ntL5_PAD4;
    wire ntL5_PAD5;
    wire ntL5_PAD6;
    wire ntL5_PAD7;
    wire ntL5_PAD8;
    wire ntL5_PAD9;
    wire ntL5_PAD10;
    wire ntL5_PAD11;
    wire ntL5_PAD12;
    wire ntL5_PAD13;
    wire ntL5_PAD14;
    wire ntL5_PAD15;
    wire ntL5_PAD16;
    wire ntL5_PAD17;
    wire ntL5_PAD18;
    wire ntL5_PAD19;
    wire ntL5_PAD20;
    wire ntL5_PAD21;
    wire ntL5_PAD22;
    wire ntL5_PAD23;
    wire ntL5_PAD24;
    wire ntL5_PAD25;
    wire ntL5_PAD26;
    wire ntL5_PAD27;
    wire ntL5_PAD28;
    wire ntL5_PAD29;
    wire ntL5_PAD30;
    wire ntL5_PAD31;
    wire ntL5_PAD32;
    wire ntL5_PAD33;
    wire ntL5_PAD34;
    wire ntL5_PAD35;
    wire ntL5_PAD36;
    wire ntL5_PAD37;
    wire ntL5_PAD38;
    wire ntL5_PAD39;
    wire ntL6_PAD0;
    wire ntL6_PAD1;
    wire ntL6_PAD2;
    wire ntL6_PAD3;
    wire ntL6_PAD4;
    wire ntL6_PAD5;
    wire ntL6_PAD6;
    wire ntL6_PAD7;
    wire ntL6_PAD8;
    wire ntL6_PAD9;
    wire ntL6_PAD10;
    wire ntL6_PAD11;
    wire ntL6_PAD12;
    wire ntL6_PAD13;
    wire ntL6_PAD14;
    wire ntL6_PAD15;
    wire ntL6_PAD16;
    wire ntL6_PAD17;
    wire ntL6_PAD18;
    wire ntL6_PAD19;
    wire ntL6_PAD20;
    wire ntL6_PAD21;
    wire ntL6_PAD22;
    wire ntL6_PAD23;
    wire ntL6_PAD24;
    wire ntL6_PAD25;
    wire ntL6_PAD26;
    wire ntL6_PAD27;
    wire ntL6_PAD28;
    wire ntL6_PAD29;
    wire ntL6_PAD30;
    wire ntL6_PAD31;
    wire ntL6_PAD32;
    wire ntL6_PAD33;
    wire ntL6_PAD34;
    wire ntL6_PAD35;
    wire ntL6_PAD36;
    wire ntL6_PAD37;
    wire ntL6_PAD38;
    wire ntL6_PAD39;

    wire ntR0_PAD0;
    wire ntR0_PAD1;
    wire ntR0_PAD2;
    wire ntR0_PAD3;
    wire ntR0_PAD4;
    wire ntR0_PAD5;
    wire ntR0_PAD6;
    wire ntR0_PAD7;
    wire ntR0_PAD8;
    wire ntR0_PAD9;
    wire ntR0_PAD10;
    wire ntR0_PAD11;
    wire ntR0_PAD12;
    wire ntR0_PAD13;
    wire ntR0_PAD14;
    wire ntR0_PAD15;
    wire ntR0_PAD16;
    wire ntR0_PAD17;
    wire ntR0_PAD18;
    wire ntR0_PAD19;
    wire ntR0_PAD20;
    wire ntR0_PAD21;
    wire ntR0_PAD22;
    wire ntR0_PAD23;
    wire ntR0_PAD24;
    wire ntR0_PAD25;
    wire ntR0_PAD26;
    wire ntR0_PAD27;
    wire ntR0_PAD28;
    wire ntR0_PAD29;
    wire ntR0_PAD30;
    wire ntR0_PAD31;
    wire ntR0_PAD32;
    wire ntR0_PAD33;
    wire ntR0_PAD34;
    wire ntR0_PAD35;
    wire ntR0_PAD36;
    wire ntR0_PAD37;
    wire ntR0_PAD38;
    wire ntR0_PAD39;
    wire ntR1_PAD0;
    wire ntR1_PAD1;
    wire ntR1_PAD2;
    wire ntR1_PAD3;
    wire ntR1_PAD4;
    wire ntR1_PAD5;
    wire ntR1_PAD6;
    wire ntR1_PAD7;
    wire ntR1_PAD8;
    wire ntR1_PAD9;
    wire ntR1_PAD10;
    wire ntR1_PAD11;
    wire ntR1_PAD12;
    wire ntR1_PAD13;
    wire ntR1_PAD14;
    wire ntR1_PAD15;
    wire ntR1_PAD16;
    wire ntR1_PAD17;
    wire ntR1_PAD18;
    wire ntR1_PAD19;
    wire ntR1_PAD20;
    wire ntR1_PAD21;
    wire ntR1_PAD22;
    wire ntR1_PAD23;
    wire ntR1_PAD24;
    wire ntR1_PAD25;
    wire ntR1_PAD26;
    wire ntR1_PAD27;
    wire ntR1_PAD28;
    wire ntR1_PAD29;
    wire ntR1_PAD30;
    wire ntR1_PAD31;
    wire ntR1_PAD32;
    wire ntR1_PAD33;
    wire ntR1_PAD34;
    wire ntR1_PAD35;
    wire ntR1_PAD36;
    wire ntR1_PAD37;
    wire ntR1_PAD38;
    wire ntR1_PAD39;
    wire ntR2_PAD0;
    wire ntR2_PAD1;
    wire ntR2_PAD2;
    wire ntR2_PAD3;
    wire ntR2_PAD4;
    wire ntR2_PAD5;
    wire ntR2_PAD6;
    wire ntR2_PAD7;
    wire ntR2_PAD8;
    wire ntR2_PAD9;
    wire ntR2_PAD10;
    wire ntR2_PAD11;
    wire ntR2_PAD12;
    wire ntR2_PAD13;
    wire ntR2_PAD14;
    wire ntR2_PAD15;
    wire ntR2_PAD16;
    wire ntR2_PAD17;
    wire ntR2_PAD18;
    wire ntR2_PAD19;
    wire ntR2_PAD20;
    wire ntR2_PAD21;
    wire ntR2_PAD22;
    wire ntR2_PAD23;
    wire ntR2_PAD24;
    wire ntR2_PAD25;
    wire ntR2_PAD26;
    wire ntR2_PAD27;
    wire ntR2_PAD28;
    wire ntR2_PAD29;
    wire ntR2_PAD30;
    wire ntR2_PAD31;
    wire ntR2_PAD32;
    wire ntR2_PAD33;
    wire ntR2_PAD34;
    wire ntR2_PAD35;
    wire ntR2_PAD36;
    wire ntR2_PAD37;
    wire ntR2_PAD38;
    wire ntR2_PAD39;
    wire ntR3_PAD0;
    wire ntR3_PAD1;
    wire ntR3_PAD2;
    wire ntR3_PAD3;
    wire ntR3_PAD4;
    wire ntR3_PAD5;
    wire ntR3_PAD6;
    wire ntR3_PAD7;
    wire ntR3_PAD8;
    wire ntR3_PAD9;
    wire ntR3_PAD10;
    wire ntR3_PAD11;
    wire ntR3_PAD12;
    wire ntR3_PAD13;
    wire ntR3_PAD14;
    wire ntR3_PAD15;
    wire ntR3_PAD16;
    wire ntR3_PAD17;
    wire ntR3_PAD18;
    wire ntR3_PAD19;
    wire ntR3_PAD20;
    wire ntR3_PAD21;
    wire ntR3_PAD22;
    wire ntR3_PAD23;
    wire ntR3_PAD24;
    wire ntR3_PAD25;
    wire ntR3_PAD26;
    wire ntR3_PAD27;
    wire ntR3_PAD28;
    wire ntR3_PAD29;
    wire ntR3_PAD30;
    wire ntR3_PAD31;
    wire ntR3_PAD32;
    wire ntR3_PAD33;
    wire ntR3_PAD34;
    wire ntR3_PAD35;
    wire ntR3_PAD36;
    wire ntR3_PAD37;
    wire ntR3_PAD38;
    wire ntR3_PAD39;
    wire ntR4_PAD0;
    wire ntR4_PAD1;
    wire ntR4_PAD2;
    wire ntR4_PAD3;
    wire ntR4_PAD4;
    wire ntR4_PAD5;
    wire ntR4_PAD6;
    wire ntR4_PAD7;
    wire ntR4_PAD8;
    wire ntR4_PAD9;
    wire ntR4_PAD10;
    wire ntR4_PAD11;
    wire ntR4_PAD12;
    wire ntR4_PAD13;
    wire ntR4_PAD14;
    wire ntR4_PAD15;
    wire ntR4_PAD16;
    wire ntR4_PAD17;
    wire ntR4_PAD18;
    wire ntR4_PAD19;
    wire ntR4_PAD20;
    wire ntR4_PAD21;
    wire ntR4_PAD22;
    wire ntR4_PAD23;
    wire ntR4_PAD24;
    wire ntR4_PAD25;
    wire ntR4_PAD26;
    wire ntR4_PAD27;
    wire ntR4_PAD28;
    wire ntR4_PAD29;
    wire ntR4_PAD30;
    wire ntR4_PAD31;
    wire ntR4_PAD32;
    wire ntR4_PAD33;
    wire ntR4_PAD34;
    wire ntR4_PAD35;
    wire ntR4_PAD36;
    wire ntR4_PAD37;
    wire ntR4_PAD38;
    wire ntR4_PAD39;
    wire ntR5_PAD0;
    wire ntR5_PAD1;
    wire ntR5_PAD2;
    wire ntR5_PAD3;
    wire ntR5_PAD4;
    wire ntR5_PAD5;
    wire ntR5_PAD6;
    wire ntR5_PAD7;
    wire ntR5_PAD8;
    wire ntR5_PAD9;
    wire ntR5_PAD10;
    wire ntR5_PAD11;
    wire ntR5_PAD12;
    wire ntR5_PAD13;
    wire ntR5_PAD14;
    wire ntR5_PAD15;
    wire ntR5_PAD16;
    wire ntR5_PAD17;
    wire ntR5_PAD18;
    wire ntR5_PAD19;
    wire ntR5_PAD20;
    wire ntR5_PAD21;
    wire ntR5_PAD22;
    wire ntR5_PAD23;
    wire ntR5_PAD24;
    wire ntR5_PAD25;
    wire ntR5_PAD26;
    wire ntR5_PAD27;
    wire ntR5_PAD28;
    wire ntR5_PAD29;
    wire ntR5_PAD30;
    wire ntR5_PAD31;
    wire ntR5_PAD32;
    wire ntR5_PAD33;
    wire ntR5_PAD34;
    wire ntR5_PAD35;
    wire ntR5_PAD36;
    wire ntR5_PAD37;
    wire ntR5_PAD38;
    wire ntR5_PAD39;


    ntVDD11          <= VDD11;
    ntVSS            <= VSS;
    ntVSSA           <= VSSA;
    ntVSSA_PLL0      <= VSSA_PLL0;
    ntVSSA_PLL1      <= VSSA_PLL1;
    ntVSSA_PLL2      <= VSSA_PLL2;
    ntVSSA_PLL3      <= VSSA_PLL3;
    ntVSSA_PLL4      <= VSSA_PLL4;
    ntVSSA_PLL5      <= VSSA_PLL5;
    ntVSSA_PLL6      <= VSSA_PLL6;
    ntVSSA_PLL7      <= VSSA_PLL7;
    ntVSSA_PLL8      <= VSSA_PLL8;
    ntVSSA_PLL9      <= VSSA_PLL9;
    ntVSSA_PLL10      <= VSSA_PLL10;
    ntVSSA_PLL11      <= VSSA_PLL11;
    ntVSSA_PLL12      <= VSSA_PLL12;
    ntVSSA_PLL13      <= VSSA_PLL13;
    ntVSSA_PLL14      <= VSSA_PLL14;
    ntVSSA_PLL15      <= VSSA_PLL15;
    ntVDD33          <= VDD33;
    ntVDD33A         <= VDD33A;
    ntVDD33A_PLL     <= VDD33A_PLL;

    ntVDDIOL0        <= VDDIOL0;
    ntVDDIOL1        <= VDDIOL1;
    ntVDDIOL2        <= VDDIOL2;
    ntVDDIOL3        <= VDDIOL3;
    ntVDDIOL4        <= VDDIOL4;
    ntVDDIOL5        <= VDDIOL5;
    ntVDDIOL6        <= VDDIOL6;
    ntVSSIOL0        <= VSSIOL0;
    ntVSSIOL1        <= VSSIOL1;
    ntVSSIOL2        <= VSSIOL2;
    ntVSSIOL3        <= VSSIOL3;
    ntVSSIOL4        <= VSSIOL4;
    ntVSSIOL5        <= VSSIOL5;
    ntVSSIOL6        <= VSSIOL6;
    ntVDDIOR0        <= VDDIOR0;
    ntVDDIOR1        <= VDDIOR1;
    ntVDDIOR2        <= VDDIOR2;
    ntVDDIOR3        <= VDDIOR3;
    ntVDDIOR4        <= VDDIOR4;
    ntVDDIOR5        <= VDDIOR5;
    ntVSSIOR0        <= VSSIOR0;
    ntVSSIOR1        <= VSSIOR1;
    ntVSSIOR2        <= VSSIOR2;
    ntVSSIOR3        <= VSSIOR3;
    ntVSSIOR4        <= VSSIOR4;
    ntVSSIOR5        <= VSSIOR5;

    ntCFG_DONE       <= CFG_DONE;
    ntRST_N          <= RST_N;
    ntTCK            <= TCK;
    ntTMS            <= TMS;
    ntTDI            <= TDI;
    ntTDO            <= TDO;
    ntREXT           <= REXT;
    ntCFG_I_FCLK  <= CFG_I_FCLK;
    ntI_D0  <= I_D0;
    ntI_D1  <= I_D1;
    ntI_D2  <= I_D2;
    ntI_D3  <= I_D3;
    ntI_FCS_N  <= I_FCS_N;
    ntPAD_PLL_TEST_0  <= PAD_PLL_TEST_0;
    ntPAD_PLL_TEST_1  <= PAD_PLL_TEST_1;
    ntPAD_REFCLKN_0  <= PAD_REFCLKN_0;
    ntPAD_REFCLKN_1  <= PAD_REFCLKN_1;
    ntPAD_REFCLKP_0  <= PAD_REFCLKP_0;
    ntPAD_REFCLKP_1  <= PAD_REFCLKP_1;
    ntPAD_RX_SDN0  <= PAD_RX_SDN0;
    ntPAD_RX_SDN1  <= PAD_RX_SDN1;
    ntPAD_RX_SDN2  <= PAD_RX_SDN2;
    ntPAD_RX_SDN3  <= PAD_RX_SDN3;
    ntPAD_RX_SDP0  <= PAD_RX_SDP0;
    ntPAD_RX_SDP1  <= PAD_RX_SDP1;
    ntPAD_RX_SDP2  <= PAD_RX_SDP2;
    ntPAD_RX_SDP3  <= PAD_RX_SDP3;
    ntPAD_TX_SDN0  <= PAD_TX_SDN0;
    ntPAD_TX_SDN1  <= PAD_TX_SDN1;
    ntPAD_TX_SDN2  <= PAD_TX_SDN2;
    ntPAD_TX_SDN3  <= PAD_TX_SDN3;
    ntPAD_TX_SDP0  <= PAD_TX_SDP0;
    ntPAD_TX_SDP1  <= PAD_TX_SDP1;
    ntPAD_TX_SDP2  <= PAD_TX_SDP2;
    ntPAD_TX_SDP3  <= PAD_TX_SDP3;
    ntVA0  <= VA0;
    ntVA1  <= VA1;
    ntVDDA25_PLL  <= VDDA25_PLL;
    ntVDDA_PLL  <= VDDA_PLL;
    ntVDDEFUSE  <= VDDEFUSE;
    ntVDD_GXB  <= VDD_GXB;
    ntVDDIOCFG  <= VDDIOCFG;
    ntVREF_EXT  <= VREF_EXT;
    ntVSS_GXB  <= VSS_GXB;
    ntVSSIOCFG  <= VSSIOCFG;

    ntL0_PAD0 <= L0_PAD0;
    ntL0_PAD1 <= L0_PAD1;
    ntL0_PAD2 <= L0_PAD2;
    ntL0_PAD3 <= L0_PAD3;
    ntL0_PAD4 <= L0_PAD4;
    ntL0_PAD5 <= L0_PAD5;
    ntL0_PAD6 <= L0_PAD6;
    ntL0_PAD7 <= L0_PAD7;
    ntL0_PAD8 <= L0_PAD8;
    ntL0_PAD9 <= L0_PAD9;
    ntL0_PAD10 <= L0_PAD10;
    ntL0_PAD11 <= L0_PAD11;
    ntL0_PAD12 <= L0_PAD12;
    ntL0_PAD13 <= L0_PAD13;
    ntL0_PAD14 <= L0_PAD14;
    ntL0_PAD15 <= L0_PAD15;
    ntL0_PAD16 <= L0_PAD16;
    ntL0_PAD17 <= L0_PAD17;
    ntL0_PAD18 <= L0_PAD18;
    ntL0_PAD19 <= L0_PAD19;
    ntL0_PAD20 <= L0_PAD20;
    ntL0_PAD21 <= L0_PAD21;
    ntL0_PAD22 <= L0_PAD22;
    ntL0_PAD23 <= L0_PAD23;
    ntL0_PAD24 <= L0_PAD24;
    ntL0_PAD25 <= L0_PAD25;
    ntL0_PAD26 <= L0_PAD26;
    ntL0_PAD27 <= L0_PAD27;
    ntL0_PAD28 <= L0_PAD28;
    ntL0_PAD29 <= L0_PAD29;
    ntL0_PAD30 <= L0_PAD30;
    ntL0_PAD31 <= L0_PAD31;
    ntL0_PAD32 <= L0_PAD32;
    ntL0_PAD33 <= L0_PAD33;
    ntL0_PAD34 <= L0_PAD34;
    ntL0_PAD35 <= L0_PAD35;
    ntL0_PAD36 <= L0_PAD36;
    ntL0_PAD37 <= L0_PAD37;
    ntL0_PAD38 <= L0_PAD38;
    ntL0_PAD39 <= L0_PAD39;
    ntL1_PAD0 <= L1_PAD0;
    ntL1_PAD1 <= L1_PAD1;
    ntL1_PAD2 <= L1_PAD2;
    ntL1_PAD3 <= L1_PAD3;
    ntL1_PAD4 <= L1_PAD4;
    ntL1_PAD5 <= L1_PAD5;
    ntL1_PAD6 <= L1_PAD6;
    ntL1_PAD7 <= L1_PAD7;
    ntL1_PAD8 <= L1_PAD8;
    ntL1_PAD9 <= L1_PAD9;
    ntL1_PAD10 <= L1_PAD10;
    ntL1_PAD11 <= L1_PAD11;
    ntL1_PAD12 <= L1_PAD12;
    ntL1_PAD13 <= L1_PAD13;
    ntL1_PAD14 <= L1_PAD14;
    ntL1_PAD15 <= L1_PAD15;
    ntL1_PAD16 <= L1_PAD16;
    ntL1_PAD17 <= L1_PAD17;
    ntL1_PAD18 <= L1_PAD18;
    ntL1_PAD19 <= L1_PAD19;
    ntL1_PAD20 <= L1_PAD20;
    ntL1_PAD21 <= L1_PAD21;
    ntL1_PAD22 <= L1_PAD22;
    ntL1_PAD23 <= L1_PAD23;
    ntL1_PAD24 <= L1_PAD24;
    ntL1_PAD25 <= L1_PAD25;
    ntL1_PAD26 <= L1_PAD26;
    ntL1_PAD27 <= L1_PAD27;
    ntL1_PAD28 <= L1_PAD28;
    ntL1_PAD29 <= L1_PAD29;
    ntL1_PAD30 <= L1_PAD30;
    ntL1_PAD31 <= L1_PAD31;
    ntL1_PAD32 <= L1_PAD32;
    ntL1_PAD33 <= L1_PAD33;
    ntL1_PAD34 <= L1_PAD34;
    ntL1_PAD35 <= L1_PAD35;
    ntL1_PAD36 <= L1_PAD36;
    ntL1_PAD37 <= L1_PAD37;
    ntL1_PAD38 <= L1_PAD38;
    ntL1_PAD39 <= L1_PAD39;
    ntL2_PAD0 <= L2_PAD0;
    ntL2_PAD1 <= L2_PAD1;
    ntL2_PAD2 <= L2_PAD2;
    ntL2_PAD3 <= L2_PAD3;
    ntL2_PAD4 <= L2_PAD4;
    ntL2_PAD5 <= L2_PAD5;
    ntL2_PAD6 <= L2_PAD6;
    ntL2_PAD7 <= L2_PAD7;
    ntL2_PAD8 <= L2_PAD8;
    ntL2_PAD9 <= L2_PAD9;
    ntL2_PAD10 <= L2_PAD10;
    ntL2_PAD11 <= L2_PAD11;
    ntL2_PAD12 <= L2_PAD12;
    ntL2_PAD13 <= L2_PAD13;
    ntL2_PAD14 <= L2_PAD14;
    ntL2_PAD15 <= L2_PAD15;
    ntL2_PAD16 <= L2_PAD16;
    ntL2_PAD17 <= L2_PAD17;
    ntL2_PAD18 <= L2_PAD18;
    ntL2_PAD19 <= L2_PAD19;
    ntL2_PAD20 <= L2_PAD20;
    ntL2_PAD21 <= L2_PAD21;
    ntL2_PAD22 <= L2_PAD22;
    ntL2_PAD23 <= L2_PAD23;
    ntL2_PAD24 <= L2_PAD24;
    ntL2_PAD25 <= L2_PAD25;
    ntL2_PAD26 <= L2_PAD26;
    ntL2_PAD27 <= L2_PAD27;
    ntL2_PAD28 <= L2_PAD28;
    ntL2_PAD29 <= L2_PAD29;
    ntL2_PAD30 <= L2_PAD30;
    ntL2_PAD31 <= L2_PAD31;
    ntL2_PAD32 <= L2_PAD32;
    ntL2_PAD33 <= L2_PAD33;
    ntL2_PAD34 <= L2_PAD34;
    ntL2_PAD35 <= L2_PAD35;
    ntL2_PAD36 <= L2_PAD36;
    ntL2_PAD37 <= L2_PAD37;
    ntL2_PAD38 <= L2_PAD38;
    ntL2_PAD39 <= L2_PAD39;
    ntL3_PAD20 <= L3_PAD20;
    ntL3_PAD21 <= L3_PAD21;
    ntL3_PAD22 <= L3_PAD22;
    ntL3_PAD23 <= L3_PAD23;
    ntL3_PAD24 <= L3_PAD24;
    ntL3_PAD25 <= L3_PAD25;
    ntL3_PAD26 <= L3_PAD26;
    ntL3_PAD27 <= L3_PAD27;
    ntL3_PAD28 <= L3_PAD28;
    ntL3_PAD29 <= L3_PAD29;
    ntL3_PAD30 <= L3_PAD30;
    ntL3_PAD31 <= L3_PAD31;
    ntL3_PAD32 <= L3_PAD32;
    ntL3_PAD33 <= L3_PAD33;
    ntL3_PAD34 <= L3_PAD34;
    ntL3_PAD35 <= L3_PAD35;
    ntL3_PAD36 <= L3_PAD36;
    ntL3_PAD37 <= L3_PAD37;
    ntL3_PAD38 <= L3_PAD38;
    ntL3_PAD39 <= L3_PAD39;
    ntL4_PAD0 <= L4_PAD0;
    ntL4_PAD1 <= L4_PAD1;
    ntL4_PAD2 <= L4_PAD2;
    ntL4_PAD3 <= L4_PAD3;
    ntL4_PAD4 <= L4_PAD4;
    ntL4_PAD5 <= L4_PAD5;
    ntL4_PAD6 <= L4_PAD6;
    ntL4_PAD7 <= L4_PAD7;
    ntL4_PAD8 <= L4_PAD8;
    ntL4_PAD9 <= L4_PAD9;
    ntL4_PAD10 <= L4_PAD10;
    ntL4_PAD11 <= L4_PAD11;
    ntL4_PAD12 <= L4_PAD12;
    ntL4_PAD13 <= L4_PAD13;
    ntL4_PAD14 <= L4_PAD14;
    ntL4_PAD15 <= L4_PAD15;
    ntL4_PAD16 <= L4_PAD16;
    ntL4_PAD17 <= L4_PAD17;
    ntL4_PAD18 <= L4_PAD18;
    ntL4_PAD19 <= L4_PAD19;
    ntL4_PAD20 <= L4_PAD20;
    ntL4_PAD21 <= L4_PAD21;
    ntL4_PAD22 <= L4_PAD22;
    ntL4_PAD23 <= L4_PAD23;
    ntL4_PAD24 <= L4_PAD24;
    ntL4_PAD25 <= L4_PAD25;
    ntL4_PAD26 <= L4_PAD26;
    ntL4_PAD27 <= L4_PAD27;
    ntL4_PAD28 <= L4_PAD28;
    ntL4_PAD29 <= L4_PAD29;
    ntL4_PAD30 <= L4_PAD30;
    ntL4_PAD31 <= L4_PAD31;
    ntL4_PAD32 <= L4_PAD32;
    ntL4_PAD33 <= L4_PAD33;
    ntL4_PAD34 <= L4_PAD34;
    ntL4_PAD35 <= L4_PAD35;
    ntL4_PAD36 <= L4_PAD36;
    ntL4_PAD37 <= L4_PAD37;
    ntL4_PAD38 <= L4_PAD38;
    ntL4_PAD39 <= L4_PAD39;
    ntL5_PAD0 <= L5_PAD0;
    ntL5_PAD1 <= L5_PAD1;
    ntL5_PAD2 <= L5_PAD2;
    ntL5_PAD3 <= L5_PAD3;
    ntL5_PAD4 <= L5_PAD4;
    ntL5_PAD5 <= L5_PAD5;
    ntL5_PAD6 <= L5_PAD6;
    ntL5_PAD7 <= L5_PAD7;
    ntL5_PAD8 <= L5_PAD8;
    ntL5_PAD9 <= L5_PAD9;
    ntL5_PAD10 <= L5_PAD10;
    ntL5_PAD11 <= L5_PAD11;
    ntL5_PAD12 <= L5_PAD12;
    ntL5_PAD13 <= L5_PAD13;
    ntL5_PAD14 <= L5_PAD14;
    ntL5_PAD15 <= L5_PAD15;
    ntL5_PAD16 <= L5_PAD16;
    ntL5_PAD17 <= L5_PAD17;
    ntL5_PAD18 <= L5_PAD18;
    ntL5_PAD19 <= L5_PAD19;
    ntL5_PAD20 <= L5_PAD20;
    ntL5_PAD21 <= L5_PAD21;
    ntL5_PAD22 <= L5_PAD22;
    ntL5_PAD23 <= L5_PAD23;
    ntL5_PAD24 <= L5_PAD24;
    ntL5_PAD25 <= L5_PAD25;
    ntL5_PAD26 <= L5_PAD26;
    ntL5_PAD27 <= L5_PAD27;
    ntL5_PAD28 <= L5_PAD28;
    ntL5_PAD29 <= L5_PAD29;
    ntL5_PAD30 <= L5_PAD30;
    ntL5_PAD31 <= L5_PAD31;
    ntL5_PAD32 <= L5_PAD32;
    ntL5_PAD33 <= L5_PAD33;
    ntL5_PAD34 <= L5_PAD34;
    ntL5_PAD35 <= L5_PAD35;
    ntL5_PAD36 <= L5_PAD36;
    ntL5_PAD37 <= L5_PAD37;
    ntL5_PAD38 <= L5_PAD38;
    ntL5_PAD39 <= L5_PAD39;
    ntL6_PAD0 <= L6_PAD0;
    ntL6_PAD1 <= L6_PAD1;
    ntL6_PAD2 <= L6_PAD2;
    ntL6_PAD3 <= L6_PAD3;
    ntL6_PAD4 <= L6_PAD4;
    ntL6_PAD5 <= L6_PAD5;
    ntL6_PAD6 <= L6_PAD6;
    ntL6_PAD7 <= L6_PAD7;
    ntL6_PAD8 <= L6_PAD8;
    ntL6_PAD9 <= L6_PAD9;
    ntL6_PAD10 <= L6_PAD10;
    ntL6_PAD11 <= L6_PAD11;
    ntL6_PAD12 <= L6_PAD12;
    ntL6_PAD13 <= L6_PAD13;
    ntL6_PAD14 <= L6_PAD14;
    ntL6_PAD15 <= L6_PAD15;
    ntL6_PAD16 <= L6_PAD16;
    ntL6_PAD17 <= L6_PAD17;
    ntL6_PAD18 <= L6_PAD18;
    ntL6_PAD19 <= L6_PAD19;
    ntL6_PAD20 <= L6_PAD20;
    ntL6_PAD21 <= L6_PAD21;
    ntL6_PAD22 <= L6_PAD22;
    ntL6_PAD23 <= L6_PAD23;
    ntL6_PAD24 <= L6_PAD24;
    ntL6_PAD25 <= L6_PAD25;
    ntL6_PAD26 <= L6_PAD26;
    ntL6_PAD27 <= L6_PAD27;
    ntL6_PAD28 <= L6_PAD28;
    ntL6_PAD29 <= L6_PAD29;
    ntL6_PAD30 <= L6_PAD30;
    ntL6_PAD31 <= L6_PAD31;
    ntL6_PAD32 <= L6_PAD32;
    ntL6_PAD33 <= L6_PAD33;
    ntL6_PAD34 <= L6_PAD34;
    ntL6_PAD35 <= L6_PAD35;
    ntL6_PAD36 <= L6_PAD36;
    ntL6_PAD37 <= L6_PAD37;
    ntL6_PAD38 <= L6_PAD38;
    ntL6_PAD39 <= L6_PAD39;
    ntR0_PAD0 <= R0_PAD0;
    ntR0_PAD1 <= R0_PAD1;
    ntR0_PAD2 <= R0_PAD2;
    ntR0_PAD3 <= R0_PAD3;
    ntR0_PAD4 <= R0_PAD4;
    ntR0_PAD5 <= R0_PAD5;
    ntR0_PAD6 <= R0_PAD6;
    ntR0_PAD7 <= R0_PAD7;
    ntR0_PAD8 <= R0_PAD8;
    ntR0_PAD9 <= R0_PAD9;
    ntR0_PAD10 <= R0_PAD10;
    ntR0_PAD11 <= R0_PAD11;
    ntR0_PAD12 <= R0_PAD12;
    ntR0_PAD13 <= R0_PAD13;
    ntR0_PAD14 <= R0_PAD14;
    ntR0_PAD15 <= R0_PAD15;
    ntR0_PAD16 <= R0_PAD16;
    ntR0_PAD17 <= R0_PAD17;
    ntR0_PAD18 <= R0_PAD18;
    ntR0_PAD19 <= R0_PAD19;
    ntR0_PAD20 <= R0_PAD20;
    ntR0_PAD21 <= R0_PAD21;
    ntR0_PAD22 <= R0_PAD22;
    ntR0_PAD23 <= R0_PAD23;
    ntR0_PAD24 <= R0_PAD24;
    ntR0_PAD25 <= R0_PAD25;
    ntR0_PAD26 <= R0_PAD26;
    ntR0_PAD27 <= R0_PAD27;
    ntR0_PAD28 <= R0_PAD28;
    ntR0_PAD29 <= R0_PAD29;
    ntR0_PAD30 <= R0_PAD30;
    ntR0_PAD31 <= R0_PAD31;
    ntR0_PAD32 <= R0_PAD32;
    ntR0_PAD33 <= R0_PAD33;
    ntR0_PAD34 <= R0_PAD34;
    ntR0_PAD35 <= R0_PAD35;
    ntR0_PAD36 <= R0_PAD36;
    ntR0_PAD37 <= R0_PAD37;
    ntR0_PAD38 <= R0_PAD38;
    ntR0_PAD39 <= R0_PAD39;
    ntR1_PAD0 <= R1_PAD0;
    ntR1_PAD1 <= R1_PAD1;
    ntR1_PAD2 <= R1_PAD2;
    ntR1_PAD3 <= R1_PAD3;
    ntR1_PAD4 <= R1_PAD4;
    ntR1_PAD5 <= R1_PAD5;
    ntR1_PAD6 <= R1_PAD6;
    ntR1_PAD7 <= R1_PAD7;
    ntR1_PAD8 <= R1_PAD8;
    ntR1_PAD9 <= R1_PAD9;
    ntR1_PAD10 <= R1_PAD10;
    ntR1_PAD11 <= R1_PAD11;
    ntR1_PAD12 <= R1_PAD12;
    ntR1_PAD13 <= R1_PAD13;
    ntR1_PAD14 <= R1_PAD14;
    ntR1_PAD15 <= R1_PAD15;
    ntR1_PAD16 <= R1_PAD16;
    ntR1_PAD17 <= R1_PAD17;
    ntR1_PAD18 <= R1_PAD18;
    ntR1_PAD19 <= R1_PAD19;
    ntR1_PAD20 <= R1_PAD20;
    ntR1_PAD21 <= R1_PAD21;
    ntR1_PAD22 <= R1_PAD22;
    ntR1_PAD23 <= R1_PAD23;
    ntR1_PAD24 <= R1_PAD24;
    ntR1_PAD25 <= R1_PAD25;
    ntR1_PAD26 <= R1_PAD26;
    ntR1_PAD27 <= R1_PAD27;
    ntR1_PAD28 <= R1_PAD28;
    ntR1_PAD29 <= R1_PAD29;
    ntR1_PAD30 <= R1_PAD30;
    ntR1_PAD31 <= R1_PAD31;
    ntR1_PAD32 <= R1_PAD32;
    ntR1_PAD33 <= R1_PAD33;
    ntR1_PAD34 <= R1_PAD34;
    ntR1_PAD35 <= R1_PAD35;
    ntR1_PAD36 <= R1_PAD36;
    ntR1_PAD37 <= R1_PAD37;
    ntR1_PAD38 <= R1_PAD38;
    ntR1_PAD39 <= R1_PAD39;
    ntR2_PAD0 <= R2_PAD0;
    ntR2_PAD1 <= R2_PAD1;
    ntR2_PAD2 <= R2_PAD2;
    ntR2_PAD3 <= R2_PAD3;
    ntR2_PAD4 <= R2_PAD4;
    ntR2_PAD5 <= R2_PAD5;
    ntR2_PAD6 <= R2_PAD6;
    ntR2_PAD7 <= R2_PAD7;
    ntR2_PAD8 <= R2_PAD8;
    ntR2_PAD9 <= R2_PAD9;
    ntR2_PAD10 <= R2_PAD10;
    ntR2_PAD11 <= R2_PAD11;
    ntR2_PAD12 <= R2_PAD12;
    ntR2_PAD13 <= R2_PAD13;
    ntR2_PAD14 <= R2_PAD14;
    ntR2_PAD15 <= R2_PAD15;
    ntR2_PAD16 <= R2_PAD16;
    ntR2_PAD17 <= R2_PAD17;
    ntR2_PAD18 <= R2_PAD18;
    ntR2_PAD19 <= R2_PAD19;
    ntR2_PAD20 <= R2_PAD20;
    ntR2_PAD21 <= R2_PAD21;
    ntR2_PAD22 <= R2_PAD22;
    ntR2_PAD23 <= R2_PAD23;
    ntR2_PAD24 <= R2_PAD24;
    ntR2_PAD25 <= R2_PAD25;
    ntR2_PAD26 <= R2_PAD26;
    ntR2_PAD27 <= R2_PAD27;
    ntR2_PAD28 <= R2_PAD28;
    ntR2_PAD29 <= R2_PAD29;
    ntR2_PAD30 <= R2_PAD30;
    ntR2_PAD31 <= R2_PAD31;
    ntR2_PAD32 <= R2_PAD32;
    ntR2_PAD33 <= R2_PAD33;
    ntR2_PAD34 <= R2_PAD34;
    ntR2_PAD35 <= R2_PAD35;
    ntR2_PAD36 <= R2_PAD36;
    ntR2_PAD37 <= R2_PAD37;
    ntR2_PAD38 <= R2_PAD38;
    ntR2_PAD39 <= R2_PAD39;
    ntR3_PAD0 <= R3_PAD0;
    ntR3_PAD1 <= R3_PAD1;
    ntR3_PAD2 <= R3_PAD2;
    ntR3_PAD3 <= R3_PAD3;
    ntR3_PAD4 <= R3_PAD4;
    ntR3_PAD5 <= R3_PAD5;
    ntR3_PAD6 <= R3_PAD6;
    ntR3_PAD7 <= R3_PAD7;
    ntR3_PAD8 <= R3_PAD8;
    ntR3_PAD9 <= R3_PAD9;
    ntR3_PAD10 <= R3_PAD10;
    ntR3_PAD11 <= R3_PAD11;
    ntR3_PAD12 <= R3_PAD12;
    ntR3_PAD13 <= R3_PAD13;
    ntR3_PAD14 <= R3_PAD14;
    ntR3_PAD15 <= R3_PAD15;
    ntR3_PAD16 <= R3_PAD16;
    ntR3_PAD17 <= R3_PAD17;
    ntR3_PAD18 <= R3_PAD18;
    ntR3_PAD19 <= R3_PAD19;
    ntR3_PAD20 <= R3_PAD20;
    ntR3_PAD21 <= R3_PAD21;
    ntR3_PAD22 <= R3_PAD22;
    ntR3_PAD23 <= R3_PAD23;
    ntR3_PAD24 <= R3_PAD24;
    ntR3_PAD25 <= R3_PAD25;
    ntR3_PAD26 <= R3_PAD26;
    ntR3_PAD27 <= R3_PAD27;
    ntR3_PAD28 <= R3_PAD28;
    ntR3_PAD29 <= R3_PAD29;
    ntR3_PAD30 <= R3_PAD30;
    ntR3_PAD31 <= R3_PAD31;
    ntR3_PAD32 <= R3_PAD32;
    ntR3_PAD33 <= R3_PAD33;
    ntR3_PAD34 <= R3_PAD34;
    ntR3_PAD35 <= R3_PAD35;
    ntR3_PAD36 <= R3_PAD36;
    ntR3_PAD37 <= R3_PAD37;
    ntR3_PAD38 <= R3_PAD38;
    ntR3_PAD39 <= R3_PAD39;
    ntR4_PAD0 <= R4_PAD0;
    ntR4_PAD1 <= R4_PAD1;
    ntR4_PAD2 <= R4_PAD2;
    ntR4_PAD3 <= R4_PAD3;
    ntR4_PAD4 <= R4_PAD4;
    ntR4_PAD5 <= R4_PAD5;
    ntR4_PAD6 <= R4_PAD6;
    ntR4_PAD7 <= R4_PAD7;
    ntR4_PAD8 <= R4_PAD8;
    ntR4_PAD9 <= R4_PAD9;
    ntR4_PAD10 <= R4_PAD10;
    ntR4_PAD11 <= R4_PAD11;
    ntR4_PAD12 <= R4_PAD12;
    ntR4_PAD13 <= R4_PAD13;
    ntR4_PAD14 <= R4_PAD14;
    ntR4_PAD15 <= R4_PAD15;
    ntR4_PAD16 <= R4_PAD16;
    ntR4_PAD17 <= R4_PAD17;
    ntR4_PAD18 <= R4_PAD18;
    ntR4_PAD19 <= R4_PAD19;
    ntR4_PAD20 <= R4_PAD20;
    ntR4_PAD21 <= R4_PAD21;
    ntR4_PAD22 <= R4_PAD22;
    ntR4_PAD23 <= R4_PAD23;
    ntR4_PAD24 <= R4_PAD24;
    ntR4_PAD25 <= R4_PAD25;
    ntR4_PAD26 <= R4_PAD26;
    ntR4_PAD27 <= R4_PAD27;
    ntR4_PAD28 <= R4_PAD28;
    ntR4_PAD29 <= R4_PAD29;
    ntR4_PAD30 <= R4_PAD30;
    ntR4_PAD31 <= R4_PAD31;
    ntR4_PAD32 <= R4_PAD32;
    ntR4_PAD33 <= R4_PAD33;
    ntR4_PAD34 <= R4_PAD34;
    ntR4_PAD35 <= R4_PAD35;
    ntR4_PAD36 <= R4_PAD36;
    ntR4_PAD37 <= R4_PAD37;
    ntR4_PAD38 <= R4_PAD38;
    ntR4_PAD39 <= R4_PAD39;
    ntR5_PAD0 <= R5_PAD0;
    ntR5_PAD1 <= R5_PAD1;
    ntR5_PAD2 <= R5_PAD2;
    ntR5_PAD3 <= R5_PAD3;
    ntR5_PAD4 <= R5_PAD4;
    ntR5_PAD5 <= R5_PAD5;
    ntR5_PAD6 <= R5_PAD6;
    ntR5_PAD7 <= R5_PAD7;
    ntR5_PAD8 <= R5_PAD8;
    ntR5_PAD9 <= R5_PAD9;
    ntR5_PAD10 <= R5_PAD10;
    ntR5_PAD11 <= R5_PAD11;
    ntR5_PAD12 <= R5_PAD12;
    ntR5_PAD13 <= R5_PAD13;
    ntR5_PAD14 <= R5_PAD14;
    ntR5_PAD15 <= R5_PAD15;
    ntR5_PAD16 <= R5_PAD16;
    ntR5_PAD17 <= R5_PAD17;
    ntR5_PAD18 <= R5_PAD18;
    ntR5_PAD19 <= R5_PAD19;
    ntR5_PAD20 <= R5_PAD20;
    ntR5_PAD21 <= R5_PAD21;
    ntR5_PAD22 <= R5_PAD22;
    ntR5_PAD23 <= R5_PAD23;
    ntR5_PAD24 <= R5_PAD24;
    ntR5_PAD25 <= R5_PAD25;
    ntR5_PAD26 <= R5_PAD26;
    ntR5_PAD27 <= R5_PAD27;
    ntR5_PAD28 <= R5_PAD28;
    ntR5_PAD29 <= R5_PAD29;
    ntR5_PAD30 <= R5_PAD30;
    ntR5_PAD31 <= R5_PAD31;
    ntR5_PAD32 <= R5_PAD32;
    ntR5_PAD33 <= R5_PAD33;
    ntR5_PAD34 <= R5_PAD34;
    ntR5_PAD35 <= R5_PAD35;
    ntR5_PAD36 <= R5_PAD36;
    ntR5_PAD37 <= R5_PAD37;
    ntR5_PAD38 <= R5_PAD38;
    ntR5_PAD39 <= R5_PAD39;

};
/**********************************************************************************
***********************************************************************************/

