<annotationInfo>
<annotationInfo>
<item  id="33" filename="conv.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="34" filename="conv.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="37" filename="conv.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="40" filename="conv.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="41" filename="conv.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_441_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="42" filename="conv.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_449_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="43" filename="conv.cpp" linenumber="34" name="zext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="44" filename="conv.cpp" linenumber="34" name="tmp_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1_fu_461_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="45" filename="conv.cpp" linenumber="34" name="sub_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln34_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="46" filename="conv.cpp" linenumber="34" name="xor_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln34_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="47" filename="conv.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="48" filename="conv.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="49" filename="conv.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="50" filename="conv.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="51" filename="conv.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="53" filename="conv.cpp" linenumber="26" name="or_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="54" filename="conv.cpp" linenumber="26" name="select_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_6_fu_515_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="55" filename="conv.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="56" filename="conv.cpp" linenumber="26" name="select_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_7_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="57" filename="conv.cpp" linenumber="11" name="select_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln11_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="60" filename="conv.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_1_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="61" filename="conv.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_2_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="62" filename="conv.cpp" linenumber="34" name="add_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_fu_551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="63" filename="conv.cpp" linenumber="34" name="sext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln34_fu_557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="70" filename="conv.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="72" filename="conv.cpp" linenumber="18" name="wr" contextFuncName="conv_1" moduleName="conv_1" rtlName="wr_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="78" filename="conv.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="79" filename="conv.cpp" linenumber="26" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="80" filename="conv.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="81" filename="conv.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="82" filename="conv.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="83" filename="conv.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="90" filename="conv.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="91" filename="conv.cpp" linenumber="26" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="92" filename="conv.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="94" filename="conv.cpp" linenumber="26" name="or_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_1_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="95" filename="conv.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="106" filename="conv.cpp" linenumber="26" name="select_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="107" filename="conv.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="108" filename="conv.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="112" filename="conv.cpp" linenumber="26" name="select_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_1_fu_659_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="113" filename="conv.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="114" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="117" filename="conv.cpp" linenumber="26" name="select_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_2_fu_666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="118" filename="conv.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="119" filename="conv.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="122" filename="conv.cpp" linenumber="26" name="select_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_3_fu_673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="123" filename="conv.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="124" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="127" filename="conv.cpp" linenumber="26" name="select_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_4_fu_680_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="128" filename="conv.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="129" filename="conv.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="132" filename="conv.cpp" linenumber="26" name="select_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_5_fu_687_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="133" filename="conv.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_ibs_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="134" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="138" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="icmp_ln7" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="icmp_ln7_fu_694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/"><\/item>
<item  id="139" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="icmp_ln7_1" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="icmp_ln7_1_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/"><\/item>
<item  id="140" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="select_ln7_i" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="select_ln7_i_fu_704_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="/"><\/item>
<item  id="141" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="empty_5" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="empty_5_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/"><\/item>
<item  id="142" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="merge_i" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="merge_i_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/"><\/item>
<item  id="143" filename="conv.cpp" linenumber="30" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_hbi_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="144" filename="conv.cpp" linenumber="33" name="bitcast_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="145" filename="conv.cpp" linenumber="33" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_731_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="146" filename="conv.cpp" linenumber="33" name="trunc_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_fu_741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="147" filename="conv.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="148" filename="conv.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_1_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="149" filename="conv.cpp" linenumber="33" name="or_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="150" filename="conv.cpp" linenumber="33" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_jbC_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="151" filename="conv.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="152" filename="conv.cpp" linenumber="33" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="w_sum_1_fu_769_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="162" filename="conv.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="163" filename="conv.cpp" linenumber="11" name="add_ln11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_1_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="164" filename="conv.cpp" linenumber="11" name="select_ln11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln11_1_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<\/annotationInfo>
</annotationInfo>
