{
  "module_name": "smu13_driver_if_v13_0_4.h",
  "hash_id": "5c61c61b6131d65d4f99100494f4dbff9c558e1b2374f4771f684189bb4cf07d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu13_driver_if_v13_0_4.h",
  "human_readable_source": " \n\n#ifndef __SMU13_DRIVER_IF_V13_0_4_H__\n#define __SMU13_DRIVER_IF_V13_0_4_H__\n\n\n\n\n#define SMU13_0_4_DRIVER_IF_VERSION 8\n\ntypedef struct {\n  int32_t value;\n  uint32_t numFractionalBits;\n} FloatInIntFormat_t;\n\ntypedef enum {\n  DSPCLK_DCFCLK = 0,\n  DSPCLK_DISPCLK,\n  DSPCLK_PIXCLK,\n  DSPCLK_PHYCLK,\n  DSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n  uint16_t Freq; \n  uint16_t Vid;  \n} DisplayClockTable_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t MmHubPadding[7]; \n} Watermarks_t;\n\ntypedef enum {\n  CUSTOM_DPM_SETTING_GFXCLK,\n  CUSTOM_DPM_SETTING_CCLK,\n  CUSTOM_DPM_SETTING_FCLK_CCX,\n  CUSTOM_DPM_SETTING_FCLK_GFX,\n  CUSTOM_DPM_SETTING_FCLK_STALLS,\n  CUSTOM_DPM_SETTING_LCLK,\n  CUSTOM_DPM_SETTING_COUNT,\n} CUSTOM_DPM_SETTING_e;\n\ntypedef struct {\n  uint8_t             ActiveHystLimit;\n  uint8_t             IdleHystLimit;\n  uint8_t             FPS;\n  uint8_t             MinActiveFreqType;\n  FloatInIntFormat_t  MinActiveFreq;\n  FloatInIntFormat_t  PD_Data_limit;\n  FloatInIntFormat_t  PD_Data_time_constant;\n  FloatInIntFormat_t  PD_Data_error_coeff;\n  FloatInIntFormat_t  PD_Data_error_rate_coeff;\n} DpmActivityMonitorCoeffExt_t;\n\ntypedef struct {\n  DpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];\n} CustomDpmSettings_t;\n\n#define NUM_DCFCLK_DPM_LEVELS   8\n#define NUM_DISPCLK_DPM_LEVELS  8\n#define NUM_DPPCLK_DPM_LEVELS   8\n#define NUM_SOCCLK_DPM_LEVELS   8\n#define NUM_VCN_DPM_LEVELS      8\n#define NUM_SOC_VOLTAGE_LEVELS  8\n#define NUM_DF_PSTATE_LEVELS    4\n\ntypedef struct {\n  uint32_t FClk;\n  uint32_t MemClk;\n  uint32_t Voltage;\n  uint8_t  WckRatio;\n  uint8_t  Spare[3];\n} DfPstateTable_t;\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t VClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t DClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n  DfPstateTable_t DfPstateTable[NUM_DF_PSTATE_LEVELS];\n\n  uint8_t  NumDcfClkLevelsEnabled;\n  uint8_t  NumDispClkLevelsEnabled; \n  uint8_t  NumSocClkLevelsEnabled;\n  uint8_t  VcnClkLevelsEnabled;     \n  uint8_t  NumDfPstatesEnabled;\n  uint8_t  spare[3];\n\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n} DpmClocks_t;\n\n\n\n#define THROTTLER_STATUS_BIT_SPL            0\n#define THROTTLER_STATUS_BIT_FPPT           1\n#define THROTTLER_STATUS_BIT_SPPT           2\n#define THROTTLER_STATUS_BIT_SPPT_APU       3\n#define THROTTLER_STATUS_BIT_THM_CORE       4\n#define THROTTLER_STATUS_BIT_THM_GFX        5\n#define THROTTLER_STATUS_BIT_THM_SOC        6\n#define THROTTLER_STATUS_BIT_TDC_VDD        7\n#define THROTTLER_STATUS_BIT_TDC_SOC        8\n#define THROTTLER_STATUS_BIT_PROCHOT_CPU    9\n#define THROTTLER_STATUS_BIT_PROCHOT_GFX   10\n#define THROTTLER_STATUS_BIT_EDC_CPU       11\n#define THROTTLER_STATUS_BIT_EDC_GFX       12\n\ntypedef struct {\n  uint16_t GfxclkFrequency;             \n  uint16_t SocclkFrequency;             \n  uint16_t VclkFrequency;               \n  uint16_t DclkFrequency;               \n  uint16_t MemclkFrequency;             \n  uint16_t spare;                       \n  uint16_t GfxActivity;                 \n  uint16_t UvdActivity;                 \n\n  uint16_t Voltage[2];                  \n  uint16_t Current[2];                  \n  uint16_t Power[2];                    \n\n  \n  uint16_t CoreFrequency[8];            \n  uint16_t CorePower[8];                \n  uint16_t CoreTemperature[8];          \n  uint16_t L3Frequency;                 \n  uint16_t L3Temperature;               \n\n  uint16_t GfxTemperature;              \n  uint16_t SocTemperature;              \n  uint16_t ThrottlerStatus;\n\n  uint16_t CurrentSocketPower;          \n  uint16_t StapmOpnLimit;               \n  uint16_t StapmCurrentLimit;           \n  uint32_t ApuPower;                    \n  uint32_t dGpuPower;                   \n\n  uint16_t VddTdcValue;                 \n  uint16_t SocTdcValue;                 \n  uint16_t VddEdcValue;                 \n  uint16_t SocEdcValue;                 \n\n  uint16_t InfrastructureCpuMaxFreq;    \n  uint16_t InfrastructureGfxMaxFreq;    \n\n  uint16_t SkinTemp;\n  uint16_t DeviceState;\n  uint16_t CurTemp;                     \n  uint16_t FilterAlphaValue;\n\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageFclkFrequency;\n  uint16_t AverageGfxActivity;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageVclkFrequency;\n  uint16_t AverageVcnActivity;\n  uint16_t AverageDRAMReads;          \n  uint16_t AverageDRAMWrites;         \n  uint16_t AverageSocketPower;        \n  uint16_t AverageCorePower;          \n  uint16_t AverageCoreC0Residency[8]; \n  uint32_t MetricsCounter;            \n} SmuMetrics_t;\n\ntypedef struct {\n  uint16_t StapmMaxPlatformLimit;            \n  uint16_t StapmMinPlatformLimit;            \n  uint16_t FastPptMaxPlatformLimit;          \n  uint16_t FastPptMinPlatformLimit;          \n  uint16_t SlowPptMaxPlatformLimit;          \n  uint16_t SlowPptMinPlatformLimit;          \n  uint16_t SlowPptApuMaxPlatformLimit;       \n  uint16_t SlowPptApuMinPlatformLimit;       \n} PmfInfo_t;\n\n\ntypedef enum {\n  TILE_ISPX = 0, \n  TILE_ISPM,     \n  TILE_ISPC,  \n  TILE_ISPPRE,   \n  TILE_ISPPOST0,  \n  TILE_ISPPOST1,  \n  TILE_MAX\n} TILE_NUM_e;\n\n\n#define TILE_SEL_ISPX       (1<<(TILE_ISPX))\n#define TILE_SEL_ISPM       (1<<(TILE_ISPM))\n#define TILE_SEL_ISPC       (1<<(TILE_ISPC))\n#define TILE_SEL_ISPPRE     (1<<(TILE_ISPPRE))\n#define TILE_SEL_ISPPOST0   (1<<(TILE_ISPPOST0))\n#define TILE_SEL_ISPPOST1   (1<<(TILE_ISPPOST1))\n\n\n\n\n\n\n\n\n#define TILE_ISPX_MASK      ((1<<0) | (1<<1))\n#define TILE_ISPM_MASK      ((1<<2) | (1<<3))\n#define TILE_ISPC_MASK      ((1<<4) | (1<<5))\n#define TILE_ISPPRE_MASK    ((1<<6) | (1<<7))\n#define TILE_ISPPOST0_MASK  ((1<<8) | (1<<9))\n#define TILE_ISPPOST1_MASK  ((1<<10) | (1<<11))\n\n\n\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0\n#define WORKLOAD_PPLIB_VIDEO_BIT          2\n#define WORKLOAD_PPLIB_VR_BIT             3\n#define WORKLOAD_PPLIB_COMPUTE_BIT        4\n#define WORKLOAD_PPLIB_CUSTOM_BIT         5\n#define WORKLOAD_PPLIB_COUNT              6\n\n#define TABLE_BIOS_IF               0 \n#define TABLE_WATERMARKS            1 \n#define TABLE_CUSTOM_DPM            2 \n#define TABLE_SPARE1                3\n#define TABLE_DPMCLOCKS             4 \n#define TABLE_MOMENTARY_PM          5 \n#define TABLE_MODERN_STDBY          6 \n#define TABLE_SMU_METRICS           7 \n#define TABLE_INFRASTRUCTURE_LIMITS 8 \n#define TABLE_COUNT                 9\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}