diff -Nur a/include/dt-bindings/sensor-dev.h b/include/dt-bindings/sensor-dev.h
--- a/include/dt-bindings/sensor-dev.h	2025-04-10 00:06:34.412223398 +0800
+++ b/include/dt-bindings/sensor-dev.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,18 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0 */
-
-#ifndef __DT_BINDINGS_ROCKCHIP_SENSORDEV_H__
-#define __DT_BINDINGS_ROCKCHIP_SENSORDEV_H__
-
-#define	SENSOR_TYPE_NULL  0	
-#define	SENSOR_TYPE_ANGLE 1
-#define	SENSOR_TYPE_ACCEL 2
-#define	SENSOR_TYPE_COMPASS 3	
-#define	SENSOR_TYPE_GYROSCOPE 4	
-#define	SENSOR_TYPE_LIGHT 5	
-#define	SENSOR_TYPE_PROXIMITY 6
-#define	SENSOR_TYPE_TEMPERATURE 7	
-#define	SENSOR_TYPE_PRESSURE 8
-#define	SENSOR_TYPE_HALL 9
-#define	SENSOR_NUM_TYPES 10
-
-#endif
diff -Nur a/include/dt-bindings/display/drm_mipi_dsi.h b/include/dt-bindings/display/drm_mipi_dsi.h
--- a/include/dt-bindings/display/drm_mipi_dsi.h	2025-04-10 00:02:16.862210656 +0800
+++ b/include/dt-bindings/display/drm_mipi_dsi.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,53 +0,0 @@
-/*
- * MIPI DSI Bus
- *
- * Copyright (c) Rockchip Electronics Co., Ltd.
- * Authors:
- *       Mark Yao <yzq@rock-chips.com>
- *
- * based on include/drm/drm_mipi_dsi.h
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#ifndef _DRM_MIPI_DSI_H__
-#define _DRM_MIPI_DSI_H__
-
-/* DSI mode flags */
-
-/* video mode */
-#define MIPI_DSI_MODE_VIDEO		(1 << 0)
-/* video burst mode */
-#define MIPI_DSI_MODE_VIDEO_BURST	(1 << 1)
-/* video pulse mode */
-#define MIPI_DSI_MODE_VIDEO_SYNC_PULSE	(1 << 2)
-/* enable auto vertical count mode */
-#define MIPI_DSI_MODE_VIDEO_AUTO_VERT	(1 << 3)
-/* enable hsync-end packets in vsync-pulse and v-porch area */
-#define MIPI_DSI_MODE_VIDEO_HSE		(1 << 4)
-/* disable hfront-porch area */
-#define MIPI_DSI_MODE_VIDEO_NO_HFP	(1 << 5)
-/* disable hback-porch area */
-#define MIPI_DSI_MODE_VIDEO_NO_HBP	(1 << 6)
-/* disable hsync-active area */
-#define MIPI_DSI_MODE_VIDEO_NO_HSA	(1 << 7)
-/* flush display FIFO on vsync pulse */
-#define MIPI_DSI_MODE_VSYNC_FLUSH	(1 << 8)
-/* disable EoT packets in HS mode */
-#define MIPI_DSI_MODE_NO_EOT_PACKET	(1 << 9)
-/* device supports non-continuous clock behavior (DSI spec 5.6.1) */
-#define MIPI_DSI_CLOCK_NON_CONTINUOUS	(1 << 10)
-/* transmit data in low power */
-#define MIPI_DSI_MODE_LPM		(1 << 11)
-
-#define MIPI_DSI_FMT_RGB888		0
-#define MIPI_DSI_FMT_RGB666		1
-#define MIPI_DSI_FMT_RGB666_PACKED	2
-#define MIPI_DSI_FMT_RGB565		3
-
-#define MIPI_CSI_FMT_RAW8		0x10
-#define MIPI_CSI_FMT_RAW10		0x11
-
-#endif /* __DRM_MIPI_DSI__ */
diff -Nur a/include/dt-bindings/display/rockchip_vop.h b/include/dt-bindings/display/rockchip_vop.h
--- a/include/dt-bindings/display/rockchip_vop.h	2025-04-10 00:02:46.982210704 +0800
+++ b/include/dt-bindings/display/rockchip_vop.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,23 +0,0 @@
-/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
-/*
- * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
- */
-
-
-#ifndef _DT_BINDINGS_ROCKCHIP_VOP_H
-#define _DT_BINDINGS_ROCKCHIP_VOP_H
-
-#define	ROCKCHIP_VOP2_CLUSTER0	0
-#define	ROCKCHIP_VOP2_CLUSTER1	1
-#define	ROCKCHIP_VOP2_ESMART0	2
-#define	ROCKCHIP_VOP2_ESMART1	3
-#define	ROCKCHIP_VOP2_SMART0	4
-#define	ROCKCHIP_VOP2_SMART1	5
-#define	ROCKCHIP_VOP2_CLUSTER2	6
-#define	ROCKCHIP_VOP2_CLUSTER3	7
-#define	ROCKCHIP_VOP2_ESMART2	8
-#define	ROCKCHIP_VOP2_ESMART3	9
-
-#define	ROCKCHIP_VOP2_PHY_ID_INVALID	-1
-
-#endif
diff -Nur a/include/dt-bindings/phy/jlsemi-dt-phy.h b/include/dt-bindings/phy/jlsemi-dt-phy.h
--- a/include/dt-bindings/phy/jlsemi-dt-phy.h	2025-04-10 00:03:44.092227079 +0800
+++ b/include/dt-bindings/phy/jlsemi-dt-phy.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,341 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0
- *
- * Device Tree constants for JLSemi PHY
- *
- * Author: Gangqiao Kuang
- *
- * Copyright (c) 2021 JLSemi Corporation
- */
-
-#ifndef _DT_BINDINGS_JLSEMI_PHY_H
-#define _DT_BINDINGS_JLSEMI_PHY_H
-
-/**************************** Linux Version Compatible ********************/
-#define JLSEMI_DEV_COMPATIBLE	(KERNEL_VERSION(4, 5, 0) > LINUX_VERSION_CODE)
-#define JL2XXX_GET_STRING	(KERNEL_VERSION(4, 5, 0) <= LINUX_VERSION_CODE)
-#define JL2XXX_GET_STAT		(KERNEL_VERSION(4, 5, 0) <= LINUX_VERSION_CODE)
-#define JL2XXX_PHY_TUNABLE	(KERNEL_VERSION(5, 0, 0) <= LINUX_VERSION_CODE)
-#define JLSEMI_PHY_WOL		(KERNEL_VERSION(3, 10, 0) < LINUX_VERSION_CODE)
-/*************************************************************************/
-
-/**************************** JLSemi Debug *******************************/
-#define JLSEMI_DEBUG_INFO	0
-/*************************************************************************/
-
-/************************* JLSemi Phy Init Reentrant *********************/
-#define JLSEMI_PHY_NOT_REENTRANT	false
-/*************************************************************************/
-
-/**************************** JL1XXX-LED *********************************/
-/* PHY LED Modes Select */
-#define JL1XXX_LED0_STRAP		(1 << 0)
-#define JL1XXX_LED0_EEE			(1 << 1)
-#define JL1XXX_LED0_100_ACTIVITY	(1 << 2)
-#define JL1XXX_LED0_10_ACTIVITY		(1 << 3)
-#define JL1XXX_LED0_100_LINK		(1 << 4)
-#define JL1XXX_LED0_10_LINK		(1 << 5)
-#define JL1XXX_LED1_STRAP		(1 << 8)
-#define JL1XXX_LED1_EEE			(1 << 9)
-#define JL1XXX_LED1_100_ACTIVITY	(1 << 10)
-#define JL1XXX_LED1_10_ACTIVITY		(1 << 11)
-#define JL1XXX_LED1_100_LINK		(1 << 12)
-#define JL1XXX_LED1_10_LINK		(1 << 13)
-
-/* PHY LED As Gpio Output Select */
-#define JL1XXX_GPIO_LED0_OUT		(1 << 2)
-#define JL1XXX_GPIO_LED1_OUT		(1 << 3)
-#define JL1XXX_GPIO_LED0_EN		(1 << 14)
-#define JL1XXX_GPIO_LED1_EN		(1 << 15)
-
-/* PHY LED Control Enable Mask Select */
-#define JL1XXX_LED_STATIC_OP_EN		(1 << 0)
-#define JL1XXX_LED_MODE_EN		(1 << 1)
-#define JL1XXX_LED_GLOABL_PERIOD_EN	(1 << 2)
-#define JL1XXX_LED_GLOBAL_ON_EN		(1 << 3)
-#define JL1XXX_LED_GPIO_OUT_EN		(1 << 4)
-//-----------------------------------------------------------------------//
-/* PHY LED Control Enable Mask Config */
-#define JL1XXX_LED_CTRL_EN	(0)
-
-/* PHY LED Modes Config */
-#define JL1XXX_CFG_LED_MODE	(JL1XXX_LED0_100_LINK | \
-				 JL1XXX_LED0_10_LINK | \
-				 JL1XXX_LED1_100_ACTIVITY | \
-				 JL1XXX_LED1_10_ACTIVITY)
-
-/* PHY LED As Gpio Output Config */
-#define JL1XXX_CFG_GPIO		(JL1XXX_GPIO_LED0_EN | \
-				 JL1XXX_GPIO_LED0_OUT | \
-				 JL1XXX_GPIO_LED1_EN | \
-				 JL1XXX_GPIO_LED1_OUT)
-
-/* PHY LED Global Period Config */
-#define JL1XXX_GLOBAL_PERIOD_MS		0x10
-
-/* PHY LED Global Hold On Config */
-#define JL1XXX_GLOBAL_ON_MS		0x8
-/**************************************************************************/
-
-/****************************** JL1XXX-WOL ********************************/
-/* PHY WOL Control Enable Mask Select */
-#define JL1XXX_WOL_STATIC_OP_EN		(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY WOL Control Enable Mask Config */
-#define JL1XXX_WOL_CTRL_EN	(0)
-
-/*************************************************************************/
-
-/***************************** JL1XXX-INTR *******************************/
-/* PHY Interrupt Control Enable Mask Select */
-#define JL1XXX_INTR_STATIC_OP_EN	(1 << 0)
-#define JL1XXX_INTR_LINK_CHANGE_EN	(1 << 1)
-#define JL1XXX_INTR_AN_ERR_EN		(1 << 2)
-//-----------------------------------------------------------------------//
-/* PHY Interrupt Irq Number Config */
-#define JL1XXX_INTR_IRQ			-1
-
-/* PHY Interrupt Control Enable Mask Config */
-#define JL1XXX_INTR_CTRL_EN	(0)
-/*************************************************************************/
-
-/**************************** JL1XXX-MDI *********************************/
-/* PHY MDI Control Mode Enable Mask Select */
-#define JL1XXX_MDI_STATIC_OP_EN		(1 << 0)
-#define JL1XXX_MDI_RATE_EN		(1 << 1)
-#define JL1XXX_MDI_AMPLITUDE_EN		(1 << 2)
-
-/* PHY MDI Rate Select */
-#define JL1XXX_MDI_RATE_STANDARD	0
-#define JL1XXX_MDI_RATE_ACCELERATE	1
-
-/* PHY MDI Amplitude Select */
-#define JL1XXX_MDI_AMPLITUDE0		0
-#define JL1XXX_MDI_AMPLITUDE1		1
-#define JL1XXX_MDI_AMPLITUDE2		2
-#define JL1XXX_MDI_AMPLITUDE3		3
-#define JL1XXX_MDI_AMPLITUDE4		4
-#define JL1XXX_MDI_AMPLITUDE5		5
-#define JL1XXX_MDI_AMPLITUDE6		6
-#define JL1XXX_MDI_AMPLITUDE7		7
-//-----------------------------------------------------------------------//
-/* PHY MDI Control Mode Enable Mask Config */
-#define JL1XXX_MDI_CTRL_EN		(0)
-
-/* PHY MDI Rate Config */
-#define JL1XXX_MDI_RATE			JL1XXX_MDI_RATE_ACCELERATE
-
-/* PHY MDI Amplitude Config */
-#define JL1XXX_MDI_AMPLITUDE		JL1XXX_MDI_AMPLITUDE4
-
-/*************************************************************************/
-
-/**************************** JL1XXX-RMII ********************************/
-/* PHY RMII Control Mode Enable Mask Select */
-#define JL1XXX_RMII_STATIC_OP_EN	(1 << 0)
-#define JL1XXX_RMII_MODE_EN		(1 << 1)
-#define JL1XXX_RMII_CLK_50M_INPUT_EN	(1 << 2)
-#define JL1XXX_RMII_TX_SKEW_EN		(1 << 3)
-#define JL1XXX_RMII_RX_SKEW_EN		(1 << 4)
-#define JL1XXX_RMII_CRS_DV_EN		(1 << 5)
-//-----------------------------------------------------------------------//
-/* PHY RMII Control Mode Enable Mask Config */
-#define JL1XXX_RMII_CTRL_EN		(0)
-
-/* PHY RMII Timing Config */
-#define JL1XXX_RMII_TX_TIMING		0xf
-#define JL1XXX_RMII_RX_TIMING		0xf
-
-/*************************************************************************/
-
-/**************************** JL2XXX-LED *********************************/
-/* PHY LED Modes Select*/
-#define JL2XXX_LED0_LINK10		(1 << 0)
-#define JL2XXX_LED0_LINK100		(1 << 1)
-#define JL2XXX_LED0_LINK1000		(1 << 3)
-#define JL2XXX_LED0_ACTIVITY		(1 << 4)
-#define JL2XXX_LED1_LINK10		(1 << 5)
-#define JL2XXX_LED1_LINK100		(1 << 6)
-#define JL2XXX_LED1_LINK1000		(1 << 8)
-#define JL2XXX_LED1_ACTIVITY		(1 << 9)
-#define JL2XXX_LED2_LINK10		(1 << 10)
-#define JL2XXX_LED2_LINK100		(1 << 11)
-#define JL2XXX_LED2_LINK1000		(1 << 13)
-#define JL2XXX_LED2_ACTIVITY		(1 << 14)
-/* mode_A = 0 and mode_B = 1 default mode_A */
-#define JL2XXX_LED_GLB_MODE_B		(1 << 15)
-
-/* PHY LED Polarity Select */
-#define JL2XXX_LED0_POLARITY		(1 << 12)
-#define JL2XXX_LED1_POLARITY		(1 << 11)
-#define JL2XXX_LED2_POLARITY		(1 << 10)
-
-/* PHY LED Control Enable Mask Select */
-#define JL2XXX_LED_STATIC_OP_EN		(1 << 0)
-#define JL2XXX_LED_MODE_EN		(1 << 1)
-#define JL2XXX_LED_GLOABL_PERIOD_EN	(1 << 2)
-#define JL2XXX_LED_GLOBAL_ON_EN		(1 << 3)
-#define JL2XXX_LED_POLARITY_EN		(1 << 4)
-
-//-----------------------------------------------------------------------//
-/* PHY LED Control Enable Mask Config */
-#define JL2XXX_LED_CTRL_EN	(0)
-
-/* PHY LED Modes Config */
-#define JL2XXX_CFG_LED_MODE	(JL2XXX_LED0_LINK10 | \
-				 JL2XXX_LED0_ACTIVITY | \
-				 JL2XXX_LED1_LINK100 | \
-				 JL2XXX_LED1_ACTIVITY | \
-				 JL2XXX_LED2_LINK1000 | \
-				 JL2XXX_LED2_ACTIVITY)
-
-/* PHY LED Polarity Config */
-#define JL2XXX_LED_POLARITY	(JL2XXX_LED0_POLARITY | \
-				 JL2XXX_LED1_POLARITY | \
-				 JL2XXX_LED2_POLARITY)
-
-/* PHY LED Global Period Config */
-#define JL2XXX_GLOBAL_PERIOD_MS		0x3
-
-/* PHY LED Global Hold On Config */
-#define JL2XXX_GLOBAL_ON_MS		0x2
-/*************************************************************************/
-
-/**************************** JL2XXX-FLD *********************************/
-/* PHY Fast Link Down Control Enable Mask Select */
-#define JL2XXX_FLD_STATIC_OP_EN		(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY Fast Link Down Control Enable Mask Config */
-#define JL2XXX_FLD_CTRL_EN		(0)
-
-/* PHY Fast Link Down Delay Config */
-#define JL2XXX_FLD_DELAY		0
-/*************************************************************************/
-
-/**************************** JL2XXX-WOL *********************************/
-/* PHY WOL Control Enable Mask Select */
-#define JL2XXX_WOL_STATIC_OP_EN		(1 << 0)
-
-//-----------------------------------------------------------------------//
-/* PHY WOL Control Enable Mask Config */
-#define JL2XXX_WOL_CTRL_EN	(0)
-/*************************************************************************/
-
-/**************************** JL2XXX-INTR ********************************/
-/* PHY Interrupt Control Enable Mask Select */
-#define JL2XXX_INTR_STATIC_OP_EN	(1 << 0)
-#define JL2XXX_INTR_LINK_CHANGE_EN	(1 << 1)
-#define JL2XXX_INTR_AN_ERR_EN		(1 << 2)
-#define JL2XXX_INTR_AN_COMPLETE_EN	(1 << 3)
-#define JL2XXX_INTR_AN_PAGE_RECE	(1 << 4)
-//-----------------------------------------------------------------------//
-/* PHY Interrupt Irq Number Config */
-#define JL2XXX_INTR_IRQ			-1
-
-/* PHY Interrupt Control Enable Mask Config */
-#define JL2XXX_INTR_CTRL_EN	(0)
-/*************************************************************************/
-
-/**************************** JL2XXX-DSFT ********************************/
-/* PHY Downshift Control Enable Mask */
-#define JL2XXX_DSFT_STATIC_OP_EN	(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY Downshift Control Enable Config */
-#define JL2XXX_DSFT_CTRL_EN	(0)
-
-/* PHY Downshift Count Config */
-#define JL2XXX_DSFT_AN_CNT		4
-/*************************************************************************/
-
-/**************************** JL2XXX-RGMII *******************************/
-/* PHY RGMII Control Mode Enable Mask Select */
-#define JL2XXX_RGMII_STATIC_OP_EN	(1 << 0)
-#define JL2XXX_RGMII_TX_DLY_EN		(1 << 1)
-#define JL2XXX_RGMII_RX_DLY_EN		(1 << 2)
-/* PHY RGMII DELAY BIT */
-#define JL2XXX_RGMII_TX_DLY_2NS		(1 << 8)
-#define JL2XXX_RGMII_RX_DLY_2NS		(1 << 9)
-//-----------------------------------------------------------------------//
-/* PHY RGMII Control Mode Enable Mask Config */
-#define JL2XXX_RGMII_CTRL_EN	(0)
-
-/*************************************************************************/
-
-/**************************** JL2XXX-PATCH *******************************/
-/* PHY Patch Control Mode Enable Mask Select */
-#define JL2XXX_PATCH_STATIC_OP_EN	(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY Patch Control Mode Enable Mask Config */
-#define JL2XXX_PATCH_CTRL_EN	(JL2XXX_PATCH_STATIC_OP_EN)
-
-/*************************************************************************/
-
-/**************************** JL2XXX-CLOCK *******************************/
-/* PHY Clock Control Mode Enable Mask Select */
-#define JL2XXX_CLK_STATIC_OP_EN		(1 << 0)
-#define JL2XXX_25M_CLK_OUT_EN		(1 << 1)
-#define JL2XXX_125M_CLK_OUT_EN		(1 << 2)
-#define JL2XXX_CLK_OUT_DIS		(1 << 3)
-//-----------------------------------------------------------------------//
-/* PHY Clock Control Mode Enable Mask Config */
-#define JL2XXX_CLK_CTRL_EN	(0)
-
-/*************************************************************************/
-
-/**************************** JL2XXX-WORK_MODE ***************************/
-/* PHY Work Mode Control Mode Enable Mask Select */
-#define JL2XXX_WORK_MODE_STATIC_OP_EN	(1 << 0)
-
-/* PHY Work Mode Select */
-#define JL2XXX_UTP_RGMII_MODE		0
-#define JL2XXX_FIBER_RGMII_MODE		1
-#define JL2XXX_UTP_FIBER_RGMII_MODE	2
-#define JL2XXX_UTP_SGMII_MODE		3
-#define JL2XXX_PHY_SGMII_RGMII_MODE	4
-#define JL2XXX_MAC_SGMII_RGMII_MODE	5
-#define JL2XXX_UTP_FIBER_FORCE_MODE1	6
-#define JL2XXX_UTP_FIBER_FORCE_MODE2	7
-//-----------------------------------------------------------------------//
-/* PHY Work Mode Control Mode Enable Mask Config */
-#define JL2XXX_WORK_MODE_CTRL_EN	(0)
-
-/* PHY Work Mode Config */
-#define JL2XXX_WORK_MODE_MODE		JL2XXX_UTP_RGMII_MODE
-
-/*************************************************************************/
-
-/**************************** JL2XXX-LOOPBACK ****************************/
-/* PHY Loopback Control Mode Enable Mask Select */
-#define JL2XXX_LPBK_STATIC_OP_EN	(1 << 0)
-
-/* PHY Loopback Mode Select */
-#define JL2XXX_LPBK_PCS_10M		0
-#define JL2XXX_LPBK_PCS_100M		1
-#define JL2XXX_LPBK_PCS_1000M		2
-#define JL2XXX_LPBK_PMD_1000M		3
-#define JL2XXX_LPBK_EXT_STUB_1000M	4
-//-----------------------------------------------------------------------//
-/* PHY Loopback Control Mode Enable Mask Config */
-#define JL2XXX_LPBK_CTRL_EN		(0)
-
-/* PHY Loopback Mode Config */
-#define JL2XXX_LPBK_MODE		JL2XXX_LPBK_PCS_1000M
-/*************************************************************************/
-
-/**************************** JL2XXX-SLEW_RATE ****************************/
-/* PHY Slew Rate Control Mode Enable Mask Select */
-#define JL2XXX_SLEW_RATE_STATIC_OP_EN	(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY Slew Rate Control Mode Enable Mask Config */
-#define JL2XXX_SLEW_RATE_CTRL_EN	(0)
-
-/*************************************************************************/
-
-/**************************** JL2XXX-RXC_OUT *****************************/
-/* PHY Rx Clock Out Control Mode Enable Mask Select */
-#define JL2XXX_RXC_OUT_STATIC_OP_EN	(1 << 0)
-//-----------------------------------------------------------------------//
-/* PHY Rx Clock Out Control Mode Enable Mask Config */
-#define JL2XXX_RXC_OUT_CTRL_EN		(0)
-
-/*************************************************************************/
-#endif
diff -Nur a/include/dt-bindings/soc/rockchip-system-status.h b/include/dt-bindings/soc/rockchip-system-status.h
--- a/include/dt-bindings/soc/rockchip-system-status.h	2025-04-10 00:11:22.262206865 +0800
+++ b/include/dt-bindings/soc/rockchip-system-status.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,63 +0,0 @@
-/*
- *
- * Copyright (C) 2017 ROCKCHIP, Inc.
- *
- * This software is licensed under the terms of the GNU General Public
- * License version 2, as published by the Free Software Foundation, and
- * may be copied, distributed, and modified under those terms.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- */
-
-#ifndef _DT_BINDINGS_SOC_ROCKCHIP_SYSTEM_STATUS_H
-#define _DT_BINDINGS_SOC_ROCKCHIP_SYSTEM_STATUS_H
-
-#define SYS_STATUS_NORMAL	(1 << 0)
-#define SYS_STATUS_SUSPEND	(1 << 1)
-#define SYS_STATUS_IDLE		(1 << 2)
-#define SYS_STATUS_REBOOT	(1 << 3)
-#define SYS_STATUS_VIDEO_4K	(1 << 4)
-#define SYS_STATUS_VIDEO_1080P	(1 << 5)
-#define SYS_STATUS_GPU		(1 << 6)
-#define SYS_STATUS_RGA		(1 << 7)
-#define SYS_STATUS_CIF0		(1 << 8)
-#define SYS_STATUS_CIF1		(1 << 9)
-#define SYS_STATUS_LCDC0	(1 << 10)
-#define SYS_STATUS_LCDC1	(1 << 11)
-#define SYS_STATUS_BOOST	(1 << 12)
-#define SYS_STATUS_PERFORMANCE	(1 << 13)
-#define SYS_STATUS_ISP		(1 << 14)
-#define SYS_STATUS_HDMI		(1 << 15)
-#define SYS_STATUS_VIDEO_4K_10B	(1 << 16)
-#define SYS_STATUS_LOW_POWER	(1 << 17)
-#define SYS_STATUS_HDMIRX	(1 << 18)
-#define SYS_STATUS_VIDEO_SVEP	(1 << 19)
-#define SYS_STATUS_VIDEO_4K_60P	(1 << 20)
-#define SYS_STATUS_DEEP_SUSPEND	(1 << 21)
-#define SYS_STATUS_EBC		(1 << 22)
-
-#define SYS_STATUS_VIDEO	(SYS_STATUS_VIDEO_4K | \
-				 SYS_STATUS_VIDEO_1080P | \
-				 SYS_STATUS_VIDEO_4K_10B | \
-				 SYS_STATUS_VIDEO_4K_60P)
-#define SYS_STATUS_SINGLEVP	SYS_STATUS_LCDC1
-#define SYS_STATUS_MULTIVP	SYS_STATUS_LCDC0
-#define SYS_STATUS_DUALVIEW	(SYS_STATUS_LCDC0 | SYS_STATUS_LCDC1)
-
-#define DMC_FREQ_LEVEL_LOW	(0x1 << 0)
-#define DMC_FREQ_LEVEL_MID_LOW	(0x1 << 1)
-#define DMC_FREQ_LEVEL_MID_HIGH	(0x1 << 2)
-#define DMC_FREQ_LEVEL_HIGH	(0x1 << 3)
-
-#define DMC_WAIT_MODE_NORMAL	(0x1 << 0)
-#define DMC_WAIT_MODE_VOP_VBANK	(0x1 << 1)
-#define DMC_WAIT_MODE_VOP_LINE	(0x1 << 2)
-#define DMC_WAIT_MODE_VOP_AUTO	(0x1 << 3)
-#define DMC_WAIT_MODE_ISP_VBANK	(0x1 << 4)
-#define DMC_WAIT_MODE_EBC_VBANK	(0x1 << 5)
-
-#endif

diff -Nur a/include/dt-bindings/suspend/rockchip-rk3588.h b/include/dt-bindings/suspend/rockchip-rk3588.h
--- a/include/dt-bindings/suspend/rockchip-rk3588.h	2025-04-10 00:09:10.082207866 +0800
+++ b/include/dt-bindings/suspend/rockchip-rk3588.h	1970-01-01 08:00:00.000000000 +0800
@@ -1,88 +0,0 @@
-/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
-/*
- * Header providing constants for Rockchip suspend bindings.
- *
- * Copyright (C) 2022, Rockchip Electronics Co., Ltd.
- * Author: XiaoDong.Huang
- */
-
-#ifndef __DT_BINDINGS_RK3588_PM_H__
-#define __DT_BINDINGS_RK3588_PM_H__
-/******************************bits ops************************************/
-
-#ifndef BIT
-#define BIT(nr)				(1 << (nr))
-#endif
-
-#define RKPM_SLP_ARMPD			BIT(0)
-#define RKPM_SLP_ARMOFF			BIT(1)
-#define RKPM_SLP_ARMOFF_DDRPD		BIT(2)
-#define RKPM_SLP_ARMOFF_LOGOFF		BIT(3)
-#define RKPM_SLP_ARMOFF_PMUOFF		BIT(4)
-
-/* all plls except ddr's pll*/
-#define RKPM_SLP_PMU_HW_PLLS_PD		BIT(8)
-#define RKPM_SLP_PMU_PMUALIVE_32K	BIT(9)
-#define RKPM_SLP_PMU_DIS_OSC		BIT(10)
-
-#define RKPM_SLP_CLK_GT			BIT(16)
-#define RKPM_SLP_PMIC_LP		BIT(17)
-
-#define RKPM_SLP_32K_EXT		BIT(24)
-#define RKPM_SLP_TIME_OUT_WKUP		BIT(25)
-#define RKPM_SLP_PMU_DBG		BIT(26)
-#define RKPM_SLP_ARCH_TIMER_RESET	BIT(27)
-
-/* the wake up source */
-#define RKPM_CPU0_WKUP_EN		BIT(0)
-#define RKPM_CPU1_WKUP_EN		BIT(1)
-#define RKPM_CPU2_WKUP_EN		BIT(2)
-#define RKPM_CPU3_WKUP_EN		BIT(3)
-#define RKPM_CPU4_WKUP_EN		BIT(4)
-#define RKPM_CPU5_WKUP_EN		BIT(5)
-#define RKPM_CPU6_WKUP_EN		BIT(6)
-#define RKPM_CPU7_WKUP_EN		BIT(7)
-#define RKPM_GPIO_WKUP_EN		BIT(8)
-#define RKPM_SDMMC_WKUP_EN		BIT(9)
-#define RKPM_SDIO_WKUP_EN		BIT(10)
-#define RKPM_USB_WKUP_EN		BIT(11)
-#define RKPM_UART0_WKUP_EN		BIT(12)
-#define RKPM_VAD_WKUP_EN		BIT(13)
-#define RKPM_TIMER_WKUP_EN		BIT(14)
-#define RKPM_SYSINT_WKUP_EN		BIT(15)
-#define RKPM_TIME_OUT_WKUP_EN		BIT(16)
-#define RKPM_PMUMCU_CEC_WKUP_EN		BIT(20)
-#define RKPM_PMUMCU_VAD_WKUP_EN		BIT(21)
-
-/* io retention config */
-#define RKPM_EMMCIO_RET_EN		BIT(0)
-#define RKPM_VCCIO1_RET_EN		BIT(1)
-#define RKPM_VCCIO2_RET_EN		BIT(2)
-#define RKPM_VCCIO3_RET_EN		BIT(3)
-#define RKPM_VCCIO4_RET_EN		BIT(4)
-#define RKPM_VCCIO5_RET_EN		BIT(5)
-#define RKPM_VCCIO6_RET_EN		BIT(6)
-#define RKPM_PMUIO2_RET_EN		BIT(7)
-
-/* sleep pin */
-#define RKPM_SLEEP_PIN0_ACT_LOW		BIT(0)	/* GPIO0_A2 */
-#define RKPM_SLEEP_PIN1_ACT_LOW		BIT(1)	/* GPIO0_A3 */
-
-#define RKPM_SLEEP_PIN_SRC_VD_NPU	0x1
-#define RKPM_SLEEP_PIN_SRC_VD_GPU	0x2
-#define RKPM_SLEEP_PIN_SRC_VD_BIGCORE0	0x3
-#define RKPM_SLEEP_PIN_SRC_VD_BIGCORE1	0x4
-#define RKPM_SLEEP_PIN_SRC_VD_DSU	0x5
-#define RKPM_SLEEP_PIN_SRC_VD_VCODEC	0x6
-#define RKPM_SLEEP_PIN_SRC_VD_DDR	0x7
-#define RKPM_SLEEP_PIN_SRC_LP_DEEP_LP	0x8
-#define RKPM_SLEEP_PIN_SRC_SFT_EN	0xf
-
-#define RKPM_SLEEP_PIN0_SRC(n)		(((n) & 0xf) << 0)
-#define RKPM_SLEEP_PIN1_SRC(n)		(((n) & 0xf) << 4)
-#define RKPM_SLEEP_PIN2_SRC(n)		(((n) & 0xf) << 8)
-#define RKPM_SLEEP_PIN3_SRC(n)		(((n) & 0xf) << 12)
-#define RKPM_SLEEP_PIN4_SRC(n)		(((n) & 0xf) << 16)
-#define RKPM_SLEEP_PIN5_SRC(n)		(((n) & 0xf) << 20)
-
-#endif