--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/n/andresr/6.111work/fft_display/fft_display/fft_display.ise
-intstyle ise -v 3 -s 6 -xml fft fft.ncd -o fft.twr fft.pcf -ucf labkit.ucf

Design file:              fft.ncd
Physical constraint file: fft.pcf
Device,package,speed:     xc2v6000,bf957,-6 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.391(F)|    1.606(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    3.031(R)|   -1.750(R)|clock_27mhz_IBUFG |   0.000|
button_up   |    3.299(R)|   -1.425(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    3.381(R)|   -2.920(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    2.832(R)|   -2.371(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    3.053(R)|   -2.592(R)|clock_27mhz_IBUFG |   0.000|
switch<3>   |    2.541(R)|   -2.080(R)|clock_27mhz_IBUFG |   0.000|
switch<4>   |    2.000(R)|   -1.539(R)|clock_27mhz_IBUFG |   0.000|
switch<5>   |    2.817(R)|   -2.356(R)|clock_27mhz_IBUFG |   0.000|
switch<6>   |    2.608(R)|   -2.147(R)|clock_27mhz_IBUFG |   0.000|
switch<7>   |    2.377(R)|   -1.916(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   10.478(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   10.473(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer1_data<0> |   11.994(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<2> |    9.946(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<3> |   12.263(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<4> |    8.897(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<5> |    9.315(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<6> |    8.963(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<7> |    9.302(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<8> |    9.357(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<9> |    9.304(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<10>|   10.818(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<11>|   11.153(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<12>|   11.427(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<13>|   10.253(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<14>|   11.940(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<15>|   11.457(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0> |   12.110(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1> |   11.622(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2> |   11.870(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3> |   12.530(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4> |   12.574(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5> |   12.827(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6> |   12.586(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7> |   12.698(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<8> |   12.591(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<12>|   11.387(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<13>|   11.140(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<14>|   10.963(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<15>|   11.755(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b     |    8.461(R)|clock_27mhz_IBUFG |   0.000|
disp_clock        |    8.808(R)|clock_27mhz_IBUFG |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    6.261|         |    6.851|    2.668|
clock_27mhz    |    2.201|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.460|    3.668|         |         |
clock_27mhz    |    8.466|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |analyzer1_data<1>  |   10.313|
clock_27mhz    |vga_out_pixel_clock|    9.319|
---------------+-------------------+---------+


Analysis completed Fri Dec  7 16:46:23 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 535 MB



