
Test11_USERBRD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b10  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003c98  08003c98  00013c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08003cd8  08003cd8  00013cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003ce0  08003ce0  00013ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000042c  20000000  08003ce4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002042c  2**0
                  CONTENTS
  7 .bss          0000015c  2000042c  2000042c  0002042c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000588  20000588  0002042c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
 10 .debug_line   00005060  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000b6ab  00000000  00000000  000254bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000017d4  00000000  00000000  00030b67  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b58  00000000  00000000  00032340  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a80  00000000  00000000  00032e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000063a0  00000000  00000000  00033918  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000033db  00000000  00000000  00039cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000006e  00000000  00000000  0003d093  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002e1c  00000000  00000000  0003d104  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	2000042f 	.word	0x2000042f
 80001a0:	2000042c 	.word	0x2000042c
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	2000042c 	.word	0x2000042c
 80001c4:	2000042c 	.word	0x2000042c
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000042c 	.word	0x2000042c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003c80 	.word	0x08003c80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4808      	ldr	r0, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	20000430 	.word	0x20000430
 8000220:	08003c80 	.word	0x08003c80
 8000224:	2000042c 	.word	0x2000042c
 8000228:	00000000 	.word	0x00000000

0800022c <__libc_init_array>:
 800022c:	b570      	push	{r4, r5, r6, lr}
 800022e:	4e0f      	ldr	r6, [pc, #60]	; (800026c <__libc_init_array+0x40>)
 8000230:	4d0f      	ldr	r5, [pc, #60]	; (8000270 <__libc_init_array+0x44>)
 8000232:	1b76      	subs	r6, r6, r5
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	bf18      	it	ne
 8000238:	2400      	movne	r4, #0
 800023a:	d005      	beq.n	8000248 <__libc_init_array+0x1c>
 800023c:	3401      	adds	r4, #1
 800023e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000242:	4798      	blx	r3
 8000244:	42a6      	cmp	r6, r4
 8000246:	d1f9      	bne.n	800023c <__libc_init_array+0x10>
 8000248:	4e0a      	ldr	r6, [pc, #40]	; (8000274 <__libc_init_array+0x48>)
 800024a:	4d0b      	ldr	r5, [pc, #44]	; (8000278 <__libc_init_array+0x4c>)
 800024c:	1b76      	subs	r6, r6, r5
 800024e:	f003 fd17 	bl	8003c80 <_init>
 8000252:	10b6      	asrs	r6, r6, #2
 8000254:	bf18      	it	ne
 8000256:	2400      	movne	r4, #0
 8000258:	d006      	beq.n	8000268 <__libc_init_array+0x3c>
 800025a:	3401      	adds	r4, #1
 800025c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000260:	4798      	blx	r3
 8000262:	42a6      	cmp	r6, r4
 8000264:	d1f9      	bne.n	800025a <__libc_init_array+0x2e>
 8000266:	bd70      	pop	{r4, r5, r6, pc}
 8000268:	bd70      	pop	{r4, r5, r6, pc}
 800026a:	bf00      	nop
 800026c:	08003cd8 	.word	0x08003cd8
 8000270:	08003cd8 	.word	0x08003cd8
 8000274:	08003ce0 	.word	0x08003ce0
 8000278:	08003cd8 	.word	0x08003cd8

0800027c <register_fini>:
 800027c:	4b02      	ldr	r3, [pc, #8]	; (8000288 <register_fini+0xc>)
 800027e:	b113      	cbz	r3, 8000286 <register_fini+0xa>
 8000280:	4802      	ldr	r0, [pc, #8]	; (800028c <register_fini+0x10>)
 8000282:	f000 b805 	b.w	8000290 <atexit>
 8000286:	4770      	bx	lr
 8000288:	00000000 	.word	0x00000000
 800028c:	0800029d 	.word	0x0800029d

08000290 <atexit>:
 8000290:	2300      	movs	r3, #0
 8000292:	4601      	mov	r1, r0
 8000294:	461a      	mov	r2, r3
 8000296:	4618      	mov	r0, r3
 8000298:	f000 b814 	b.w	80002c4 <__register_exitproc>

0800029c <__libc_fini_array>:
 800029c:	b538      	push	{r3, r4, r5, lr}
 800029e:	4d07      	ldr	r5, [pc, #28]	; (80002bc <__libc_fini_array+0x20>)
 80002a0:	4c07      	ldr	r4, [pc, #28]	; (80002c0 <__libc_fini_array+0x24>)
 80002a2:	1b2c      	subs	r4, r5, r4
 80002a4:	10a4      	asrs	r4, r4, #2
 80002a6:	d005      	beq.n	80002b4 <__libc_fini_array+0x18>
 80002a8:	3c01      	subs	r4, #1
 80002aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80002ae:	4798      	blx	r3
 80002b0:	2c00      	cmp	r4, #0
 80002b2:	d1f9      	bne.n	80002a8 <__libc_fini_array+0xc>
 80002b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80002b8:	f003 bce8 	b.w	8003c8c <_fini>
 80002bc:	08003ce4 	.word	0x08003ce4
 80002c0:	08003ce0 	.word	0x08003ce0

080002c4 <__register_exitproc>:
 80002c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c8:	4c25      	ldr	r4, [pc, #148]	; (8000360 <__register_exitproc+0x9c>)
 80002ca:	6825      	ldr	r5, [r4, #0]
 80002cc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80002d0:	4606      	mov	r6, r0
 80002d2:	4688      	mov	r8, r1
 80002d4:	4692      	mov	sl, r2
 80002d6:	4699      	mov	r9, r3
 80002d8:	b3c4      	cbz	r4, 800034c <__register_exitproc+0x88>
 80002da:	6860      	ldr	r0, [r4, #4]
 80002dc:	281f      	cmp	r0, #31
 80002de:	dc17      	bgt.n	8000310 <__register_exitproc+0x4c>
 80002e0:	1c43      	adds	r3, r0, #1
 80002e2:	b176      	cbz	r6, 8000302 <__register_exitproc+0x3e>
 80002e4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80002e8:	2201      	movs	r2, #1
 80002ea:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80002ee:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
 80002f2:	4082      	lsls	r2, r0
 80002f4:	4311      	orrs	r1, r2
 80002f6:	2e02      	cmp	r6, #2
 80002f8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 80002fc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8000300:	d01e      	beq.n	8000340 <__register_exitproc+0x7c>
 8000302:	3002      	adds	r0, #2
 8000304:	6063      	str	r3, [r4, #4]
 8000306:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 800030a:	2000      	movs	r0, #0
 800030c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <__register_exitproc+0xa0>)
 8000312:	b303      	cbz	r3, 8000356 <__register_exitproc+0x92>
 8000314:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000318:	f3af 8000 	nop.w
 800031c:	4604      	mov	r4, r0
 800031e:	b1d0      	cbz	r0, 8000356 <__register_exitproc+0x92>
 8000320:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8000324:	2700      	movs	r7, #0
 8000326:	e880 0088 	stmia.w	r0, {r3, r7}
 800032a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800032e:	4638      	mov	r0, r7
 8000330:	2301      	movs	r3, #1
 8000332:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8000336:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800033a:	2e00      	cmp	r6, #0
 800033c:	d0e1      	beq.n	8000302 <__register_exitproc+0x3e>
 800033e:	e7d1      	b.n	80002e4 <__register_exitproc+0x20>
 8000340:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8000344:	430a      	orrs	r2, r1
 8000346:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800034a:	e7da      	b.n	8000302 <__register_exitproc+0x3e>
 800034c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8000350:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8000354:	e7c1      	b.n	80002da <__register_exitproc+0x16>
 8000356:	f04f 30ff 	mov.w	r0, #4294967295
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	bf00      	nop
 8000360:	08003c9c 	.word	0x08003c9c
 8000364:	00000000 	.word	0x00000000

08000368 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800036c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800036e:	e003      	b.n	8000378 <LoopCopyDataInit>

08000370 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000372:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000374:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000376:	3104      	adds	r1, #4

08000378 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000378:	480b      	ldr	r0, [pc, #44]	; (80003a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800037c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800037e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000380:	d3f6      	bcc.n	8000370 <CopyDataInit>
	ldr	r2, =_sbss
 8000382:	4a0b      	ldr	r2, [pc, #44]	; (80003b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000384:	e002      	b.n	800038c <LoopFillZerobss>

08000386 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000386:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000388:	f842 3b04 	str.w	r3, [r2], #4

0800038c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <LoopForever+0x16>)
	cmp	r2, r3
 800038e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000390:	d3f9      	bcc.n	8000386 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000392:	f000 fbc1 	bl	8000b18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000396:	f7ff ff49 	bl	800022c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800039a:	f000 f80f 	bl	80003bc <main>

0800039e <LoopForever>:

LoopForever:
    b LoopForever
 800039e:	e7fe      	b.n	800039e <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003a0:	20003000 	.word	0x20003000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80003a4:	08003ce4 	.word	0x08003ce4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80003ac:	2000042c 	.word	0x2000042c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80003b0:	2000042c 	.word	0x2000042c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80003b4:	20000588 	.word	0x20000588

080003b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC1_2_IRQHandler>
	...

080003bc <main>:
void Led1Toggle();
void Led2Toggle();
/* USER CODE END 0 */

int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint16_t Enc1_value=0,Enc2_value=0,Enc3_value=0;
 80003c2:	2300      	movs	r3, #0
 80003c4:	813b      	strh	r3, [r7, #8]
 80003c6:	2300      	movs	r3, #0
 80003c8:	80fb      	strh	r3, [r7, #6]
 80003ca:	2300      	movs	r3, #0
 80003cc:	80bb      	strh	r3, [r7, #4]
	uint16_t Enc1_old = 0,Enc2_old = 0,Enc3_old = 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	81fb      	strh	r3, [r7, #14]
 80003d2:	2300      	movs	r3, #0
 80003d4:	81bb      	strh	r3, [r7, #12]
 80003d6:	2300      	movs	r3, #0
 80003d8:	817b      	strh	r3, [r7, #10]
	UartReady = false;
 80003da:	4b2c      	ldr	r3, [pc, #176]	; (800048c <main+0xd0>)
 80003dc:	2200      	movs	r2, #0
 80003de:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003e0:	f000 fcd4 	bl	8000d8c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80003e4:	f000 f85a 	bl	800049c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e8:	f000 f9b2 	bl	8000750 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003ec:	f000 f8a8 	bl	8000540 <MX_TIM1_Init>
  MX_TIM2_Init();
 80003f0:	f000 f8f2 	bl	80005d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80003f4:	f000 f936 	bl	8000664 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80003f8:	f000 f97a 	bl	80006f0 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &RxData, 1);
 80003fc:	2201      	movs	r2, #1
 80003fe:	4924      	ldr	r1, [pc, #144]	; (8000490 <main+0xd4>)
 8000400:	4824      	ldr	r0, [pc, #144]	; (8000494 <main+0xd8>)
 8000402:	f002 fd51 	bl	8002ea8 <HAL_UART_Receive_IT>
	Encoder_Read_Strat();
 8000406:	f000 fa0f 	bl	8000828 <Encoder_Read_Strat>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
		Enc1_value = getTIM1Enc();
 800040a:	f000 fa23 	bl	8000854 <getTIM1Enc>
 800040e:	4603      	mov	r3, r0
 8000410:	813b      	strh	r3, [r7, #8]
		Enc2_value = getTIM2Enc();
 8000412:	f000 fa2b 	bl	800086c <getTIM2Enc>
 8000416:	4603      	mov	r3, r0
 8000418:	80fb      	strh	r3, [r7, #6]
		Enc3_value = getTIM3Enc();
 800041a:	f000 fa31 	bl	8000880 <getTIM3Enc>
 800041e:	4603      	mov	r3, r0
 8000420:	80bb      	strh	r3, [r7, #4]

		if( isChange(Enc1_old,Enc1_value) != 0) Led2Toggle();
 8000422:	89fb      	ldrh	r3, [r7, #14]
 8000424:	893a      	ldrh	r2, [r7, #8]
 8000426:	4611      	mov	r1, r2
 8000428:	4618      	mov	r0, r3
 800042a:	f000 fa35 	bl	8000898 <isChange>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d001      	beq.n	8000438 <main+0x7c>
 8000434:	f000 fb20 	bl	8000a78 <Led2Toggle>
		if( isChange(Enc2_old,Enc2_value) != 0) Led0Toggle();	
 8000438:	89bb      	ldrh	r3, [r7, #12]
 800043a:	88fa      	ldrh	r2, [r7, #6]
 800043c:	4611      	mov	r1, r2
 800043e:	4618      	mov	r0, r3
 8000440:	f000 fa2a 	bl	8000898 <isChange>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <main+0x92>
 800044a:	f000 fb01 	bl	8000a50 <Led0Toggle>
		if( isChange(Enc3_old,Enc3_value) != 0) Led1Toggle();
 800044e:	897b      	ldrh	r3, [r7, #10]
 8000450:	88ba      	ldrh	r2, [r7, #4]
 8000452:	4611      	mov	r1, r2
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fa1f 	bl	8000898 <isChange>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <main+0xa8>
 8000460:	f000 fb00 	bl	8000a64 <Led1Toggle>

		Enc1_old = Enc1_value;
 8000464:	893b      	ldrh	r3, [r7, #8]
 8000466:	81fb      	strh	r3, [r7, #14]
		Enc2_old = Enc2_value;
 8000468:	88fb      	ldrh	r3, [r7, #6]
 800046a:	81bb      	strh	r3, [r7, #12]
		Enc3_old = Enc3_value;
 800046c:	88bb      	ldrh	r3, [r7, #4]
 800046e:	817b      	strh	r3, [r7, #10]

		/*--- Send Data ---*/
		databuf[0] = Enc1_value;
 8000470:	4a09      	ldr	r2, [pc, #36]	; (8000498 <main+0xdc>)
 8000472:	893b      	ldrh	r3, [r7, #8]
 8000474:	8013      	strh	r3, [r2, #0]
		databuf[1] = Enc2_value;
 8000476:	4a08      	ldr	r2, [pc, #32]	; (8000498 <main+0xdc>)
 8000478:	88fb      	ldrh	r3, [r7, #6]
 800047a:	8053      	strh	r3, [r2, #2]
		databuf[2] = Enc3_value;
 800047c:	4a06      	ldr	r2, [pc, #24]	; (8000498 <main+0xdc>)
 800047e:	88bb      	ldrh	r3, [r7, #4]
 8000480:	8093      	strh	r3, [r2, #4]

		HAL_Delay(100);
 8000482:	2064      	movs	r0, #100	; 0x64
 8000484:	f000 fcce 	bl	8000e24 <HAL_Delay>

  }
 8000488:	e7bf      	b.n	800040a <main+0x4e>
 800048a:	bf00      	nop
 800048c:	20000582 	.word	0x20000582
 8000490:	20000570 	.word	0x20000570
 8000494:	200004fc 	.word	0x200004fc
 8000498:	2000057c 	.word	0x2000057c

0800049c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b096      	sub	sp, #88	; 0x58
 80004a0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004a2:	2302      	movs	r3, #2
 80004a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a6:	2301      	movs	r3, #1
 80004a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80004aa:	2310      	movs	r3, #16
 80004ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004b6:	4618      	mov	r0, r3
 80004b8:	f000 ff9e 	bl	80013f8 <HAL_RCC_OscConfig>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x2a>
  {
    Error_Handler();
 80004c2:	f000 fae3 	bl	8000a8c <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	230f      	movs	r3, #15
 80004c8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004ca:	2300      	movs	r3, #0
 80004cc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ce:	2300      	movs	r3, #0
 80004d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004d2:	2300      	movs	r3, #0
 80004d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004d6:	2300      	movs	r3, #0
 80004d8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004da:	f107 031c 	add.w	r3, r7, #28
 80004de:	2100      	movs	r1, #0
 80004e0:	4618      	mov	r0, r3
 80004e2:	f002 f84b 	bl	800257c <HAL_RCC_ClockConfig>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80004ec:	f000 face 	bl	8000a8c <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80004f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80004f6:	2300      	movs	r3, #0
 80004f8:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	4618      	mov	r0, r3
 80004fe:	f002 faf3 	bl	8002ae8 <HAL_RCCEx_PeriphCLKConfig>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000508:	f000 fac0 	bl	8000a8c <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800050c:	f002 fa9c 	bl	8002a48 <HAL_RCC_GetHCLKFreq>
 8000510:	4602      	mov	r2, r0
 8000512:	4b0a      	ldr	r3, [pc, #40]	; (800053c <SystemClock_Config+0xa0>)
 8000514:	fba3 2302 	umull	r2, r3, r3, r2
 8000518:	099b      	lsrs	r3, r3, #6
 800051a:	4618      	mov	r0, r3
 800051c:	f000 fd96 	bl	800104c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000520:	2004      	movs	r0, #4
 8000522:	f000 fd9f 	bl	8001064 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000526:	2200      	movs	r2, #0
 8000528:	2100      	movs	r1, #0
 800052a:	f04f 30ff 	mov.w	r0, #4294967295
 800052e:	f000 fd63 	bl	8000ff8 <HAL_NVIC_SetPriority>
}
 8000532:	bf00      	nop
 8000534:	3758      	adds	r7, #88	; 0x58
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	10624dd3 	.word	0x10624dd3

08000540 <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b08c      	sub	sp, #48	; 0x30
 8000544:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8000546:	4b22      	ldr	r3, [pc, #136]	; (80005d0 <MX_TIM1_Init+0x90>)
 8000548:	4a22      	ldr	r2, [pc, #136]	; (80005d4 <MX_TIM1_Init+0x94>)
 800054a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800054c:	4b20      	ldr	r3, [pc, #128]	; (80005d0 <MX_TIM1_Init+0x90>)
 800054e:	2200      	movs	r2, #0
 8000550:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000552:	4b1f      	ldr	r3, [pc, #124]	; (80005d0 <MX_TIM1_Init+0x90>)
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000558:	4b1d      	ldr	r3, [pc, #116]	; (80005d0 <MX_TIM1_Init+0x90>)
 800055a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800055e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000560:	4b1b      	ldr	r3, [pc, #108]	; (80005d0 <MX_TIM1_Init+0x90>)
 8000562:	2200      	movs	r2, #0
 8000564:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000566:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <MX_TIM1_Init+0x90>)
 8000568:	2200      	movs	r2, #0
 800056a:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800056c:	2303      	movs	r3, #3
 800056e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000570:	2300      	movs	r3, #0
 8000572:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000574:	2301      	movs	r3, #1
 8000576:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000580:	2300      	movs	r3, #0
 8000582:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000584:	2301      	movs	r3, #1
 8000586:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000588:	2300      	movs	r3, #0
 800058a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000590:	f107 030c 	add.w	r3, r7, #12
 8000594:	4619      	mov	r1, r3
 8000596:	480e      	ldr	r0, [pc, #56]	; (80005d0 <MX_TIM1_Init+0x90>)
 8000598:	f003 f9be 	bl	8003918 <HAL_TIM_Encoder_Init>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80005a2:	f000 fa73 	bl	8000a8c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a6:	2300      	movs	r3, #0
 80005a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80005aa:	2300      	movs	r3, #0
 80005ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <MX_TIM1_Init+0x90>)
 80005b8:	f003 fb14 	bl	8003be4 <HAL_TIMEx_MasterConfigSynchronization>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 80005c2:	f000 fa63 	bl	8000a8c <Error_Handler>
  }

}
 80005c6:	bf00      	nop
 80005c8:	3730      	adds	r7, #48	; 0x30
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000448 	.word	0x20000448
 80005d4:	40012c00 	.word	0x40012c00

080005d8 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08c      	sub	sp, #48	; 0x30
 80005dc:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80005de:	4b20      	ldr	r3, [pc, #128]	; (8000660 <MX_TIM2_Init+0x88>)
 80005e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80005e6:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <MX_TIM2_Init+0x88>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <MX_TIM2_Init+0x88>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80005f2:	4b1b      	ldr	r3, [pc, #108]	; (8000660 <MX_TIM2_Init+0x88>)
 80005f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005fa:	4b19      	ldr	r3, [pc, #100]	; (8000660 <MX_TIM2_Init+0x88>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000600:	2303      	movs	r3, #3
 8000602:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000608:	2301      	movs	r3, #1
 800060a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000614:	2300      	movs	r3, #0
 8000616:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000618:	2301      	movs	r3, #1
 800061a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	4619      	mov	r1, r3
 800062a:	480d      	ldr	r0, [pc, #52]	; (8000660 <MX_TIM2_Init+0x88>)
 800062c:	f003 f974 	bl	8003918 <HAL_TIM_Encoder_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8000636:	f000 fa29 	bl	8000a8c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800063a:	2300      	movs	r3, #0
 800063c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800063e:	2300      	movs	r3, #0
 8000640:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000642:	463b      	mov	r3, r7
 8000644:	4619      	mov	r1, r3
 8000646:	4806      	ldr	r0, [pc, #24]	; (8000660 <MX_TIM2_Init+0x88>)
 8000648:	f003 facc 	bl	8003be4 <HAL_TIMEx_MasterConfigSynchronization>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000652:	f000 fa1b 	bl	8000a8c <Error_Handler>
  }

}
 8000656:	bf00      	nop
 8000658:	3730      	adds	r7, #48	; 0x30
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	20000484 	.word	0x20000484

08000664 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08c      	sub	sp, #48	; 0x30
 8000668:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800066a:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <MX_TIM3_Init+0x84>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <MX_TIM3_Init+0x88>)
 800066e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000670:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <MX_TIM3_Init+0x84>)
 8000672:	2200      	movs	r2, #0
 8000674:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <MX_TIM3_Init+0x84>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800067c:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <MX_TIM3_Init+0x84>)
 800067e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000682:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <MX_TIM3_Init+0x84>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800068a:	2303      	movs	r3, #3
 800068c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000692:	2301      	movs	r3, #1
 8000694:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800069e:	2300      	movs	r3, #0
 80006a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80006a2:	2301      	movs	r3, #1
 80006a4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	4619      	mov	r1, r3
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <MX_TIM3_Init+0x84>)
 80006b6:	f003 f92f 	bl	8003918 <HAL_TIM_Encoder_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80006c0:	f000 f9e4 	bl	8000a8c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c4:	2300      	movs	r3, #0
 80006c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c8:	2300      	movs	r3, #0
 80006ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	4619      	mov	r1, r3
 80006d0:	4805      	ldr	r0, [pc, #20]	; (80006e8 <MX_TIM3_Init+0x84>)
 80006d2:	f003 fa87 	bl	8003be4 <HAL_TIMEx_MasterConfigSynchronization>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80006dc:	f000 f9d6 	bl	8000a8c <Error_Handler>
  }

}
 80006e0:	bf00      	nop
 80006e2:	3730      	adds	r7, #48	; 0x30
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	200004c0 	.word	0x200004c0
 80006ec:	40000400 	.word	0x40000400

080006f0 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80006f4:	4b14      	ldr	r3, [pc, #80]	; (8000748 <MX_USART2_UART_Init+0x58>)
 80006f6:	4a15      	ldr	r2, [pc, #84]	; (800074c <MX_USART2_UART_Init+0x5c>)
 80006f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fa:	4b13      	ldr	r3, [pc, #76]	; (8000748 <MX_USART2_UART_Init+0x58>)
 80006fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000702:	4b11      	ldr	r3, [pc, #68]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000708:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <MX_USART2_UART_Init+0x58>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000716:	220c      	movs	r2, #12
 8000718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <MX_USART2_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000720:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_USART2_UART_Init+0x58>)
 800072e:	2200      	movs	r2, #0
 8000730:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000732:	4805      	ldr	r0, [pc, #20]	; (8000748 <MX_USART2_UART_Init+0x58>)
 8000734:	f002 fb1e 	bl	8002d74 <HAL_UART_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800073e:	f000 f9a5 	bl	8000a8c <Error_Handler>
  }

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	200004fc 	.word	0x200004fc
 800074c:	40004400 	.word	0x40004400

08000750 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000756:	4a31      	ldr	r2, [pc, #196]	; (800081c <MX_GPIO_Init+0xcc>)
 8000758:	4b30      	ldr	r3, [pc, #192]	; (800081c <MX_GPIO_Init+0xcc>)
 800075a:	695b      	ldr	r3, [r3, #20]
 800075c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000760:	6153      	str	r3, [r2, #20]
 8000762:	4b2e      	ldr	r3, [pc, #184]	; (800081c <MX_GPIO_Init+0xcc>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4a2b      	ldr	r2, [pc, #172]	; (800081c <MX_GPIO_Init+0xcc>)
 8000770:	4b2a      	ldr	r3, [pc, #168]	; (800081c <MX_GPIO_Init+0xcc>)
 8000772:	695b      	ldr	r3, [r3, #20]
 8000774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000778:	6153      	str	r3, [r2, #20]
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <MX_GPIO_Init+0xcc>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000786:	4a25      	ldr	r2, [pc, #148]	; (800081c <MX_GPIO_Init+0xcc>)
 8000788:	4b24      	ldr	r3, [pc, #144]	; (800081c <MX_GPIO_Init+0xcc>)
 800078a:	695b      	ldr	r3, [r3, #20]
 800078c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000790:	6153      	str	r3, [r2, #20]
 8000792:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_GPIO_Init+0xcc>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(StateLED_GPIO_Port, StateLED_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2101      	movs	r1, #1
 80007a2:	481f      	ldr	r0, [pc, #124]	; (8000820 <MX_GPIO_Init+0xd0>)
 80007a4:	f000 fdfe 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, REDE_Pin|LED0_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	2130      	movs	r1, #48	; 0x30
 80007ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007b0:	f000 fdf8 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2103      	movs	r1, #3
 80007b8:	481a      	ldr	r0, [pc, #104]	; (8000824 <MX_GPIO_Init+0xd4>)
 80007ba:	f000 fdf3 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : StateLED_Pin */
  GPIO_InitStruct.Pin = StateLED_Pin;
 80007be:	2301      	movs	r3, #1
 80007c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(StateLED_GPIO_Port, &GPIO_InitStruct);
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	4619      	mov	r1, r3
 80007d4:	4812      	ldr	r0, [pc, #72]	; (8000820 <MX_GPIO_Init+0xd0>)
 80007d6:	f000 fc6f 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : REDE_Pin LED0_Pin */
  GPIO_InitStruct.Pin = REDE_Pin|LED0_Pin;
 80007da:	2330      	movs	r3, #48	; 0x30
 80007dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	2301      	movs	r3, #1
 80007e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ea:	f107 030c 	add.w	r3, r7, #12
 80007ee:	4619      	mov	r1, r3
 80007f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f4:	f000 fc60 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80007f8:	2303      	movs	r3, #3
 80007fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	4619      	mov	r1, r3
 800080e:	4805      	ldr	r0, [pc, #20]	; (8000824 <MX_GPIO_Init+0xd4>)
 8000810:	f000 fc52 	bl	80010b8 <HAL_GPIO_Init>

}
 8000814:	bf00      	nop
 8000816:	3720      	adds	r7, #32
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40021000 	.word	0x40021000
 8000820:	48001400 	.word	0x48001400
 8000824:	48000400 	.word	0x48000400

08000828 <Encoder_Read_Strat>:

/* USER CODE BEGIN 4 */
/*--- Encoder ---*/
void Encoder_Read_Strat(){
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800082c:	213c      	movs	r1, #60	; 0x3c
 800082e:	4806      	ldr	r0, [pc, #24]	; (8000848 <Encoder_Read_Strat+0x20>)
 8000830:	f003 f90a 	bl	8003a48 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 8000834:	213c      	movs	r1, #60	; 0x3c
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <Encoder_Read_Strat+0x24>)
 8000838:	f003 f906 	bl	8003a48 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800083c:	213c      	movs	r1, #60	; 0x3c
 800083e:	4804      	ldr	r0, [pc, #16]	; (8000850 <Encoder_Read_Strat+0x28>)
 8000840:	f003 f902 	bl	8003a48 <HAL_TIM_Encoder_Start>
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000448 	.word	0x20000448
 800084c:	20000484 	.word	0x20000484
 8000850:	200004c0 	.word	0x200004c0

08000854 <getTIM1Enc>:
void Encoder_Read_Stop(){
	HAL_TIM_Encoder_Stop(&htim1,TIM_CHANNEL_ALL);
	HAL_TIM_Encoder_Stop(&htim2,TIM_CHANNEL_ALL);
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
}
int getTIM1Enc(){
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
	return TIM1->CNT;
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <getTIM1Enc+0x14>)
 800085a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40012c00 	.word	0x40012c00

0800086c <getTIM2Enc>:
int getTIM2Enc(){
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	return TIM2->CNT;
 8000870:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000876:	4618      	mov	r0, r3
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <getTIM3Enc>:
int getTIM3Enc(){
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	return TIM3->CNT;
 8000884:	4b03      	ldr	r3, [pc, #12]	; (8000894 <getTIM3Enc+0x14>)
 8000886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	40000400 	.word	0x40000400

08000898 <isChange>:
int isChange(int old,int new){
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
	if(old != new){
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d001      	beq.n	80008ae <isChange+0x16>
		return true;
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <isChange+0x18>
	}else{
		return false;
 80008ae:	2300      	movs	r3, #0
	}
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <sendData>:
/*--- UART ---*/
void sendData(int *Data){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	int i;
	uint8_t TxData[10];
	uint8_t CheckSum = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	74fb      	strb	r3, [r7, #19]
	TxData[0] = '#';
 80008c8:	2323      	movs	r3, #35	; 0x23
 80008ca:	723b      	strb	r3, [r7, #8]
	TxData[1] = 0xEE;
 80008cc:	23ee      	movs	r3, #238	; 0xee
 80008ce:	727b      	strb	r3, [r7, #9]
	TxData[2] = 0x06;
 80008d0:	2306      	movs	r3, #6
 80008d2:	72bb      	strb	r3, [r7, #10]
	TxData[3] = Data[0] << 0;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	72fb      	strb	r3, [r7, #11]
	TxData[4] = Data[0] << 8;
 80008dc:	2300      	movs	r3, #0
 80008de:	733b      	strb	r3, [r7, #12]
	TxData[5] = Data[1] << 0;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3304      	adds	r3, #4
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	737b      	strb	r3, [r7, #13]
	TxData[6] = Data[1] << 8;
 80008ea:	2300      	movs	r3, #0
 80008ec:	73bb      	strb	r3, [r7, #14]
	TxData[7] = Data[2] << 0;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3308      	adds	r3, #8
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	73fb      	strb	r3, [r7, #15]
	TxData[8] = Data[2] << 8;
 80008f8:	2300      	movs	r3, #0
 80008fa:	743b      	strb	r3, [r7, #16]
	for(i=0; i<9; i++){
 80008fc:	2300      	movs	r3, #0
 80008fe:	617b      	str	r3, [r7, #20]
 8000900:	e00a      	b.n	8000918 <sendData+0x5c>
		CheckSum = CheckSum^TxData[i];
 8000902:	f107 0208 	add.w	r2, r7, #8
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	4413      	add	r3, r2
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	7cfb      	ldrb	r3, [r7, #19]
 800090e:	4053      	eors	r3, r2
 8000910:	74fb      	strb	r3, [r7, #19]
	TxData[4] = Data[0] << 8;
	TxData[5] = Data[1] << 0;
	TxData[6] = Data[1] << 8;
	TxData[7] = Data[2] << 0;
	TxData[8] = Data[2] << 8;
	for(i=0; i<9; i++){
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	3301      	adds	r3, #1
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	2b08      	cmp	r3, #8
 800091c:	ddf1      	ble.n	8000902 <sendData+0x46>
		CheckSum = CheckSum^TxData[i];
	}
	TxData[9] = CheckSum;
 800091e:	7cfb      	ldrb	r3, [r7, #19]
 8000920:	747b      	strb	r3, [r7, #17]
	REDEOn();
 8000922:	f000 f815 	bl	8000950 <REDEOn>
	HAL_UART_Transmit_IT(&huart2,TxData,10);
 8000926:	f107 0308 	add.w	r3, r7, #8
 800092a:	220a      	movs	r2, #10
 800092c:	4619      	mov	r1, r3
 800092e:	4807      	ldr	r0, [pc, #28]	; (800094c <sendData+0x90>)
 8000930:	f002 fa72 	bl	8002e18 <HAL_UART_Transmit_IT>
	HAL_Delay(1);
 8000934:	2001      	movs	r0, #1
 8000936:	f000 fa75 	bl	8000e24 <HAL_Delay>
	REDEOff();
 800093a:	f000 f813 	bl	8000964 <REDEOff>
	stateLED(2);
 800093e:	2002      	movs	r0, #2
 8000940:	f000 f866 	bl	8000a10 <stateLED>
}
 8000944:	bf00      	nop
 8000946:	3718      	adds	r7, #24
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	200004fc 	.word	0x200004fc

08000950 <REDEOn>:
void REDEOn(){
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDE_GPIO_Port,REDE_Pin,GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2110      	movs	r1, #16
 8000958:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800095c:	f000 fd22 	bl	80013a4 <HAL_GPIO_WritePin>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}

08000964 <REDEOff>:
void REDEOff(){
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDE_GPIO_Port,REDE_Pin,GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2110      	movs	r1, #16
 800096c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000970:	f000 fd18 	bl	80013a4 <HAL_GPIO_WritePin>
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}

08000978 <HAL_UART_TxCpltCallback>:
/*--- Interrupt ---*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle){}
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart2, &RxData, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	4919      	ldr	r1, [pc, #100]	; (80009fc <HAL_UART_RxCpltCallback+0x70>)
 8000998:	4819      	ldr	r0, [pc, #100]	; (8000a00 <HAL_UART_RxCpltCallback+0x74>)
 800099a:	f002 fa85 	bl	8002ea8 <HAL_UART_Receive_IT>
	uint8_t Data = RxData;
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <HAL_UART_RxCpltCallback+0x70>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	73fb      	strb	r3, [r7, #15]
	if(_index != 0){
 80009a4:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d01d      	beq.n	80009e8 <HAL_UART_RxCpltCallback+0x5c>
		RxBuff[_index-1] = Data;
 80009ac:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	4915      	ldr	r1, [pc, #84]	; (8000a08 <HAL_UART_RxCpltCallback+0x7c>)
 80009b4:	7bfa      	ldrb	r2, [r7, #15]
 80009b6:	54ca      	strb	r2, [r1, r3]
		_index++;
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a11      	ldr	r2, [pc, #68]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009c0:	6013      	str	r3, [r2, #0]
		if(_index == 5){
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b05      	cmp	r3, #5
 80009c8:	d114      	bne.n	80009f4 <HAL_UART_RxCpltCallback+0x68>
			_index = 0;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
			if(RxBuff[0]==0xEE && RxBuff[1]==0x01){
 80009d0:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <HAL_UART_RxCpltCallback+0x7c>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2bee      	cmp	r3, #238	; 0xee
 80009d6:	d10d      	bne.n	80009f4 <HAL_UART_RxCpltCallback+0x68>
 80009d8:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <HAL_UART_RxCpltCallback+0x7c>)
 80009da:	785b      	ldrb	r3, [r3, #1]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d109      	bne.n	80009f4 <HAL_UART_RxCpltCallback+0x68>
				sendData(databuf);
 80009e0:	480a      	ldr	r0, [pc, #40]	; (8000a0c <HAL_UART_RxCpltCallback+0x80>)
 80009e2:	f7ff ff6b 	bl	80008bc <sendData>
		}
	}else
	if(Data == 0x23){
		_index = 1;
	}
}
 80009e6:	e005      	b.n	80009f4 <HAL_UART_RxCpltCallback+0x68>
			if(RxBuff[0]==0xEE && RxBuff[1]==0x01){
				sendData(databuf);
			}
		}
	}else
	if(Data == 0x23){
 80009e8:	7bfb      	ldrb	r3, [r7, #15]
 80009ea:	2b23      	cmp	r3, #35	; 0x23
 80009ec:	d102      	bne.n	80009f4 <HAL_UART_RxCpltCallback+0x68>
		_index = 1;
 80009ee:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <HAL_UART_RxCpltCallback+0x78>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	601a      	str	r2, [r3, #0]
	}
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000570 	.word	0x20000570
 8000a00:	200004fc 	.word	0x200004fc
 8000a04:	2000056c 	.word	0x2000056c
 8000a08:	20000574 	.word	0x20000574
 8000a0c:	2000057c 	.word	0x2000057c

08000a10 <stateLED>:
	while(1){
		if(RxBuff[0] == 0xEE && RxBuff[1]==0x01)break;
	}
}
/*--- LED ---*/
void stateLED(int State){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	if(State == 1){
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d105      	bne.n	8000a2a <stateLED+0x1a>
		HAL_GPIO_WritePin(StateLED_GPIO_Port,StateLED_Pin,GPIO_PIN_SET);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	2101      	movs	r1, #1
 8000a22:	480a      	ldr	r0, [pc, #40]	; (8000a4c <stateLED+0x3c>)
 8000a24:	f000 fcbe 	bl	80013a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(StateLED_GPIO_Port,StateLED_Pin,GPIO_PIN_RESET);
	}else
	{
		HAL_GPIO_TogglePin(StateLED_GPIO_Port,StateLED_Pin);
	}
}
 8000a28:	e00c      	b.n	8000a44 <stateLED+0x34>
/*--- LED ---*/
void stateLED(int State){
	if(State == 1){
		HAL_GPIO_WritePin(StateLED_GPIO_Port,StateLED_Pin,GPIO_PIN_SET);
	}else
	if(State == 0){
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d105      	bne.n	8000a3c <stateLED+0x2c>
		HAL_GPIO_WritePin(StateLED_GPIO_Port,StateLED_Pin,GPIO_PIN_RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2101      	movs	r1, #1
 8000a34:	4805      	ldr	r0, [pc, #20]	; (8000a4c <stateLED+0x3c>)
 8000a36:	f000 fcb5 	bl	80013a4 <HAL_GPIO_WritePin>
	}else
	{
		HAL_GPIO_TogglePin(StateLED_GPIO_Port,StateLED_Pin);
	}
}
 8000a3a:	e003      	b.n	8000a44 <stateLED+0x34>
	}else
	if(State == 0){
		HAL_GPIO_WritePin(StateLED_GPIO_Port,StateLED_Pin,GPIO_PIN_RESET);
	}else
	{
		HAL_GPIO_TogglePin(StateLED_GPIO_Port,StateLED_Pin);
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	4803      	ldr	r0, [pc, #12]	; (8000a4c <stateLED+0x3c>)
 8000a40:	f000 fcc8 	bl	80013d4 <HAL_GPIO_TogglePin>
	}
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	48001400 	.word	0x48001400

08000a50 <Led0Toggle>:
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
}
void Led2Off(){
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
}
void Led0Toggle(){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED0_GPIO_Port,LED0_Pin);
 8000a54:	2120      	movs	r1, #32
 8000a56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a5a:	f000 fcbb 	bl	80013d4 <HAL_GPIO_TogglePin>
}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop

08000a64 <Led1Toggle>:
void Led1Toggle(){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000a68:	2101      	movs	r1, #1
 8000a6a:	4802      	ldr	r0, [pc, #8]	; (8000a74 <Led1Toggle+0x10>)
 8000a6c:	f000 fcb2 	bl	80013d4 <HAL_GPIO_TogglePin>
}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	48000400 	.word	0x48000400

08000a78 <Led2Toggle>:
void Led2Toggle(){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8000a7c:	2102      	movs	r1, #2
 8000a7e:	4802      	ldr	r0, [pc, #8]	; (8000a88 <Led2Toggle+0x10>)
 8000a80:	f000 fca8 	bl	80013d4 <HAL_GPIO_TogglePin>
}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	48000400 	.word	0x48000400

08000a8c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 8000a90:	e7fe      	b.n	8000a90 <Error_Handler+0x4>
 8000a92:	bf00      	nop

08000a94 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
 8000aa8:	e7fe      	b.n	8000aa8 <HardFault_Handler+0x4>
 8000aaa:	bf00      	nop

08000aac <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
 8000ab0:	e7fe      	b.n	8000ab0 <MemManage_Handler+0x4>
 8000ab2:	bf00      	nop

08000ab4 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
 8000ab8:	e7fe      	b.n	8000ab8 <BusFault_Handler+0x4>
 8000aba:	bf00      	nop

08000abc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
 8000ac0:	e7fe      	b.n	8000ac0 <UsageFault_Handler+0x4>
 8000ac2:	bf00      	nop

08000ac4 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af8:	f000 f97a 	bl	8000df0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000afc:	f000 face 	bl	800109c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
*/
void USART2_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <USART2_IRQHandler+0x10>)
 8000b0a:	f002 fa5d 	bl	8002fc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200004fc 	.word	0x200004fc

08000b18 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b1c:	4a1f      	ldr	r2, [pc, #124]	; (8000b9c <SystemInit+0x84>)
 8000b1e:	4b1f      	ldr	r3, [pc, #124]	; (8000b9c <SystemInit+0x84>)
 8000b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000b2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ba0 <SystemInit+0x88>)
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <SystemInit+0x88>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000b38:	4919      	ldr	r1, [pc, #100]	; (8000ba0 <SystemInit+0x88>)
 8000b3a:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <SystemInit+0x88>)
 8000b3c:	685a      	ldr	r2, [r3, #4]
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <SystemInit+0x8c>)
 8000b40:	4013      	ands	r3, r2
 8000b42:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000b44:	4a16      	ldr	r2, [pc, #88]	; (8000ba0 <SystemInit+0x88>)
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <SystemInit+0x88>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000b4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b54:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <SystemInit+0x88>)
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <SystemInit+0x88>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000b60:	4a0f      	ldr	r2, [pc, #60]	; (8000ba0 <SystemInit+0x88>)
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <SystemInit+0x88>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000b6a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ba0 <SystemInit+0x88>)
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <SystemInit+0x88>)
 8000b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b72:	f023 030f 	bic.w	r3, r3, #15
 8000b76:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000b78:	4909      	ldr	r1, [pc, #36]	; (8000ba0 <SystemInit+0x88>)
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <SystemInit+0x88>)
 8000b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <SystemInit+0x90>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <SystemInit+0x88>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b8a:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <SystemInit+0x84>)
 8000b8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b90:	609a      	str	r2, [r3, #8]
#endif
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	f87fc00c 	.word	0xf87fc00c
 8000ba8:	ff00fccc 	.word	0xff00fccc

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	4a1e      	ldr	r2, [pc, #120]	; (8000c2c <HAL_MspInit+0x80>)
 8000bb4:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <HAL_MspInit+0x80>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	6193      	str	r3, [r2, #24]
 8000bbe:	4b1b      	ldr	r3, [pc, #108]	; (8000c2c <HAL_MspInit+0x80>)
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bca:	2003      	movs	r0, #3
 8000bcc:	f000 fa08 	bl	8000fe0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	f06f 000b 	mvn.w	r0, #11
 8000bd8:	f000 fa0e 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2100      	movs	r1, #0
 8000be0:	f06f 000a 	mvn.w	r0, #10
 8000be4:	f000 fa08 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2100      	movs	r1, #0
 8000bec:	f06f 0009 	mvn.w	r0, #9
 8000bf0:	f000 fa02 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	f06f 0004 	mvn.w	r0, #4
 8000bfc:	f000 f9fc 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	f06f 0003 	mvn.w	r0, #3
 8000c08:	f000 f9f6 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f06f 0001 	mvn.w	r0, #1
 8000c14:	f000 f9f0 	bl	8000ff8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	f000 f9ea 	bl	8000ff8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40021000 	.word	0x40021000

08000c30 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM1)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a35      	ldr	r2, [pc, #212]	; (8000d14 <HAL_TIM_Encoder_MspInit+0xe4>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d11e      	bne.n	8000c80 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c42:	4a35      	ldr	r2, [pc, #212]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c44:	4b34      	ldr	r3, [pc, #208]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c4c:	6193      	str	r3, [r2, #24]
 8000c4e:	4b32      	ldr	r3, [pc, #200]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c50:	699b      	ldr	r3, [r3, #24]
 8000c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c60:	2302      	movs	r3, #2
 8000c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000c6c:	2306      	movs	r3, #6
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	4619      	mov	r1, r3
 8000c76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7a:	f000 fa1d 	bl	80010b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c7e:	e044      	b.n	8000d0a <HAL_TIM_Encoder_MspInit+0xda>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM2)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c88:	d11d      	bne.n	8000cc6 <HAL_TIM_Encoder_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c8a:	4a23      	ldr	r2, [pc, #140]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c8c:	4b22      	ldr	r3, [pc, #136]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c8e:	69db      	ldr	r3, [r3, #28]
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	61d3      	str	r3, [r2, #28]
 8000c96:	4b20      	ldr	r3, [pc, #128]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
  
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	4619      	mov	r1, r3
 8000cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cc0:	f000 f9fa 	bl	80010b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000cc4:	e021      	b.n	8000d0a <HAL_TIM_Encoder_MspInit+0xda>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM3)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a14      	ldr	r2, [pc, #80]	; (8000d1c <HAL_TIM_Encoder_MspInit+0xec>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d11c      	bne.n	8000d0a <HAL_TIM_Encoder_MspInit+0xda>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cd0:	4a11      	ldr	r2, [pc, #68]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000cd2:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	f043 0302 	orr.w	r3, r3, #2
 8000cda:	61d3      	str	r3, [r2, #28]
 8000cdc:	4b0e      	ldr	r3, [pc, #56]	; (8000d18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000cde:	69db      	ldr	r3, [r3, #28]
 8000ce0:	f003 0302 	and.w	r3, r3, #2
 8000ce4:	60bb      	str	r3, [r7, #8]
 8000ce6:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ce8:	23c0      	movs	r3, #192	; 0xc0
 8000cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d06:	f000 f9d7 	bl	80010b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d0a:	bf00      	nop
 8000d0c:	3728      	adds	r7, #40	; 0x28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40012c00 	.word	0x40012c00
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40000400 	.word	0x40000400

08000d20 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a15      	ldr	r2, [pc, #84]	; (8000d84 <HAL_UART_MspInit+0x64>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d124      	bne.n	8000d7c <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d32:	4a15      	ldr	r2, [pc, #84]	; (8000d88 <HAL_UART_MspInit+0x68>)
 8000d34:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <HAL_UART_MspInit+0x68>)
 8000d36:	69db      	ldr	r3, [r3, #28]
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	61d3      	str	r3, [r2, #28]
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <HAL_UART_MspInit+0x68>)
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d4a:	230c      	movs	r3, #12
 8000d4c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d56:	2303      	movs	r3, #3
 8000d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d5a:	2307      	movs	r3, #7
 8000d5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	f107 030c 	add.w	r3, r7, #12
 8000d62:	4619      	mov	r1, r3
 8000d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d68:	f000 f9a6 	bl	80010b8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2101      	movs	r1, #1
 8000d70:	2026      	movs	r0, #38	; 0x26
 8000d72:	f000 f941 	bl	8000ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d76:	2026      	movs	r0, #38	; 0x26
 8000d78:	f000 f95a 	bl	8001030 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d7c:	bf00      	nop
 8000d7e:	3720      	adds	r7, #32
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40004400 	.word	0x40004400
 8000d88:	40021000 	.word	0x40021000

08000d8c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <HAL_Init+0x28>)
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x28>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f043 0310 	orr.w	r3, r3, #16
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f91f 	bl	8000fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f7ff ff00 	bl	8000bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40022000 	.word	0x40022000

08000db8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <HAL_InitTick+0x30>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a09      	ldr	r2, [pc, #36]	; (8000dec <HAL_InitTick+0x34>)
 8000dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dca:	099b      	lsrs	r3, r3, #6
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 f93d 	bl	800104c <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000dda:	f000 f90d 	bl	8000ff8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000dde:	2300      	movs	r3, #0
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000428 	.word	0x20000428
 8000dec:	10624dd3 	.word	0x10624dd3

08000df0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick++;
 8000df4:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <HAL_IncTick+0x18>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	4a03      	ldr	r2, [pc, #12]	; (8000e08 <HAL_IncTick+0x18>)
 8000dfc:	6013      	str	r3, [r2, #0]
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	20000584 	.word	0x20000584

08000e0c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <HAL_GetTick+0x14>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000584 	.word	0x20000584

08000e24 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e2c:	f7ff ffee 	bl	8000e0c <HAL_GetTick>
 8000e30:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000e32:	bf00      	nop
 8000e34:	f7ff ffea 	bl	8000e0c <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	1ad2      	subs	r2, r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d3f7      	bcc.n	8000e34 <HAL_Delay+0x10>
  {
  }
}
 8000e44:	bf00      	nop
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <NVIC_SetPriorityGrouping+0x44>)
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000e74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e7c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000e7e:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <NVIC_SetPriorityGrouping+0x44>)
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	60d3      	str	r3, [r2, #12]
}
 8000e84:	bf00      	nop
 8000e86:	3714      	adds	r7, #20
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <NVIC_GetPriorityGrouping+0x18>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ea0:	0a1b      	lsrs	r3, r3, #8
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000eba:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <NVIC_EnableIRQ+0x30>)
 8000ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec0:	095b      	lsrs	r3, r3, #5
 8000ec2:	79fa      	ldrb	r2, [r7, #7]
 8000ec4:	f002 021f 	and.w	r2, r2, #31
 8000ec8:	2001      	movs	r0, #1
 8000eca:	fa00 f202 	lsl.w	r2, r0, r2
 8000ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000e100 	.word	0xe000e100

08000ee4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	6039      	str	r1, [r7, #0]
 8000eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da0b      	bge.n	8000f10 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef8:	490d      	ldr	r1, [pc, #52]	; (8000f30 <NVIC_SetPriority+0x4c>)
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f003 030f 	and.w	r3, r3, #15
 8000f00:	3b04      	subs	r3, #4
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f0e:	e009      	b.n	8000f24 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f10:	4908      	ldr	r1, [pc, #32]	; (8000f34 <NVIC_SetPriority+0x50>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	440b      	add	r3, r1
 8000f20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b089      	sub	sp, #36	; 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f1c3 0307 	rsb	r3, r3, #7
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	bf28      	it	cs
 8000f56:	2304      	movcs	r3, #4
 8000f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	2b06      	cmp	r3, #6
 8000f60:	d902      	bls.n	8000f68 <NVIC_EncodePriority+0x30>
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3b03      	subs	r3, #3
 8000f66:	e000      	b.n	8000f6a <NVIC_EncodePriority+0x32>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	1e5a      	subs	r2, r3, #1
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	401a      	ands	r2, r3
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f7e:	2101      	movs	r1, #1
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	1e59      	subs	r1, r3, #1
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000f8c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3724      	adds	r7, #36	; 0x24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fac:	d301      	bcc.n	8000fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e00f      	b.n	8000fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <SysTick_Config+0x40>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fba:	210f      	movs	r1, #15
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc0:	f7ff ff90 	bl	8000ee4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <SysTick_Config+0x40>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fca:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <SysTick_Config+0x40>)
 8000fcc:	2207      	movs	r2, #7
 8000fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	e000e010 	.word	0xe000e010

08000fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff2f 	bl	8000e4c <NVIC_SetPriorityGrouping>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop

08000ff8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800100a:	f7ff ff43 	bl	8000e94 <NVIC_GetPriorityGrouping>
 800100e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	68b9      	ldr	r1, [r7, #8]
 8001014:	6978      	ldr	r0, [r7, #20]
 8001016:	f7ff ff8f 	bl	8000f38 <NVIC_EncodePriority>
 800101a:	4602      	mov	r2, r0
 800101c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001020:	4611      	mov	r1, r2
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff5e 	bl	8000ee4 <NVIC_SetPriority>
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800103a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff36 	bl	8000eb0 <NVIC_EnableIRQ>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ffa1 	bl	8000f9c <SysTick_Config>
 800105a:	4603      	mov	r3, r0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b04      	cmp	r3, #4
 8001070:	d106      	bne.n	8001080 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001072:	4a09      	ldr	r2, [pc, #36]	; (8001098 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001074:	4b08      	ldr	r3, [pc, #32]	; (8001098 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f043 0304 	orr.w	r3, r3, #4
 800107c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800107e:	e005      	b.n	800108c <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001080:	4a05      	ldr	r2, [pc, #20]	; (8001098 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001082:	4b05      	ldr	r3, [pc, #20]	; (8001098 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f023 0304 	bic.w	r3, r3, #4
 800108a:	6013      	str	r3, [r2, #0]
  }
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000e010 	.word	0xe000e010

0800109c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80010a0:	f000 f802 	bl	80010a8 <HAL_SYSTICK_Callback>
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop

080010b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b087      	sub	sp, #28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80010c2:	2300      	movs	r3, #0
 80010c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80010ce:	e14e      	b.n	800136e <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2101      	movs	r1, #1
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	fa01 f303 	lsl.w	r3, r1, r3
 80010dc:	4013      	ands	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f000 8140 	beq.w	8001368 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x40>
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	2b12      	cmp	r3, #18
 80010f6:	d123      	bne.n	8001140 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	08da      	lsrs	r2, r3, #3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3208      	adds	r2, #8
 8001100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	220f      	movs	r2, #15
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	691a      	ldr	r2, [r3, #16]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	08da      	lsrs	r2, r3, #3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3208      	adds	r2, #8
 800113a:	6939      	ldr	r1, [r7, #16]
 800113c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	2203      	movs	r2, #3
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0203 	and.w	r2, r3, #3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d00b      	beq.n	8001194 <HAL_GPIO_Init+0xdc>
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d007      	beq.n	8001194 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001188:	2b11      	cmp	r3, #17
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b12      	cmp	r3, #18
 8001192:	d130      	bne.n	80011f6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	2203      	movs	r2, #3
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ca:	2201      	movs	r2, #1
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	4013      	ands	r3, r2
 80011d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	091b      	lsrs	r3, r3, #4
 80011e0:	f003 0201 	and.w	r2, r3, #1
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	2203      	movs	r2, #3
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	689a      	ldr	r2, [r3, #8]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4313      	orrs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 809a 	beq.w	8001368 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001234:	4a55      	ldr	r2, [pc, #340]	; (800138c <HAL_GPIO_Init+0x2d4>)
 8001236:	4b55      	ldr	r3, [pc, #340]	; (800138c <HAL_GPIO_Init+0x2d4>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b52      	ldr	r3, [pc, #328]	; (800138c <HAL_GPIO_Init+0x2d4>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800124c:	4a50      	ldr	r2, [pc, #320]	; (8001390 <HAL_GPIO_Init+0x2d8>)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	089b      	lsrs	r3, r3, #2
 8001252:	3302      	adds	r3, #2
 8001254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f003 0303 	and.w	r3, r3, #3
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	220f      	movs	r2, #15
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001276:	d013      	beq.n	80012a0 <HAL_GPIO_Init+0x1e8>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a46      	ldr	r2, [pc, #280]	; (8001394 <HAL_GPIO_Init+0x2dc>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d00d      	beq.n	800129c <HAL_GPIO_Init+0x1e4>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a45      	ldr	r2, [pc, #276]	; (8001398 <HAL_GPIO_Init+0x2e0>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d007      	beq.n	8001298 <HAL_GPIO_Init+0x1e0>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4a44      	ldr	r2, [pc, #272]	; (800139c <HAL_GPIO_Init+0x2e4>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d101      	bne.n	8001294 <HAL_GPIO_Init+0x1dc>
 8001290:	2303      	movs	r3, #3
 8001292:	e006      	b.n	80012a2 <HAL_GPIO_Init+0x1ea>
 8001294:	2305      	movs	r3, #5
 8001296:	e004      	b.n	80012a2 <HAL_GPIO_Init+0x1ea>
 8001298:	2302      	movs	r3, #2
 800129a:	e002      	b.n	80012a2 <HAL_GPIO_Init+0x1ea>
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <HAL_GPIO_Init+0x1ea>
 80012a0:	2300      	movs	r3, #0
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	f002 0203 	and.w	r2, r2, #3
 80012a8:	0092      	lsls	r2, r2, #2
 80012aa:	4093      	lsls	r3, r2
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012b2:	4937      	ldr	r1, [pc, #220]	; (8001390 <HAL_GPIO_Init+0x2d8>)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	089b      	lsrs	r3, r3, #2
 80012b8:	3302      	adds	r3, #2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012c0:	4b37      	ldr	r3, [pc, #220]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012e4:	4a2e      	ldr	r2, [pc, #184]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012ea:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800130e:	4a24      	ldr	r2, [pc, #144]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	43db      	mvns	r3, r3
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001338:	4a19      	ldr	r2, [pc, #100]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001362:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <HAL_GPIO_Init+0x2e8>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	3301      	adds	r3, #1
 800136c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	fa22 f303 	lsr.w	r3, r2, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	f47f aea9 	bne.w	80010d0 <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 800137e:	bf00      	nop
 8001380:	371c      	adds	r7, #28
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40021000 	.word	0x40021000
 8001390:	40010000 	.word	0x40010000
 8001394:	48000400 	.word	0x48000400
 8001398:	48000800 	.word	0x48000800
 800139c:	48000c00 	.word	0x48000c00
 80013a0:	40010400 	.word	0x40010400

080013a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	807b      	strh	r3, [r7, #2]
 80013b0:	4613      	mov	r3, r2
 80013b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b4:	787b      	ldrb	r3, [r7, #1]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d003      	beq.n	80013c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ba:	887a      	ldrh	r2, [r7, #2]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013c0:	e002      	b.n	80013c8 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013c2:	887a      	ldrh	r2, [r7, #2]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	695a      	ldr	r2, [r3, #20]
 80013e4:	887b      	ldrh	r3, [r7, #2]
 80013e6:	405a      	eors	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	615a      	str	r2, [r3, #20]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 80013fe:	af00      	add	r7, sp, #0
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 81e8 	beq.w	80017ea <HAL_RCC_OscConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800141a:	4bb8      	ldr	r3, [pc, #736]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b04      	cmp	r3, #4
 8001424:	d00c      	beq.n	8001440 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001426:	4bb5      	ldr	r3, [pc, #724]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b08      	cmp	r3, #8
 8001430:	f040 8082 	bne.w	8001538 <HAL_RCC_OscConfig+0x140>
 8001434:	4bb1      	ldr	r3, [pc, #708]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d07b      	beq.n	8001538 <HAL_RCC_OscConfig+0x140>
 8001440:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001444:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800144c:	fa93 f2a3 	rbit	r2, r3
 8001450:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001454:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001456:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800145a:	681b      	ldr	r3, [r3, #0]
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800145c:	fab3 f383 	clz	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	f043 0320 	orr.w	r3, r3, #32
 8001466:	b2db      	uxtb	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	095b      	lsrs	r3, r3, #5
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b01      	cmp	r3, #1
 8001470:	d102      	bne.n	8001478 <HAL_RCC_OscConfig+0x80>
 8001472:	4ba2      	ldr	r3, [pc, #648]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	e039      	b.n	80014ec <HAL_RCC_OscConfig+0xf4>
 8001478:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800147c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001480:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001484:	fa93 f2a3 	rbit	r2, r3
 8001488:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800148c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800148e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	f043 0320 	orr.w	r3, r3, #32
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	095b      	lsrs	r3, r3, #5
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d102      	bne.n	80014b0 <HAL_RCC_OscConfig+0xb8>
 80014aa:	4b94      	ldr	r3, [pc, #592]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	e01d      	b.n	80014ec <HAL_RCC_OscConfig+0xf4>
 80014b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014b4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80014bc:	fa93 f2a3 	rbit	r2, r3
 80014c0:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014c4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014c6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	fab3 f383 	clz	r3, r3
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	f043 0320 	orr.w	r3, r3, #32
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b04      	cmp	r3, #4
 80014e0:	d102      	bne.n	80014e8 <HAL_RCC_OscConfig+0xf0>
 80014e2:	4b86      	ldr	r3, [pc, #536]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	e001      	b.n	80014ec <HAL_RCC_OscConfig+0xf4>
 80014e8:	4b84      	ldr	r3, [pc, #528]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80014ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014f0:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f4:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 80014f8:	fa92 f1a2 	rbit	r1, r2
 80014fc:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001500:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001502:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	fab2 f282 	clz	r2, r2
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	f042 0220 	orr.w	r2, r2, #32
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	f002 021f 	and.w	r2, r2, #31
 800151a:	40d3      	lsrs	r3, r2
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b00      	cmp	r3, #0
 8001522:	f000 8161 	beq.w	80017e8 <HAL_RCC_OscConfig+0x3f0>
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	f040 815b 	bne.w	80017e8 <HAL_RCC_OscConfig+0x3f0>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	f001 b81a 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001542:	d106      	bne.n	8001552 <HAL_RCC_OscConfig+0x15a>
 8001544:	4a6d      	ldr	r2, [pc, #436]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001546:	4b6d      	ldr	r3, [pc, #436]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	e030      	b.n	80015b4 <HAL_RCC_OscConfig+0x1bc>
 8001552:	1d3b      	adds	r3, r7, #4
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d10c      	bne.n	8001576 <HAL_RCC_OscConfig+0x17e>
 800155c:	4a67      	ldr	r2, [pc, #412]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800155e:	4b67      	ldr	r3, [pc, #412]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4a64      	ldr	r2, [pc, #400]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800156a:	4b64      	ldr	r3, [pc, #400]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	e01e      	b.n	80015b4 <HAL_RCC_OscConfig+0x1bc>
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001580:	d10c      	bne.n	800159c <HAL_RCC_OscConfig+0x1a4>
 8001582:	4a5e      	ldr	r2, [pc, #376]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001584:	4b5d      	ldr	r3, [pc, #372]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800158c:	6013      	str	r3, [r2, #0]
 800158e:	4a5b      	ldr	r2, [pc, #364]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001590:	4b5a      	ldr	r3, [pc, #360]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	e00b      	b.n	80015b4 <HAL_RCC_OscConfig+0x1bc>
 800159c:	4a57      	ldr	r2, [pc, #348]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800159e:	4b57      	ldr	r3, [pc, #348]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4a54      	ldr	r2, [pc, #336]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80015aa:	4b54      	ldr	r3, [pc, #336]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015b2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015b4:	4951      	ldr	r1, [pc, #324]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80015b6:	4b51      	ldr	r3, [pc, #324]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 80015b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ba:	f023 020f 	bic.w	r2, r3, #15
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 8083 	beq.w	80016da <HAL_RCC_OscConfig+0x2e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7ff fc1a 	bl	8000e0c <HAL_GetTick>
 80015d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015dc:	e00a      	b.n	80015f4 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015de:	f7ff fc15 	bl	8000e0c <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	; 0x64
 80015ec:	d902      	bls.n	80015f4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	f000 bfbc 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
 80015f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001600:	fa93 f2a3 	rbit	r2, r3
 8001604:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001608:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800160a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800160e:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001610:	fab3 f383 	clz	r3, r3
 8001614:	b2db      	uxtb	r3, r3
 8001616:	f043 0320 	orr.w	r3, r3, #32
 800161a:	b2db      	uxtb	r3, r3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d102      	bne.n	800162c <HAL_RCC_OscConfig+0x234>
 8001626:	4b35      	ldr	r3, [pc, #212]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	e039      	b.n	80016a0 <HAL_RCC_OscConfig+0x2a8>
 800162c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001630:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001638:	fa93 f2a3 	rbit	r2, r3
 800163c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001640:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001642:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	fab3 f383 	clz	r3, r3
 800164c:	b2db      	uxtb	r3, r3
 800164e:	f043 0320 	orr.w	r3, r3, #32
 8001652:	b2db      	uxtb	r3, r3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	095b      	lsrs	r3, r3, #5
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d102      	bne.n	8001664 <HAL_RCC_OscConfig+0x26c>
 800165e:	4b27      	ldr	r3, [pc, #156]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	e01d      	b.n	80016a0 <HAL_RCC_OscConfig+0x2a8>
 8001664:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001668:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001670:	fa93 f2a3 	rbit	r2, r3
 8001674:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001678:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800167a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	fab3 f383 	clz	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	f043 0320 	orr.w	r3, r3, #32
 800168a:	b2db      	uxtb	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b04      	cmp	r3, #4
 8001694:	d102      	bne.n	800169c <HAL_RCC_OscConfig+0x2a4>
 8001696:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	e001      	b.n	80016a0 <HAL_RCC_OscConfig+0x2a8>
 800169c:	4b17      	ldr	r3, [pc, #92]	; (80016fc <HAL_RCC_OscConfig+0x304>)
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016a4:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80016ac:	fa92 f1a2 	rbit	r1, r2
 80016b0:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80016b4:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80016b6:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	fab2 f282 	clz	r2, r2
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	f042 0220 	orr.w	r2, r2, #32
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	f002 021f 	and.w	r2, r2, #31
 80016ce:	40d3      	lsrs	r3, r2
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d082      	beq.n	80015de <HAL_RCC_OscConfig+0x1e6>
 80016d8:	e087      	b.n	80017ea <HAL_RCC_OscConfig+0x3f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7ff fb97 	bl	8000e0c <HAL_GetTick>
 80016de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e2:	e00d      	b.n	8001700 <HAL_RCC_OscConfig+0x308>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e4:	f7ff fb92 	bl	8000e0c <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b64      	cmp	r3, #100	; 0x64
 80016f2:	d905      	bls.n	8001700 <HAL_RCC_OscConfig+0x308>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	f000 bf39 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
 8001700:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001704:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001708:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800170c:	fa93 f2a3 	rbit	r2, r3
 8001710:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001714:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001716:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800171a:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800171c:	fab3 f383 	clz	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	f043 0320 	orr.w	r3, r3, #32
 8001726:	b2db      	uxtb	r3, r3
 8001728:	b2db      	uxtb	r3, r3
 800172a:	095b      	lsrs	r3, r3, #5
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b01      	cmp	r3, #1
 8001730:	d102      	bne.n	8001738 <HAL_RCC_OscConfig+0x340>
 8001732:	4bb6      	ldr	r3, [pc, #728]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	e039      	b.n	80017ac <HAL_RCC_OscConfig+0x3b4>
 8001738:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800173c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001744:	fa93 f2a3 	rbit	r2, r3
 8001748:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800174c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800174e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f043 0320 	orr.w	r3, r3, #32
 800175e:	b2db      	uxtb	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	095b      	lsrs	r3, r3, #5
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d102      	bne.n	8001770 <HAL_RCC_OscConfig+0x378>
 800176a:	4ba8      	ldr	r3, [pc, #672]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 800176c:	6a1b      	ldr	r3, [r3, #32]
 800176e:	e01d      	b.n	80017ac <HAL_RCC_OscConfig+0x3b4>
 8001770:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001774:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800177c:	fa93 f2a3 	rbit	r2, r3
 8001780:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001784:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001786:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	fab3 f383 	clz	r3, r3
 8001790:	b2db      	uxtb	r3, r3
 8001792:	f043 0320 	orr.w	r3, r3, #32
 8001796:	b2db      	uxtb	r3, r3
 8001798:	b2db      	uxtb	r3, r3
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b2db      	uxtb	r3, r3
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d102      	bne.n	80017a8 <HAL_RCC_OscConfig+0x3b0>
 80017a2:	4b9a      	ldr	r3, [pc, #616]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	e001      	b.n	80017ac <HAL_RCC_OscConfig+0x3b4>
 80017a8:	4b98      	ldr	r3, [pc, #608]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017b0:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80017b8:	fa92 f1a2 	rbit	r1, r2
 80017bc:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 80017c0:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80017c2:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 80017c6:	6812      	ldr	r2, [r2, #0]
 80017c8:	fab2 f282 	clz	r2, r2
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	f042 0220 	orr.w	r2, r2, #32
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	f002 021f 	and.w	r2, r2, #31
 80017da:	40d3      	lsrs	r3, r2
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f47f af7f 	bne.w	80016e4 <HAL_RCC_OscConfig+0x2ec>
 80017e6:	e000      	b.n	80017ea <HAL_RCC_OscConfig+0x3f2>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 81f4 	beq.w	8001be2 <HAL_RCC_OscConfig+0x7ea>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017fa:	4b84      	ldr	r3, [pc, #528]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00d      	beq.n	8001822 <HAL_RCC_OscConfig+0x42a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001806:	4b81      	ldr	r3, [pc, #516]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b08      	cmp	r3, #8
 8001810:	f040 8099 	bne.w	8001946 <HAL_RCC_OscConfig+0x54e>
 8001814:	4b7d      	ldr	r3, [pc, #500]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181c:	2b00      	cmp	r3, #0
 800181e:	f040 8092 	bne.w	8001946 <HAL_RCC_OscConfig+0x54e>
 8001822:	2302      	movs	r3, #2
 8001824:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001828:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800182c:	fa93 f2a3 	rbit	r2, r3
 8001830:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001834:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001836:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800183a:	681b      	ldr	r3, [r3, #0]
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183c:	fab3 f383 	clz	r3, r3
 8001840:	b2db      	uxtb	r3, r3
 8001842:	f043 0320 	orr.w	r3, r3, #32
 8001846:	b2db      	uxtb	r3, r3
 8001848:	b2db      	uxtb	r3, r3
 800184a:	095b      	lsrs	r3, r3, #5
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d102      	bne.n	8001858 <HAL_RCC_OscConfig+0x460>
 8001852:	4b6e      	ldr	r3, [pc, #440]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	e037      	b.n	80018c8 <HAL_RCC_OscConfig+0x4d0>
 8001858:	2302      	movs	r3, #2
 800185a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001862:	fa93 f2a3 	rbit	r2, r3
 8001866:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800186a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800186c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	fab3 f383 	clz	r3, r3
 8001876:	b2db      	uxtb	r3, r3
 8001878:	f043 0320 	orr.w	r3, r3, #32
 800187c:	b2db      	uxtb	r3, r3
 800187e:	b2db      	uxtb	r3, r3
 8001880:	095b      	lsrs	r3, r3, #5
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d102      	bne.n	800188e <HAL_RCC_OscConfig+0x496>
 8001888:	4b60      	ldr	r3, [pc, #384]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	e01c      	b.n	80018c8 <HAL_RCC_OscConfig+0x4d0>
 800188e:	2302      	movs	r3, #2
 8001890:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001894:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001898:	fa93 f2a3 	rbit	r2, r3
 800189c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80018a0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80018a2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	fab3 f383 	clz	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f043 0320 	orr.w	r3, r3, #32
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	095b      	lsrs	r3, r3, #5
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d102      	bne.n	80018c4 <HAL_RCC_OscConfig+0x4cc>
 80018be:	4b53      	ldr	r3, [pc, #332]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	e001      	b.n	80018c8 <HAL_RCC_OscConfig+0x4d0>
 80018c4:	4b51      	ldr	r3, [pc, #324]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	2202      	movs	r2, #2
 80018ca:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ce:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 80018d2:	fa92 f1a2 	rbit	r1, r2
 80018d6:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80018da:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80018dc:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80018e0:	6812      	ldr	r2, [r2, #0]
 80018e2:	fab2 f282 	clz	r2, r2
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	f042 0220 	orr.w	r2, r2, #32
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	f002 021f 	and.w	r2, r2, #31
 80018f4:	40d3      	lsrs	r3, r2
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d007      	beq.n	800190e <HAL_RCC_OscConfig+0x516>
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d002      	beq.n	800190e <HAL_RCC_OscConfig+0x516>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	f000 be2f 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190e:	4c3f      	ldr	r4, [pc, #252]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001910:	4b3e      	ldr	r3, [pc, #248]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	6959      	ldr	r1, [r3, #20]
 800191e:	23f8      	movs	r3, #248	; 0xf8
 8001920:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001924:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001928:	fa93 f0a3 	rbit	r0, r3
 800192c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001930:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001932:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	fab3 f383 	clz	r3, r3
 800193c:	fa01 f303 	lsl.w	r3, r1, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001944:	e14d      	b.n	8001be2 <HAL_RCC_OscConfig+0x7ea>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 80b3 	beq.w	8001ab8 <HAL_RCC_OscConfig+0x6c0>
 8001952:	2301      	movs	r3, #1
 8001954:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800195c:	fa93 f2a3 	rbit	r2, r3
 8001960:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001964:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001966:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800196a:	681b      	ldr	r3, [r3, #0]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800196c:	fab3 f383 	clz	r3, r3
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001976:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800197a:	461a      	mov	r2, r3
 800197c:	2301      	movs	r3, #1
 800197e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001980:	f7ff fa44 	bl	8000e0c <HAL_GetTick>
 8001984:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001988:	e00a      	b.n	80019a0 <HAL_RCC_OscConfig+0x5a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198a:	f7ff fa3f 	bl	8000e0c <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d902      	bls.n	80019a0 <HAL_RCC_OscConfig+0x5a8>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	f000 bde6 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
 80019a0:	2302      	movs	r3, #2
 80019a2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80019aa:	fa93 f2a3 	rbit	r2, r3
 80019ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019b2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80019b4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019b8:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	f043 0320 	orr.w	r3, r3, #32
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	095b      	lsrs	r3, r3, #5
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d102      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5de>
 80019d0:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	e039      	b.n	8001a4a <HAL_RCC_OscConfig+0x652>
 80019d6:	2302      	movs	r3, #2
 80019d8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019dc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80019e0:	fa93 f2a3 	rbit	r2, r3
 80019e4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80019e8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80019ea:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	fab3 f383 	clz	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f043 0320 	orr.w	r3, r3, #32
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	095b      	lsrs	r3, r3, #5
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d104      	bne.n	8001a10 <HAL_RCC_OscConfig+0x618>
 8001a06:	4b01      	ldr	r3, [pc, #4]	; (8001a0c <HAL_RCC_OscConfig+0x614>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	e01e      	b.n	8001a4a <HAL_RCC_OscConfig+0x652>
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	2302      	movs	r3, #2
 8001a12:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a16:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001a1a:	fa93 f2a3 	rbit	r2, r3
 8001a1e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a22:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a24:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	fab3 f383 	clz	r3, r3
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f043 0320 	orr.w	r3, r3, #32
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	095b      	lsrs	r3, r3, #5
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d102      	bne.n	8001a46 <HAL_RCC_OscConfig+0x64e>
 8001a40:	4bb9      	ldr	r3, [pc, #740]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	e001      	b.n	8001a4a <HAL_RCC_OscConfig+0x652>
 8001a46:	4bb8      	ldr	r3, [pc, #736]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a50:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001a54:	fa92 f1a2 	rbit	r1, r2
 8001a58:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001a5c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a5e:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	fab2 f282 	clz	r2, r2
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	f042 0220 	orr.w	r2, r2, #32
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	f002 021f 	and.w	r2, r2, #31
 8001a76:	40d3      	lsrs	r3, r2
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d084      	beq.n	800198a <HAL_RCC_OscConfig+0x592>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a80:	4ca9      	ldr	r4, [pc, #676]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001a82:	4ba9      	ldr	r3, [pc, #676]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6959      	ldr	r1, [r3, #20]
 8001a90:	23f8      	movs	r3, #248	; 0xf8
 8001a92:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001a9a:	fa93 f0a3 	rbit	r0, r3
 8001a9e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001aa2:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001aa4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	6023      	str	r3, [r4, #0]
 8001ab6:	e094      	b.n	8001be2 <HAL_RCC_OscConfig+0x7ea>
 8001ab8:	2301      	movs	r3, #1
 8001aba:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001aca:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001acc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ad0:	681b      	ldr	r3, [r3, #0]
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ad2:	fab3 f383 	clz	r3, r3
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001adc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae6:	f7ff f991 	bl	8000e0c <HAL_GetTick>
 8001aea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aee:	e00a      	b.n	8001b06 <HAL_RCC_OscConfig+0x70e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001af0:	f7ff f98c 	bl	8000e0c <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d902      	bls.n	8001b06 <HAL_RCC_OscConfig+0x70e>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	f000 bd33 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
 8001b06:	2302      	movs	r3, #2
 8001b08:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001b10:	fa93 f2a3 	rbit	r2, r3
 8001b14:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b18:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b1a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b1e:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	f043 0320 	orr.w	r3, r3, #32
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	095b      	lsrs	r3, r3, #5
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d102      	bne.n	8001b3c <HAL_RCC_OscConfig+0x744>
 8001b36:	4b7c      	ldr	r3, [pc, #496]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	e037      	b.n	8001bac <HAL_RCC_OscConfig+0x7b4>
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001b46:	fa93 f2a3 	rbit	r2, r3
 8001b4a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b4e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b50:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fab3 f383 	clz	r3, r3
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	f043 0320 	orr.w	r3, r3, #32
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	095b      	lsrs	r3, r3, #5
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d102      	bne.n	8001b72 <HAL_RCC_OscConfig+0x77a>
 8001b6c:	4b6e      	ldr	r3, [pc, #440]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	e01c      	b.n	8001bac <HAL_RCC_OscConfig+0x7b4>
 8001b72:	2302      	movs	r3, #2
 8001b74:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001b7c:	fa93 f2a3 	rbit	r2, r3
 8001b80:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b84:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b86:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	f043 0320 	orr.w	r3, r3, #32
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d102      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x7b0>
 8001ba2:	4b61      	ldr	r3, [pc, #388]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	e001      	b.n	8001bac <HAL_RCC_OscConfig+0x7b4>
 8001ba8:	4b5f      	ldr	r3, [pc, #380]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bac:	2202      	movs	r2, #2
 8001bae:	f8c7 21a0 	str.w	r2, [r7, #416]	; 0x1a0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb2:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8001bb6:	fa92 f1a2 	rbit	r1, r2
 8001bba:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001bbe:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001bc0:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	fab2 f282 	clz	r2, r2
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	f042 0220 	orr.w	r2, r2, #32
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f002 021f 	and.w	r2, r2, #31
 8001bd8:	40d3      	lsrs	r3, r2
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d186      	bne.n	8001af0 <HAL_RCC_OscConfig+0x6f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0308 	and.w	r3, r3, #8
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8132 	beq.w	8001e56 <HAL_RCC_OscConfig+0xa5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 8099 	beq.w	8001d30 <HAL_RCC_OscConfig+0x938>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c04:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001c08:	fa93 f2a3 	rbit	r2, r3
 8001c0c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c10:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c12:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c16:	681b      	ldr	r3, [r3, #0]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c18:	fab3 f383 	clz	r3, r3
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4b42      	ldr	r3, [pc, #264]	; (8001d2c <HAL_RCC_OscConfig+0x934>)
 8001c22:	4413      	add	r3, r2
 8001c24:	461a      	mov	r2, r3
 8001c26:	2301      	movs	r3, #1
 8001c28:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c2a:	f7ff f8ef 	bl	8000e0c <HAL_GetTick>
 8001c2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c32:	e00a      	b.n	8001c4a <HAL_RCC_OscConfig+0x852>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c34:	f7ff f8ea 	bl	8000e0c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d902      	bls.n	8001c4a <HAL_RCC_OscConfig+0x852>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	f000 bc91 	b.w	800256c <HAL_RCC_OscConfig+0x1174>
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001c54:	fa93 f2a3 	rbit	r2, r3
 8001c58:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001c5c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c5e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001c62:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c64:	fab3 f383 	clz	r3, r3
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d102      	bne.n	8001c80 <HAL_RCC_OscConfig+0x888>
 8001c7a:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e037      	b.n	8001cf0 <HAL_RCC_OscConfig+0x8f8>
 8001c80:	2302      	movs	r3, #2
 8001c82:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001c8a:	fa93 f2a3 	rbit	r2, r3
 8001c8e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001c92:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c94:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	fab3 f383 	clz	r3, r3
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	095b      	lsrs	r3, r3, #5
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d102      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x8be>
 8001cb0:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	e01c      	b.n	8001cf0 <HAL_RCC_OscConfig+0x8f8>
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbc:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8001cc0:	fa93 f2a3 	rbit	r2, r3
 8001cc4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001cc8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001cca:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	fab3 f383 	clz	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d102      	bne.n	8001cec <HAL_RCC_OscConfig+0x8f4>
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	e001      	b.n	8001cf0 <HAL_RCC_OscConfig+0x8f8>
 8001cec:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_RCC_OscConfig+0x930>)
 8001cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001cfa:	fa92 f1a2 	rbit	r1, r2
 8001cfe:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001d02:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d04:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	fab2 f282 	clz	r2, r2
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	f002 021f 	and.w	r2, r2, #31
 8001d1c:	40d3      	lsrs	r3, r2
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d086      	beq.n	8001c34 <HAL_RCC_OscConfig+0x83c>
 8001d26:	e096      	b.n	8001e56 <HAL_RCC_OscConfig+0xa5e>
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	42420480 	.word	0x42420480
 8001d30:	2301      	movs	r3, #1
 8001d32:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d36:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001d3a:	fa93 f2a3 	rbit	r2, r3
 8001d3e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d42:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d48:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d4a:	fab3 f383 	clz	r3, r3
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	461a      	mov	r2, r3
 8001d52:	4bb5      	ldr	r3, [pc, #724]	; (8002028 <HAL_RCC_OscConfig+0xc30>)
 8001d54:	4413      	add	r3, r2
 8001d56:	461a      	mov	r2, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff f856 	bl	8000e0c <HAL_GetTick>
 8001d60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	e009      	b.n	8001d7a <HAL_RCC_OscConfig+0x982>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d66:	f7ff f851 	bl	8000e0c <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x982>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e3f8      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d80:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001d84:	fa93 f2a3 	rbit	r2, r3
 8001d88:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d8c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d8e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d92:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d102      	bne.n	8001db0 <HAL_RCC_OscConfig+0x9b8>
 8001daa:	4ba0      	ldr	r3, [pc, #640]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	e037      	b.n	8001e20 <HAL_RCC_OscConfig+0xa28>
 8001db0:	2302      	movs	r3, #2
 8001db2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001dba:	fa93 f2a3 	rbit	r2, r3
 8001dbe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dc2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001dc4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	fab3 f383 	clz	r3, r3
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	095b      	lsrs	r3, r3, #5
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d102      	bne.n	8001de6 <HAL_RCC_OscConfig+0x9ee>
 8001de0:	4b92      	ldr	r3, [pc, #584]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	e01c      	b.n	8001e20 <HAL_RCC_OscConfig+0xa28>
 8001de6:	2302      	movs	r3, #2
 8001de8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001df0:	fa93 f2a3 	rbit	r2, r3
 8001df4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001df8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001dfa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	095b      	lsrs	r3, r3, #5
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	d102      	bne.n	8001e1c <HAL_RCC_OscConfig+0xa24>
 8001e16:	4b85      	ldr	r3, [pc, #532]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	e001      	b.n	8001e20 <HAL_RCC_OscConfig+0xa28>
 8001e1c:	4b83      	ldr	r3, [pc, #524]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	2202      	movs	r2, #2
 8001e22:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001e2a:	fa92 f1a2 	rbit	r1, r2
 8001e2e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e32:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e34:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	fab2 f282 	clz	r2, r2
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	f002 021f 	and.w	r2, r2, #31
 8001e4c:	40d3      	lsrs	r3, r2
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d187      	bne.n	8001d66 <HAL_RCC_OscConfig+0x96e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 818f 	beq.w	8002184 <HAL_RCC_OscConfig+0xd8c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e66:	2300      	movs	r3, #0
 8001e68:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e6c:	4b6f      	ldr	r3, [pc, #444]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e6e:	69db      	ldr	r3, [r3, #28]
 8001e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d112      	bne.n	8001e9e <HAL_RCC_OscConfig+0xaa6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	4a6c      	ldr	r2, [pc, #432]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e7a:	4b6c      	ldr	r3, [pc, #432]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e82:	61d3      	str	r3, [r2, #28]
 8001e84:	4b69      	ldr	r3, [pc, #420]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001e8c:	f107 030c 	add.w	r3, r7, #12
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	f107 030c 	add.w	r3, r7, #12
 8001e96:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	4b64      	ldr	r3, [pc, #400]	; (8002030 <HAL_RCC_OscConfig+0xc38>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d11a      	bne.n	8001ee0 <HAL_RCC_OscConfig+0xae8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eaa:	4a61      	ldr	r2, [pc, #388]	; (8002030 <HAL_RCC_OscConfig+0xc38>)
 8001eac:	4b60      	ldr	r3, [pc, #384]	; (8002030 <HAL_RCC_OscConfig+0xc38>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb6:	f7fe ffa9 	bl	8000e0c <HAL_GetTick>
 8001eba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebe:	e009      	b.n	8001ed4 <HAL_RCC_OscConfig+0xadc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec0:	f7fe ffa4 	bl	8000e0c <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b64      	cmp	r3, #100	; 0x64
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0xadc>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e34b      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed4:	4b56      	ldr	r3, [pc, #344]	; (8002030 <HAL_RCC_OscConfig+0xc38>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0ef      	beq.n	8001ec0 <HAL_RCC_OscConfig+0xac8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee0:	1d3b      	adds	r3, r7, #4
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d106      	bne.n	8001ef8 <HAL_RCC_OscConfig+0xb00>
 8001eea:	4a50      	ldr	r2, [pc, #320]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001eec:	4b4f      	ldr	r3, [pc, #316]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6213      	str	r3, [r2, #32]
 8001ef6:	e02f      	b.n	8001f58 <HAL_RCC_OscConfig+0xb60>
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0xb24>
 8001f02:	4a4a      	ldr	r2, [pc, #296]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f04:	4b49      	ldr	r3, [pc, #292]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6213      	str	r3, [r2, #32]
 8001f0e:	4a47      	ldr	r2, [pc, #284]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f10:	4b46      	ldr	r3, [pc, #280]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	6213      	str	r3, [r2, #32]
 8001f1a:	e01d      	b.n	8001f58 <HAL_RCC_OscConfig+0xb60>
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	2b05      	cmp	r3, #5
 8001f24:	d10c      	bne.n	8001f40 <HAL_RCC_OscConfig+0xb48>
 8001f26:	4a41      	ldr	r2, [pc, #260]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f28:	4b40      	ldr	r3, [pc, #256]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	f043 0304 	orr.w	r3, r3, #4
 8001f30:	6213      	str	r3, [r2, #32]
 8001f32:	4a3e      	ldr	r2, [pc, #248]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f34:	4b3d      	ldr	r3, [pc, #244]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6213      	str	r3, [r2, #32]
 8001f3e:	e00b      	b.n	8001f58 <HAL_RCC_OscConfig+0xb60>
 8001f40:	4a3a      	ldr	r2, [pc, #232]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f42:	4b3a      	ldr	r3, [pc, #232]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	f023 0301 	bic.w	r3, r3, #1
 8001f4a:	6213      	str	r3, [r2, #32]
 8001f4c:	4a37      	ldr	r2, [pc, #220]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f4e:	4b37      	ldr	r3, [pc, #220]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	f023 0304 	bic.w	r3, r3, #4
 8001f56:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f000 8087 	beq.w	8002072 <HAL_RCC_OscConfig+0xc7a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f64:	f7fe ff52 	bl	8000e0c <HAL_GetTick>
 8001f68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6c:	e00b      	b.n	8001f86 <HAL_RCC_OscConfig+0xb8e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f6e:	f7fe ff4d 	bl	8000e0c <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0xb8e>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e2f2      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 8001f86:	2302      	movs	r3, #2
 8001f88:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001f90:	fa93 f2a3 	rbit	r2, r3
 8001f94:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f98:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001f9a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f9e:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d102      	bne.n	8001fbc <HAL_RCC_OscConfig+0xbc4>
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	e03d      	b.n	8002038 <HAL_RCC_OscConfig+0xc40>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001fc6:	fa93 f2a3 	rbit	r2, r3
 8001fca:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001fce:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001fd0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	fab3 f383 	clz	r3, r3
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	095b      	lsrs	r3, r3, #5
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d102      	bne.n	8001ff2 <HAL_RCC_OscConfig+0xbfa>
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	e022      	b.n	8002038 <HAL_RCC_OscConfig+0xc40>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001ffc:	fa93 f2a3 	rbit	r2, r3
 8002000:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002004:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002006:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	fab3 f383 	clz	r3, r3
 8002010:	b2db      	uxtb	r3, r3
 8002012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002016:	b2db      	uxtb	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	095b      	lsrs	r3, r3, #5
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b04      	cmp	r3, #4
 8002020:	d108      	bne.n	8002034 <HAL_RCC_OscConfig+0xc3c>
 8002022:	4b02      	ldr	r3, [pc, #8]	; (800202c <HAL_RCC_OscConfig+0xc34>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	e007      	b.n	8002038 <HAL_RCC_OscConfig+0xc40>
 8002028:	42420480 	.word	0x42420480
 800202c:	40021000 	.word	0x40021000
 8002030:	40007000 	.word	0x40007000
 8002034:	4bbf      	ldr	r3, [pc, #764]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	2202      	movs	r2, #2
 800203a:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203e:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002042:	fa92 f1a2 	rbit	r1, r2
 8002046:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800204a:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800204c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002050:	6812      	ldr	r2, [r2, #0]
 8002052:	fab2 f282 	clz	r2, r2
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	f002 021f 	and.w	r2, r2, #31
 8002064:	40d3      	lsrs	r3, r2
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	f43f af7f 	beq.w	8001f6e <HAL_RCC_OscConfig+0xb76>
 8002070:	e07e      	b.n	8002170 <HAL_RCC_OscConfig+0xd78>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002072:	f7fe fecb 	bl	8000e0c <HAL_GetTick>
 8002076:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207a:	e00b      	b.n	8002094 <HAL_RCC_OscConfig+0xc9c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7fe fec6 	bl	8000e0c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	f241 3288 	movw	r2, #5000	; 0x1388
 800208c:	4293      	cmp	r3, r2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0xc9c>
        {
          return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e26b      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 8002094:	2302      	movs	r3, #2
 8002096:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800209e:	fa93 f2a3 	rbit	r2, r3
 80020a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020a6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80020a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020ac:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ae:	fab3 f383 	clz	r3, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	095b      	lsrs	r3, r3, #5
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d102      	bne.n	80020ca <HAL_RCC_OscConfig+0xcd2>
 80020c4:	4b9b      	ldr	r3, [pc, #620]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	e037      	b.n	800213a <HAL_RCC_OscConfig+0xd42>
 80020ca:	2302      	movs	r3, #2
 80020cc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80020d4:	fa93 f2a3 	rbit	r2, r3
 80020d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80020dc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80020de:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	fab3 f383 	clz	r3, r3
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	095b      	lsrs	r3, r3, #5
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d102      	bne.n	8002100 <HAL_RCC_OscConfig+0xd08>
 80020fa:	4b8e      	ldr	r3, [pc, #568]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	e01c      	b.n	800213a <HAL_RCC_OscConfig+0xd42>
 8002100:	2302      	movs	r3, #2
 8002102:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002106:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800210a:	fa93 f2a3 	rbit	r2, r3
 800210e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002112:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002114:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	fab3 f383 	clz	r3, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002124:	b2db      	uxtb	r3, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	095b      	lsrs	r3, r3, #5
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2b04      	cmp	r3, #4
 800212e:	d102      	bne.n	8002136 <HAL_RCC_OscConfig+0xd3e>
 8002130:	4b80      	ldr	r3, [pc, #512]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	e001      	b.n	800213a <HAL_RCC_OscConfig+0xd42>
 8002136:	4b7f      	ldr	r3, [pc, #508]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	2202      	movs	r2, #2
 800213c:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002140:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002144:	fa92 f1a2 	rbit	r1, r2
 8002148:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800214c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800214e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	fab2 f282 	clz	r2, r2
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800215e:	b2d2      	uxtb	r2, r2
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	f002 021f 	and.w	r2, r2, #31
 8002166:	40d3      	lsrs	r3, r2
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d185      	bne.n	800207c <HAL_RCC_OscConfig+0xc84>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002170:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002174:	2b01      	cmp	r3, #1
 8002176:	d105      	bne.n	8002184 <HAL_RCC_OscConfig+0xd8c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002178:	4a6e      	ldr	r2, [pc, #440]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 800217a:	4b6e      	ldr	r3, [pc, #440]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002182:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 81ed 	beq.w	800256a <HAL_RCC_OscConfig+0x1172>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002190:	4b68      	ldr	r3, [pc, #416]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	2b08      	cmp	r3, #8
 800219a:	f000 81e4 	beq.w	8002566 <HAL_RCC_OscConfig+0x116e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	f040 8144 	bne.w	8002432 <HAL_RCC_OscConfig+0x103a>
 80021aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021ae:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80021b6:	fa93 f2a3 	rbit	r2, r3
 80021ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021be:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80021c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021c4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c6:	fab3 f383 	clz	r3, r3
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80021d0:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80021d4:	461a      	mov	r2, r3
 80021d6:	2300      	movs	r3, #0
 80021d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021da:	f7fe fe17 	bl	8000e0c <HAL_GetTick>
 80021de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	e009      	b.n	80021f8 <HAL_RCC_OscConfig+0xe00>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e4:	f7fe fe12 	bl	8000e0c <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0xe00>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e1b9      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 80021f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021fc:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002204:	fa93 f2a3 	rbit	r2, r3
 8002208:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800220c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800220e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002212:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002214:	fab3 f383 	clz	r3, r3
 8002218:	b2db      	uxtb	r3, r3
 800221a:	f043 0320 	orr.w	r3, r3, #32
 800221e:	b2db      	uxtb	r3, r3
 8002220:	b2db      	uxtb	r3, r3
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b01      	cmp	r3, #1
 8002228:	d102      	bne.n	8002230 <HAL_RCC_OscConfig+0xe38>
 800222a:	4b42      	ldr	r3, [pc, #264]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	e039      	b.n	80022a4 <HAL_RCC_OscConfig+0xeac>
 8002230:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002234:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002238:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800223c:	fa93 f2a3 	rbit	r2, r3
 8002240:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002244:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002246:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	fab3 f383 	clz	r3, r3
 8002250:	b2db      	uxtb	r3, r3
 8002252:	f043 0320 	orr.w	r3, r3, #32
 8002256:	b2db      	uxtb	r3, r3
 8002258:	b2db      	uxtb	r3, r3
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d102      	bne.n	8002268 <HAL_RCC_OscConfig+0xe70>
 8002262:	4b34      	ldr	r3, [pc, #208]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	e01d      	b.n	80022a4 <HAL_RCC_OscConfig+0xeac>
 8002268:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800226c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002270:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002274:	fa93 f2a3 	rbit	r2, r3
 8002278:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800227c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800227e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	fab3 f383 	clz	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	f043 0320 	orr.w	r3, r3, #32
 800228e:	b2db      	uxtb	r3, r3
 8002290:	b2db      	uxtb	r3, r3
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b04      	cmp	r3, #4
 8002298:	d102      	bne.n	80022a0 <HAL_RCC_OscConfig+0xea8>
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	e001      	b.n	80022a4 <HAL_RCC_OscConfig+0xeac>
 80022a0:	4b24      	ldr	r3, [pc, #144]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022a8:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80022b0:	fa92 f1a2 	rbit	r1, r2
 80022b4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022b8:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	fab2 f282 	clz	r2, r2
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	f042 0220 	orr.w	r2, r2, #32
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	f002 021f 	and.w	r2, r2, #31
 80022d2:	40d3      	lsrs	r3, r2
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d183      	bne.n	80021e4 <HAL_RCC_OscConfig+0xdec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022dc:	4815      	ldr	r0, [pc, #84]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 80022de:	4b15      	ldr	r3, [pc, #84]	; (8002334 <HAL_RCC_OscConfig+0xf3c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022e6:	1d3b      	adds	r3, r7, #4
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80022ec:	1d3b      	adds	r3, r7, #4
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	430b      	orrs	r3, r1
 80022f4:	4313      	orrs	r3, r2
 80022f6:	6043      	str	r3, [r0, #4]
 80022f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022fc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002300:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002304:	fa93 f2a3 	rbit	r2, r3
 8002308:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800230c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800230e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002312:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002314:	fab3 f383 	clz	r3, r3
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800231e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002322:	461a      	mov	r2, r3
 8002324:	2301      	movs	r3, #1
 8002326:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7fe fd70 	bl	8000e0c <HAL_GetTick>
 800232c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002330:	e00c      	b.n	800234c <HAL_RCC_OscConfig+0xf54>
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002338:	f7fe fd68 	bl	8000e0c <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0xf54>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e10f      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 800234c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002350:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002358:	fa93 f2a3 	rbit	r2, r3
 800235c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002360:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002362:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002366:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002368:	fab3 f383 	clz	r3, r3
 800236c:	b2db      	uxtb	r3, r3
 800236e:	f043 0320 	orr.w	r3, r3, #32
 8002372:	b2db      	uxtb	r3, r3
 8002374:	b2db      	uxtb	r3, r3
 8002376:	095b      	lsrs	r3, r3, #5
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b01      	cmp	r3, #1
 800237c:	d102      	bne.n	8002384 <HAL_RCC_OscConfig+0xf8c>
 800237e:	4b7e      	ldr	r3, [pc, #504]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	e039      	b.n	80023f8 <HAL_RCC_OscConfig+0x1000>
 8002384:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002388:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002390:	fa93 f2a3 	rbit	r2, r3
 8002394:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002398:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800239a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	fab3 f383 	clz	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	f043 0320 	orr.w	r3, r3, #32
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d102      	bne.n	80023bc <HAL_RCC_OscConfig+0xfc4>
 80023b6:	4b70      	ldr	r3, [pc, #448]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	e01d      	b.n	80023f8 <HAL_RCC_OscConfig+0x1000>
 80023bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80023c8:	fa93 f2a3 	rbit	r2, r3
 80023cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023d0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80023d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	fab3 f383 	clz	r3, r3
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	f043 0320 	orr.w	r3, r3, #32
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d102      	bne.n	80023f4 <HAL_RCC_OscConfig+0xffc>
 80023ee:	4b62      	ldr	r3, [pc, #392]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	e001      	b.n	80023f8 <HAL_RCC_OscConfig+0x1000>
 80023f4:	4b60      	ldr	r3, [pc, #384]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 80023f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023fc:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002404:	fa92 f1a2 	rbit	r1, r2
 8002408:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800240c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800240e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	fab2 f282 	clz	r2, r2
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	f042 0220 	orr.w	r2, r2, #32
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	f002 021f 	and.w	r2, r2, #31
 8002426:	40d3      	lsrs	r3, r2
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	d083      	beq.n	8002338 <HAL_RCC_OscConfig+0xf40>
 8002430:	e09b      	b.n	800256a <HAL_RCC_OscConfig+0x1172>
 8002432:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002436:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800243e:	fa93 f2a3 	rbit	r2, r3
 8002442:	f107 0320 	add.w	r3, r7, #32
 8002446:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002448:	f107 0320 	add.w	r3, r7, #32
 800244c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002458:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800245c:	461a      	mov	r2, r3
 800245e:	2300      	movs	r3, #0
 8002460:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002462:	f7fe fcd3 	bl	8000e0c <HAL_GetTick>
 8002466:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246a:	e009      	b.n	8002480 <HAL_RCC_OscConfig+0x1088>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800246c:	f7fe fcce 	bl	8000e0c <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x1088>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e075      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
 8002480:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002484:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002488:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800248c:	fa93 f2a3 	rbit	r2, r3
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	681b      	ldr	r3, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	f043 0320 	orr.w	r3, r3, #32
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_RCC_OscConfig+0x10c0>
 80024b2:	4b31      	ldr	r3, [pc, #196]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	e039      	b.n	800252c <HAL_RCC_OscConfig+0x1134>
 80024b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024bc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80024c4:	fa93 f2a3 	rbit	r2, r3
 80024c8:	f107 0318 	add.w	r3, r7, #24
 80024cc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80024ce:	f107 0318 	add.w	r3, r7, #24
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	fab3 f383 	clz	r3, r3
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d102      	bne.n	80024f0 <HAL_RCC_OscConfig+0x10f8>
 80024ea:	4b23      	ldr	r3, [pc, #140]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	e01d      	b.n	800252c <HAL_RCC_OscConfig+0x1134>
 80024f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024fc:	fa93 f2a3 	rbit	r2, r3
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002506:	f107 0314 	add.w	r3, r7, #20
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	fab3 f383 	clz	r3, r3
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f043 0320 	orr.w	r3, r3, #32
 8002516:	b2db      	uxtb	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b04      	cmp	r3, #4
 8002520:	d102      	bne.n	8002528 <HAL_RCC_OscConfig+0x1130>
 8002522:	4b15      	ldr	r3, [pc, #84]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	e001      	b.n	800252c <HAL_RCC_OscConfig+0x1134>
 8002528:	4b13      	ldr	r3, [pc, #76]	; (8002578 <HAL_RCC_OscConfig+0x1180>)
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002530:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002534:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002538:	fa92 f1a2 	rbit	r1, r2
 800253c:	f107 0210 	add.w	r2, r7, #16
 8002540:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002542:	f107 0210 	add.w	r2, r7, #16
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	fab2 f282 	clz	r2, r2
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	f042 0220 	orr.w	r2, r2, #32
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	f002 021f 	and.w	r2, r2, #31
 800255a:	40d3      	lsrs	r3, r2
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d183      	bne.n	800246c <HAL_RCC_OscConfig+0x1074>
 8002564:	e001      	b.n	800256a <HAL_RCC_OscConfig+0x1172>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <HAL_RCC_OscConfig+0x1174>
    }
  }
  
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	f507 7701 	add.w	r7, r7, #516	; 0x204
 8002572:	46bd      	mov	sp, r7
 8002574:	bd90      	pop	{r4, r7, pc}
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000

0800257c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b09e      	sub	sp, #120	; 0x78
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800258a:	4ba3      	ldr	r3, [pc, #652]	; (8002818 <HAL_RCC_ClockConfig+0x29c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0207 	and.w	r2, r3, #7
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	429a      	cmp	r2, r3
 8002596:	d210      	bcs.n	80025ba <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002598:	499f      	ldr	r1, [pc, #636]	; (8002818 <HAL_RCC_ClockConfig+0x29c>)
 800259a:	4b9f      	ldr	r3, [pc, #636]	; (8002818 <HAL_RCC_ClockConfig+0x29c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 0207 	bic.w	r2, r3, #7
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025a8:	4b9b      	ldr	r3, [pc, #620]	; (8002818 <HAL_RCC_ClockConfig+0x29c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0207 	and.w	r2, r3, #7
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d001      	beq.n	80025ba <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e1d0      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d008      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c6:	4995      	ldr	r1, [pc, #596]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80025c8:	4b94      	ldr	r3, [pc, #592]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 8168 	beq.w	80028b6 <HAL_RCC_ClockConfig+0x33a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d15c      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x12c>
 80025ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025f2:	643b      	str	r3, [r7, #64]	; 0x40
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025f6:	fa93 f3a3 	rbit	r3, r3
 80025fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80025fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f043 0320 	orr.w	r3, r3, #32
 8002608:	b2db      	uxtb	r3, r3
 800260a:	b2db      	uxtb	r3, r3
 800260c:	095b      	lsrs	r3, r3, #5
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b01      	cmp	r3, #1
 8002612:	d102      	bne.n	800261a <HAL_RCC_ClockConfig+0x9e>
 8002614:	4b81      	ldr	r3, [pc, #516]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	e02d      	b.n	8002676 <HAL_RCC_ClockConfig+0xfa>
 800261a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800261e:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	b2db      	uxtb	r3, r3
 8002630:	f043 0320 	orr.w	r3, r3, #32
 8002634:	b2db      	uxtb	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	095b      	lsrs	r3, r3, #5
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d102      	bne.n	8002646 <HAL_RCC_ClockConfig+0xca>
 8002640:	4b76      	ldr	r3, [pc, #472]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	e017      	b.n	8002676 <HAL_RCC_ClockConfig+0xfa>
 8002646:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800264a:	66fb      	str	r3, [r7, #108]	; 0x6c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002656:	fab3 f383 	clz	r3, r3
 800265a:	b2db      	uxtb	r3, r3
 800265c:	f043 0320 	orr.w	r3, r3, #32
 8002660:	b2db      	uxtb	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	095b      	lsrs	r3, r3, #5
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b04      	cmp	r3, #4
 800266a:	d102      	bne.n	8002672 <HAL_RCC_ClockConfig+0xf6>
 800266c:	4b6b      	ldr	r3, [pc, #428]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	e001      	b.n	8002676 <HAL_RCC_ClockConfig+0xfa>
 8002672:	4b6a      	ldr	r3, [pc, #424]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002676:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800267a:	66ba      	str	r2, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800267e:	fa92 f2a2 	rbit	r2, r2
 8002682:	633a      	str	r2, [r7, #48]	; 0x30
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002686:	fab2 f282 	clz	r2, r2
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	f042 0220 	orr.w	r2, r2, #32
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	f002 021f 	and.w	r2, r2, #31
 8002698:	40d3      	lsrs	r3, r2
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f040 80be 	bne.w	8002820 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e159      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d15b      	bne.n	8002768 <HAL_RCC_ClockConfig+0x1ec>
 80026b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026b4:	667b      	str	r3, [r7, #100]	; 0x64
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026b8:	fa93 f3a3 	rbit	r3, r3
 80026bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80026be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c0:	fab3 f383 	clz	r3, r3
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f043 0320 	orr.w	r3, r3, #32
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d102      	bne.n	80026dc <HAL_RCC_ClockConfig+0x160>
 80026d6:	4b51      	ldr	r3, [pc, #324]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	e02d      	b.n	8002738 <HAL_RCC_ClockConfig+0x1bc>
 80026dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026e0:	663b      	str	r3, [r7, #96]	; 0x60
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026e4:	fa93 f3a3 	rbit	r3, r3
 80026e8:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80026ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ec:	fab3 f383 	clz	r3, r3
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	f043 0320 	orr.w	r3, r3, #32
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d102      	bne.n	8002708 <HAL_RCC_ClockConfig+0x18c>
 8002702:	4b46      	ldr	r3, [pc, #280]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	e017      	b.n	8002738 <HAL_RCC_ClockConfig+0x1bc>
 8002708:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800270c:	65fb      	str	r3, [r7, #92]	; 0x5c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	f043 0320 	orr.w	r3, r3, #32
 8002722:	b2db      	uxtb	r3, r3
 8002724:	b2db      	uxtb	r3, r3
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b04      	cmp	r3, #4
 800272c:	d102      	bne.n	8002734 <HAL_RCC_ClockConfig+0x1b8>
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	e001      	b.n	8002738 <HAL_RCC_ClockConfig+0x1bc>
 8002734:	4b39      	ldr	r3, [pc, #228]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 8002736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002738:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800273c:	65ba      	str	r2, [r7, #88]	; 0x58
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002740:	fa92 f2a2 	rbit	r2, r2
 8002744:	623a      	str	r2, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002746:	6a3a      	ldr	r2, [r7, #32]
 8002748:	fab2 f282 	clz	r2, r2
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	f042 0220 	orr.w	r2, r2, #32
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	f002 021f 	and.w	r2, r2, #31
 800275a:	40d3      	lsrs	r3, r2
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	2b00      	cmp	r3, #0
 8002762:	d15d      	bne.n	8002820 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0f9      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
 8002768:	2302      	movs	r3, #2
 800276a:	657b      	str	r3, [r7, #84]	; 0x54
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002774:	69fb      	ldr	r3, [r7, #28]
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002776:	fab3 f383 	clz	r3, r3
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f043 0320 	orr.w	r3, r3, #32
 8002780:	b2db      	uxtb	r3, r3
 8002782:	b2db      	uxtb	r3, r3
 8002784:	095b      	lsrs	r3, r3, #5
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d102      	bne.n	8002792 <HAL_RCC_ClockConfig+0x216>
 800278c:	4b23      	ldr	r3, [pc, #140]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	e02b      	b.n	80027ea <HAL_RCC_ClockConfig+0x26e>
 8002792:	2302      	movs	r3, #2
 8002794:	653b      	str	r3, [r7, #80]	; 0x50
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002798:	fa93 f3a3 	rbit	r3, r3
 800279c:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	f043 0320 	orr.w	r3, r3, #32
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d102      	bne.n	80027bc <HAL_RCC_ClockConfig+0x240>
 80027b6:	4b19      	ldr	r3, [pc, #100]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	e016      	b.n	80027ea <HAL_RCC_ClockConfig+0x26e>
 80027bc:	2302      	movs	r3, #2
 80027be:	64fb      	str	r3, [r7, #76]	; 0x4c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fab3 f383 	clz	r3, r3
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f043 0320 	orr.w	r3, r3, #32
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	095b      	lsrs	r3, r3, #5
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b04      	cmp	r3, #4
 80027de:	d102      	bne.n	80027e6 <HAL_RCC_ClockConfig+0x26a>
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	e001      	b.n	80027ea <HAL_RCC_ClockConfig+0x26e>
 80027e6:	4b0d      	ldr	r3, [pc, #52]	; (800281c <HAL_RCC_ClockConfig+0x2a0>)
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	2202      	movs	r2, #2
 80027ec:	64ba      	str	r2, [r7, #72]	; 0x48
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80027f0:	fa92 f2a2 	rbit	r2, r2
 80027f4:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	fab2 f282 	clz	r2, r2
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	f042 0220 	orr.w	r2, r2, #32
 8002802:	b2d2      	uxtb	r2, r2
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	f002 021f 	and.w	r2, r2, #31
 800280a:	40d3      	lsrs	r3, r2
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d105      	bne.n	8002820 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e0a1      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
 8002818:	40022000 	.word	0x40022000
 800281c:	40021000 	.word	0x40021000
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002820:	4950      	ldr	r1, [pc, #320]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 8002822:	4b50      	ldr	r3, [pc, #320]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f023 0203 	bic.w	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002832:	f7fe faeb 	bl	8000e0c <HAL_GetTick>
 8002836:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d112      	bne.n	8002866 <HAL_RCC_ClockConfig+0x2ea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002840:	e00a      	b.n	8002858 <HAL_RCC_ClockConfig+0x2dc>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002842:	f7fe fae3 	bl	8000e0c <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_ClockConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e081      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002858:	4b42      	ldr	r3, [pc, #264]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 030c 	and.w	r3, r3, #12
 8002860:	2b04      	cmp	r3, #4
 8002862:	d1ee      	bne.n	8002842 <HAL_RCC_ClockConfig+0x2c6>
 8002864:	e027      	b.n	80028b6 <HAL_RCC_ClockConfig+0x33a>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b02      	cmp	r3, #2
 800286c:	d11d      	bne.n	80028aa <HAL_RCC_ClockConfig+0x32e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7fe facc 	bl	8000e0c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e06a      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002886:	4b37      	ldr	r3, [pc, #220]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 030c 	and.w	r3, r3, #12
 800288e:	2b08      	cmp	r3, #8
 8002890:	d1ee      	bne.n	8002870 <HAL_RCC_ClockConfig+0x2f4>
 8002892:	e010      	b.n	80028b6 <HAL_RCC_ClockConfig+0x33a>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002894:	f7fe faba 	bl	8000e0c <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_ClockConfig+0x32e>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e058      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028aa:	4b2e      	ldr	r3, [pc, #184]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f003 030c 	and.w	r3, r3, #12
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1ee      	bne.n	8002894 <HAL_RCC_ClockConfig+0x318>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80028b6:	4b2c      	ldr	r3, [pc, #176]	; (8002968 <HAL_RCC_ClockConfig+0x3ec>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0207 	and.w	r2, r3, #7
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d910      	bls.n	80028e6 <HAL_RCC_ClockConfig+0x36a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c4:	4928      	ldr	r1, [pc, #160]	; (8002968 <HAL_RCC_ClockConfig+0x3ec>)
 80028c6:	4b28      	ldr	r3, [pc, #160]	; (8002968 <HAL_RCC_ClockConfig+0x3ec>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f023 0207 	bic.w	r2, r3, #7
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028d4:	4b24      	ldr	r3, [pc, #144]	; (8002968 <HAL_RCC_ClockConfig+0x3ec>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0207 	and.w	r2, r3, #7
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d001      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x36a>
    {
      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e03a      	b.n	800295c <HAL_RCC_ClockConfig+0x3e0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d008      	beq.n	8002904 <HAL_RCC_ClockConfig+0x388>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f2:	491c      	ldr	r1, [pc, #112]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 80028f4:	4b1b      	ldr	r3, [pc, #108]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	4313      	orrs	r3, r2
 8002902:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	2b00      	cmp	r3, #0
 800290e:	d009      	beq.n	8002924 <HAL_RCC_ClockConfig+0x3a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002910:	4914      	ldr	r1, [pc, #80]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 8002912:	4b14      	ldr	r3, [pc, #80]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4313      	orrs	r3, r2
 8002922:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002924:	f000 f826 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 8002928:	4601      	mov	r1, r0
 800292a:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <HAL_RCC_ClockConfig+0x3e8>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002932:	23f0      	movs	r3, #240	; 0xf0
 8002934:	647b      	str	r3, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002938:	fa93 f3a3 	rbit	r3, r3
 800293c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	fab3 f383 	clz	r3, r3
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
 8002948:	4a08      	ldr	r2, [pc, #32]	; (800296c <HAL_RCC_ClockConfig+0x3f0>)
 800294a:	5cd3      	ldrb	r3, [r2, r3]
 800294c:	fa21 f303 	lsr.w	r3, r1, r3
 8002950:	4a07      	ldr	r2, [pc, #28]	; (8002970 <HAL_RCC_ClockConfig+0x3f4>)
 8002952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002954:	2000      	movs	r0, #0
 8002956:	f7fe fa2f 	bl	8000db8 <HAL_InitTick>
  
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3778      	adds	r7, #120	; 0x78
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000
 8002968:	40022000 	.word	0x40022000
 800296c:	08003ca0 	.word	0x08003ca0
 8002970:	20000428 	.word	0x20000428

08002974 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002974:	b480      	push	{r7}
 8002976:	b08b      	sub	sp, #44	; 0x2c
 8002978:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
 800297e:	2300      	movs	r3, #0
 8002980:	61bb      	str	r3, [r7, #24]
 8002982:	2300      	movs	r3, #0
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
 8002986:	2300      	movs	r3, #0
 8002988:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	2b04      	cmp	r3, #4
 800299c:	d002      	beq.n	80029a4 <HAL_RCC_GetSysClockFreq+0x30>
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d003      	beq.n	80029aa <HAL_RCC_GetSysClockFreq+0x36>
 80029a2:	e03c      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029a4:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029a6:	623b      	str	r3, [r7, #32]
      break;
 80029a8:	e03c      	b.n	8002a24 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029b0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80029b4:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	fa93 f3a3 	rbit	r3, r3
 80029bc:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
 80029c8:	4a1c      	ldr	r2, [pc, #112]	; (8002a3c <HAL_RCC_GetSysClockFreq+0xc8>)
 80029ca:	5cd3      	ldrb	r3, [r2, r3]
 80029cc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80029ce:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_RCC_GetSysClockFreq+0xc0>)
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	f003 020f 	and.w	r2, r3, #15
 80029d6:	230f      	movs	r3, #15
 80029d8:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ec:	4a14      	ldr	r2, [pc, #80]	; (8002a40 <HAL_RCC_GetSysClockFreq+0xcc>)
 80029ee:	5cd3      	ldrb	r3, [r2, r3]
 80029f0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d008      	beq.n	8002a0e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80029fc:	4a0e      	ldr	r2, [pc, #56]	; (8002a38 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	fb02 f303 	mul.w	r3, r2, r3
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a0c:	e004      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	4a0c      	ldr	r2, [pc, #48]	; (8002a44 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a12:	fb02 f303 	mul.w	r3, r2, r3
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1a:	623b      	str	r3, [r7, #32]
      break;
 8002a1c:	e002      	b.n	8002a24 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002a20:	623b      	str	r3, [r7, #32]
      break;
 8002a22:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a24:	6a3b      	ldr	r3, [r7, #32]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	372c      	adds	r7, #44	; 0x2c
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000
 8002a38:	007a1200 	.word	0x007a1200
 8002a3c:	08003cb8 	.word	0x08003cb8
 8002a40:	08003cc8 	.word	0x08003cc8
 8002a44:	003d0900 	.word	0x003d0900

08002a48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000428 	.word	0x20000428

08002a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a66:	f7ff ffef 	bl	8002a48 <HAL_RCC_GetHCLKFreq>
 8002a6a:	4601      	mov	r1, r0
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a74:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002a78:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	fab3 f383 	clz	r3, r3
 8002a88:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8c:	4a04      	ldr	r2, [pc, #16]	; (8002aa0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002a8e:	5cd3      	ldrb	r3, [r2, r3]
 8002a90:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002a94:	4618      	mov	r0, r3
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	08003cb0 	.word	0x08003cb0

08002aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002aaa:	f7ff ffcd 	bl	8002a48 <HAL_RCC_GetHCLKFreq>
 8002aae:	4601      	mov	r1, r0
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8002ab8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002abc:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	fa93 f3a3 	rbit	r3, r3
 8002ac4:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	fab3 f383 	clz	r3, r3
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad0:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002ad2:	5cd3      	ldrb	r3, [r2, r3]
 8002ad4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	08003cb0 	.word	0x08003cb0

08002ae8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b092      	sub	sp, #72	; 0x48
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002af0:	2300      	movs	r3, #0
 8002af2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 80ef 	beq.w	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002b06:	2300      	movs	r3, #0
 8002b08:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0c:	4b96      	ldr	r3, [pc, #600]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10e      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b18:	4a93      	ldr	r2, [pc, #588]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b1a:	4b93      	ldr	r3, [pc, #588]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b22:	61d3      	str	r3, [r2, #28]
 8002b24:	4b90      	ldr	r3, [pc, #576]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b30:	2301      	movs	r3, #1
 8002b32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b36:	4b8d      	ldr	r3, [pc, #564]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d118      	bne.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b42:	4a8a      	ldr	r2, [pc, #552]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002b44:	4b89      	ldr	r3, [pc, #548]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b4c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4e:	f7fe f95d 	bl	8000e0c <HAL_GetTick>
 8002b52:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b54:	e008      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b56:	f7fe f959 	bl	8000e0c <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b64      	cmp	r3, #100	; 0x64
 8002b62:	d901      	bls.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0fa      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x276>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b68:	4b80      	ldr	r3, [pc, #512]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b74:	4b7c      	ldr	r3, [pc, #496]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 809c 	beq.w	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002b8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b90:	429a      	cmp	r2, r3
 8002b92:	f000 8094 	beq.w	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b96:	4b74      	ldr	r3, [pc, #464]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ba0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ba4:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba8:	fa93 f3a3 	rbit	r3, r3
 8002bac:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002bae:	69fb      	ldr	r3, [r7, #28]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4b6d      	ldr	r3, [pc, #436]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002bba:	4413      	add	r3, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bc6:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bd2:	fab3 f383 	clz	r3, r3
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4b65      	ldr	r3, [pc, #404]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002bdc:	4413      	add	r3, r2
 8002bde:	461a      	mov	r2, r3
 8002be0:	2300      	movs	r3, #0
 8002be2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002be4:	4a60      	ldr	r2, [pc, #384]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002be8:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d064      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7fe f90a 	bl	8000e0c <HAL_GetTick>
 8002bf8:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfc:	f7fe f906 	bl	8000e0c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0a5      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8002c12:	2302      	movs	r3, #2
 8002c14:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c18:	fa93 f3a3 	rbit	r3, r3
 8002c1c:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c1e:	69bb      	ldr	r3, [r7, #24]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c20:	fab3 f383 	clz	r3, r3
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d102      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c36:	4b4c      	ldr	r3, [pc, #304]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	e02b      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c42:	fa93 f3a3 	rbit	r3, r3
 8002c46:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fab3 f383 	clz	r3, r3
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	095b      	lsrs	r3, r3, #5
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d102      	bne.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8002c60:	4b41      	ldr	r3, [pc, #260]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	e016      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8002c66:	2302      	movs	r3, #2
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	fab3 f383 	clz	r3, r3
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d102      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002c8a:	4b37      	ldr	r3, [pc, #220]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	e001      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8002c90:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c94:	2202      	movs	r2, #2
 8002c96:	62ba      	str	r2, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c9a:	fa92 f2a2 	rbit	r2, r2
 8002c9e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	fab2 f282 	clz	r2, r2
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	f002 021f 	and.w	r2, r2, #31
 8002cb4:	40d3      	lsrs	r3, r2
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d09e      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x114>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002cbe:	492a      	ldr	r1, [pc, #168]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cc0:	4b29      	ldr	r3, [pc, #164]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002cd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd8:	4a23      	ldr	r2, [pc, #140]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cda:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d008      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cf0:	491d      	ldr	r1, [pc, #116]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cf2:	4b1d      	ldr	r3, [pc, #116]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f023 0203 	bic.w	r2, r3, #3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d008      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d0e:	4916      	ldr	r1, [pc, #88]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d10:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d14:	f023 0210 	bic.w	r2, r3, #16
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d008      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d2c:	490e      	ldr	r1, [pc, #56]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d008      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002d4a:	4907      	ldr	r1, [pc, #28]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d4c:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3748      	adds	r7, #72	; 0x48
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40007000 	.word	0x40007000
 8002d70:	42420400 	.word	0x42420400

08002d74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e043      	b.n	8002e0e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d106      	bne.n	8002da0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7fd ffc0 	bl	8000d20 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2224      	movs	r2, #36	; 0x24
 8002da4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	f022 0201 	bic.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 f9d7 	bl	800316c <UART_SetConfig>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e022      	b.n	8002e0e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 fb31 	bl	8003438 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	6852      	ldr	r2, [r2, #4]
 8002de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002de4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	6892      	ldr	r2, [r2, #8]
 8002df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002df4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	f042 0201 	orr.w	r2, r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fbb8 	bl	800357c <UART_CheckIdleState>
 8002e0c:	4603      	mov	r3, r0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop

08002e18 <HAL_UART_Transmit_IT>:
  * @param pData: pointer to data buffer.
  * @param Size: amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	4613      	mov	r3, r2
 8002e24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b20      	cmp	r3, #32
 8002e30:	d132      	bne.n	8002e98 <HAL_UART_Transmit_IT+0x80>
  {
    if((pData == NULL ) || (Size == 0))
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d002      	beq.n	8002e3e <HAL_UART_Transmit_IT+0x26>
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e02b      	b.n	8002e9a <HAL_UART_Transmit_IT+0x82>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_UART_Transmit_IT+0x38>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e024      	b.n	8002e9a <HAL_UART_Transmit_IT+0x82>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	88fa      	ldrh	r2, [r7, #6]
 8002e62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	88fa      	ldrh	r2, [r7, #6]
 8002e6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2221      	movs	r2, #33	; 0x21
 8002e78:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Transmit Data Register Empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	6812      	ldr	r2, [r2, #0]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e92:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <HAL_UART_Transmit_IT+0x82>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop

08002ea8 <HAL_UART_Receive_IT>:
  * @param pData: pointer to data buffer.
  * @param Size: amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b20      	cmp	r3, #32
 8002ec0:	d17a      	bne.n	8002fb8 <HAL_UART_Receive_IT+0x110>
  {
    if((pData == NULL ) || (Size == 0))
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d002      	beq.n	8002ece <HAL_UART_Receive_IT+0x26>
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e073      	b.n	8002fba <HAL_UART_Receive_IT+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_UART_Receive_IT+0x38>
 8002edc:	2302      	movs	r3, #2
 8002ede:	e06c      	b.n	8002fba <HAL_UART_Receive_IT+0x112>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	88fa      	ldrh	r2, [r7, #6]
 8002ef2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	88fa      	ldrh	r2, [r7, #6]
 8002efa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f06:	d10e      	bne.n	8002f26 <HAL_UART_Receive_IT+0x7e>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d105      	bne.n	8002f1c <HAL_UART_Receive_IT+0x74>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002f16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f1a:	e028      	b.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	22ff      	movs	r2, #255	; 0xff
 8002f20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f24:	e023      	b.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10d      	bne.n	8002f4a <HAL_UART_Receive_IT+0xa2>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d104      	bne.n	8002f40 <HAL_UART_Receive_IT+0x98>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	22ff      	movs	r2, #255	; 0xff
 8002f3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f3e:	e016      	b.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	227f      	movs	r2, #127	; 0x7f
 8002f44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f48:	e011      	b.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f52:	d10c      	bne.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d104      	bne.n	8002f66 <HAL_UART_Receive_IT+0xbe>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	227f      	movs	r2, #127	; 0x7f
 8002f60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f64:	e003      	b.n	8002f6e <HAL_UART_Receive_IT+0xc6>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	223f      	movs	r2, #63	; 0x3f
 8002f6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2222      	movs	r2, #34	; 0x22
 8002f78:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	6892      	ldr	r2, [r2, #8]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	609a      	str	r2, [r3, #8]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	f042 0220 	orr.w	r2, r2, #32
 8002fb2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e000      	b.n	8002fba <HAL_UART_Receive_IT+0x112>
  }
  else
  {
    return HAL_BUSY;
 8002fb8:	2302      	movs	r3, #2
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop

08002fc8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart: UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* UART parity error interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_PE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE) != RESET))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d010      	beq.n	8003000 <HAL_UART_IRQHandler+0x38>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d009      	beq.n	8003000 <HAL_UART_IRQHandler+0x38>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ff8:	f043 0201 	orr.w	r2, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART frame error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_FE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d010      	beq.n	8003030 <HAL_UART_IRQHandler+0x68>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d009      	beq.n	8003030 <HAL_UART_IRQHandler+0x68>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2202      	movs	r2, #2
 8003022:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003028:	f043 0204 	orr.w	r2, r3, #4
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART noise error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_NE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	f003 0304 	and.w	r3, r3, #4
 800303a:	2b00      	cmp	r3, #0
 800303c:	d010      	beq.n	8003060 <HAL_UART_IRQHandler+0x98>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b00      	cmp	r3, #0
 800304a:	d009      	beq.n	8003060 <HAL_UART_IRQHandler+0x98>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2204      	movs	r2, #4
 8003052:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003058:	f043 0202 	orr.w	r2, r3, #2
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART Over-Run interrupt occurred -----------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d010      	beq.n	8003090 <HAL_UART_IRQHandler+0xc8>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d009      	beq.n	8003090 <HAL_UART_IRQHandler+0xc8>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2208      	movs	r2, #8
 8003082:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003088:	f043 0208 	orr.w	r2, r3, #8
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART wakeup from Stop mode interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_WUF) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_WUF) != RESET))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d016      	beq.n	80030cc <HAL_UART_IRQHandler+0x104>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00f      	beq.n	80030cc <HAL_UART_IRQHandler+0x104>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80030b4:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState = HAL_UART_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2220      	movs	r2, #32
 80030ba:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2220      	movs	r2, #32
 80030c2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    HAL_UARTEx_WakeupCallback(huart);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fc1c 	bl	8003904 <HAL_UARTEx_WakeupCallback>
  }

  /* UART in mode Receiver ---------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE) != RESET))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f003 0320 	and.w	r3, r3, #32
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d009      	beq.n	80030ee <HAL_UART_IRQHandler+0x126>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d002      	beq.n	80030ee <HAL_UART_IRQHandler+0x126>
  {
    UART_Receive_IT(huart);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 fb95 	bl	8003818 <UART_Receive_IT>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_TXE) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE) != RESET))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d009      	beq.n	8003110 <HAL_UART_IRQHandler+0x148>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <HAL_UART_IRQHandler+0x148>
  {
    UART_Transmit_IT(huart);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 fb16 	bl	800373c <UART_Transmit_IT>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_TC) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC) != RESET))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_UART_IRQHandler+0x16a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003128:	2b00      	cmp	r3, #0
 800312a:	d002      	beq.n	8003132 <HAL_UART_IRQHandler+0x16a>
  {
    UART_EndTransmit_IT(huart);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fb5b 	bl	80037e8 <UART_EndTransmit_IT>
  }

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00a      	beq.n	8003150 <HAL_UART_IRQHandler+0x188>
  {
    /* Set the UART state ready to be able to start again the Tx/Rx process */
    huart->gState = HAL_UART_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2220      	movs	r2, #32
 800313e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    HAL_UART_ErrorCallback(huart);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f804 	bl	8003158 <HAL_UART_ErrorCallback>
  }  
}
 8003150:	bf00      	nop
 8003152:	3708      	adds	r7, #8
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart: UART handle.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000;
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003178:	2310      	movs	r3, #16
 800317a:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000;
 800317c:	2300      	movs	r3, #0
 800317e:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000;
 8003180:	2300      	movs	r3, #0
 8003182:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6819      	ldr	r1, [r3, #0]
 80031aa:	4b9e      	ldr	r3, [pc, #632]	; (8003424 <UART_SetConfig+0x2b8>)
 80031ac:	400b      	ands	r3, r1
 80031ae:	68f9      	ldr	r1, [r7, #12]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	6812      	ldr	r2, [r2, #0]
 80031bc:	6852      	ldr	r2, [r2, #4]
 80031be:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	68d2      	ldr	r2, [r2, #12]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699a      	ldr	r2, [r3, #24]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	6892      	ldr	r2, [r2, #8]
 80031e0:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a8e      	ldr	r2, [pc, #568]	; (8003428 <UART_SetConfig+0x2bc>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d121      	bne.n	8003238 <UART_SetConfig+0xcc>
 80031f4:	4b8d      	ldr	r3, [pc, #564]	; (800342c <UART_SetConfig+0x2c0>)
 80031f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d817      	bhi.n	8003230 <UART_SetConfig+0xc4>
 8003200:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <UART_SetConfig+0x9c>)
 8003202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003206:	bf00      	nop
 8003208:	08003219 	.word	0x08003219
 800320c:	08003225 	.word	0x08003225
 8003210:	0800322b 	.word	0x0800322b
 8003214:	0800321f 	.word	0x0800321f
 8003218:	2300      	movs	r3, #0
 800321a:	75fb      	strb	r3, [r7, #23]
 800321c:	e01e      	b.n	800325c <UART_SetConfig+0xf0>
 800321e:	2302      	movs	r3, #2
 8003220:	75fb      	strb	r3, [r7, #23]
 8003222:	e01b      	b.n	800325c <UART_SetConfig+0xf0>
 8003224:	2304      	movs	r3, #4
 8003226:	75fb      	strb	r3, [r7, #23]
 8003228:	e018      	b.n	800325c <UART_SetConfig+0xf0>
 800322a:	2308      	movs	r3, #8
 800322c:	75fb      	strb	r3, [r7, #23]
 800322e:	e015      	b.n	800325c <UART_SetConfig+0xf0>
 8003230:	2310      	movs	r3, #16
 8003232:	75fb      	strb	r3, [r7, #23]
 8003234:	bf00      	nop
 8003236:	e011      	b.n	800325c <UART_SetConfig+0xf0>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a7c      	ldr	r2, [pc, #496]	; (8003430 <UART_SetConfig+0x2c4>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d102      	bne.n	8003248 <UART_SetConfig+0xdc>
 8003242:	2300      	movs	r3, #0
 8003244:	75fb      	strb	r3, [r7, #23]
 8003246:	e009      	b.n	800325c <UART_SetConfig+0xf0>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a79      	ldr	r2, [pc, #484]	; (8003434 <UART_SetConfig+0x2c8>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d102      	bne.n	8003258 <UART_SetConfig+0xec>
 8003252:	2300      	movs	r3, #0
 8003254:	75fb      	strb	r3, [r7, #23]
 8003256:	e001      	b.n	800325c <UART_SetConfig+0xf0>
 8003258:	2310      	movs	r3, #16
 800325a:	75fb      	strb	r3, [r7, #23]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003264:	d170      	bne.n	8003348 <UART_SetConfig+0x1dc>
  {
    switch (clocksource)
 8003266:	7dfb      	ldrb	r3, [r7, #23]
 8003268:	2b08      	cmp	r3, #8
 800326a:	d857      	bhi.n	800331c <UART_SetConfig+0x1b0>
 800326c:	a201      	add	r2, pc, #4	; (adr r2, 8003274 <UART_SetConfig+0x108>)
 800326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003272:	bf00      	nop
 8003274:	08003299 	.word	0x08003299
 8003278:	080032b5 	.word	0x080032b5
 800327c:	080032d1 	.word	0x080032d1
 8003280:	0800331d 	.word	0x0800331d
 8003284:	080032eb 	.word	0x080032eb
 8003288:	0800331d 	.word	0x0800331d
 800328c:	0800331d 	.word	0x0800331d
 8003290:	0800331d 	.word	0x0800331d
 8003294:	08003307 	.word	0x08003307
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003298:	f7ff fbe2 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 800329c:	4603      	mov	r3, r0
 800329e:	005a      	lsls	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	085b      	lsrs	r3, r3, #1
 80032a6:	441a      	add	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	82bb      	strh	r3, [r7, #20]
        break;
 80032b2:	e036      	b.n	8003322 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80032b4:	f7ff fbf6 	bl	8002aa4 <HAL_RCC_GetPCLK2Freq>
 80032b8:	4603      	mov	r3, r0
 80032ba:	005a      	lsls	r2, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	085b      	lsrs	r3, r3, #1
 80032c2:	441a      	add	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032cc:	82bb      	strh	r3, [r7, #20]
        break;
 80032ce:	e028      	b.n	8003322 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	085b      	lsrs	r3, r3, #1
 80032d6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80032da:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6852      	ldr	r2, [r2, #4]
 80032e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80032e6:	82bb      	strh	r3, [r7, #20]
        break;
 80032e8:	e01b      	b.n	8003322 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80032ea:	f7ff fb43 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 80032ee:	4603      	mov	r3, r0
 80032f0:	005a      	lsls	r2, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	085b      	lsrs	r3, r3, #1
 80032f8:	441a      	add	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003302:	82bb      	strh	r3, [r7, #20]
        break;
 8003304:	e00d      	b.n	8003322 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	fbb2 f3f3 	udiv	r3, r2, r3
 8003318:	82bb      	strh	r3, [r7, #20]
        break;
 800331a:	e002      	b.n	8003322 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	74fb      	strb	r3, [r7, #19]
        break;
 8003320:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0;
 8003322:	8abb      	ldrh	r3, [r7, #20]
 8003324:	f023 030f 	bic.w	r3, r3, #15
 8003328:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 800332a:	8abb      	ldrh	r3, [r7, #20]
 800332c:	105b      	asrs	r3, r3, #1
 800332e:	b29b      	uxth	r3, r3
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	b29a      	uxth	r2, r3
 8003336:	897b      	ldrh	r3, [r7, #10]
 8003338:	4313      	orrs	r3, r2
 800333a:	b29b      	uxth	r3, r3
 800333c:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	897a      	ldrh	r2, [r7, #10]
 8003344:	60da      	str	r2, [r3, #12]
 8003346:	e068      	b.n	800341a <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8003348:	7dfb      	ldrb	r3, [r7, #23]
 800334a:	2b08      	cmp	r3, #8
 800334c:	d862      	bhi.n	8003414 <UART_SetConfig+0x2a8>
 800334e:	a201      	add	r2, pc, #4	; (adr r2, 8003354 <UART_SetConfig+0x1e8>)
 8003350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003354:	08003379 	.word	0x08003379
 8003358:	08003399 	.word	0x08003399
 800335c:	080033b9 	.word	0x080033b9
 8003360:	08003415 	.word	0x08003415
 8003364:	080033d9 	.word	0x080033d9
 8003368:	08003415 	.word	0x08003415
 800336c:	08003415 	.word	0x08003415
 8003370:	08003415 	.word	0x08003415
 8003374:	080033f9 	.word	0x080033f9
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681c      	ldr	r4, [r3, #0]
 800337c:	f7ff fb70 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 8003380:	4602      	mov	r2, r0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003392:	b29b      	uxth	r3, r3
 8003394:	60e3      	str	r3, [r4, #12]
        break;
 8003396:	e040      	b.n	800341a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681c      	ldr	r4, [r3, #0]
 800339c:	f7ff fb82 	bl	8002aa4 <HAL_RCC_GetPCLK2Freq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	085b      	lsrs	r3, r3, #1
 80033a8:	441a      	add	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	60e3      	str	r3, [r4, #12]
        break;
 80033b6:	e030      	b.n	800341a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate)); 
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	085b      	lsrs	r3, r3, #1
 80033c2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80033c6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	6849      	ldr	r1, [r1, #4]
 80033ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	60d3      	str	r3, [r2, #12]
        break;
 80033d6:	e020      	b.n	800341a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681c      	ldr	r4, [r3, #0]
 80033dc:	f7ff faca 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 80033e0:	4602      	mov	r2, r0
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	441a      	add	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	60e3      	str	r3, [r4, #12]
        break;
 80033f6:	e010      	b.n	800341a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6852      	ldr	r2, [r2, #4]
 8003400:	0852      	lsrs	r2, r2, #1
 8003402:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6852      	ldr	r2, [r2, #4]
 800340a:	fbb1 f2f2 	udiv	r2, r1, r2
 800340e:	b292      	uxth	r2, r2
 8003410:	60da      	str	r2, [r3, #12]
        break;
 8003412:	e002      	b.n	800341a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	74fb      	strb	r3, [r7, #19]
        break;
 8003418:	bf00      	nop
    }
  }

  return ret;
 800341a:	7cfb      	ldrb	r3, [r7, #19]

}
 800341c:	4618      	mov	r0, r3
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	bd90      	pop	{r4, r7, pc}
 8003424:	efff69f3 	.word	0xefff69f3
 8003428:	40013800 	.word	0x40013800
 800342c:	40021000 	.word	0x40021000
 8003430:	40004400 	.word	0x40004400
 8003434:	40004800 	.word	0x40004800

08003438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	6852      	ldr	r2, [r2, #4]
 8003456:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	6852      	ldr	r2, [r2, #4]
 8003478:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003480:	430a      	orrs	r2, r1
 8003482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00a      	beq.n	80034a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	6852      	ldr	r2, [r2, #4]
 800349a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00a      	beq.n	80034c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6812      	ldr	r2, [r2, #0]
 80034ba:	6852      	ldr	r2, [r2, #4]
 80034bc:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034c4:	430a      	orrs	r2, r1
 80034c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	f003 0310 	and.w	r3, r3, #16
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	6892      	ldr	r2, [r2, #8]
 80034de:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034e6:	430a      	orrs	r2, r1
 80034e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	6892      	ldr	r2, [r2, #8]
 8003500:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003508:	430a      	orrs	r2, r1
 800350a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003514:	2b00      	cmp	r3, #0
 8003516:	d01a      	beq.n	800354e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	6852      	ldr	r2, [r2, #4]
 8003522:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003536:	d10a      	bne.n	800354e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	6812      	ldr	r2, [r2, #0]
 8003540:	6852      	ldr	r2, [r2, #4]
 8003542:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800354a:	430a      	orrs	r2, r1
 800354c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	6852      	ldr	r2, [r2, #4]
 8003564:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]
  }
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00c      	beq.n	80035b2 <UART_CheckIdleState+0x36>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8003598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800359c:	2200      	movs	r2, #0
 800359e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f82a 	bl	80035fc <UART_WaitOnFlagUntilTimeout>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <UART_CheckIdleState+0x36>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e020      	b.n	80035f4 <UART_CheckIdleState+0x78>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00c      	beq.n	80035da <UART_CheckIdleState+0x5e>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80035c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035c4:	2200      	movs	r2, #0
 80035c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f816 	bl	80035fc <UART_WaitOnFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <UART_CheckIdleState+0x5e>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e00c      	b.n	80035f4 <UART_CheckIdleState+0x78>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	4613      	mov	r3, r2
 800360a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 800360c:	f7fd fbfe 	bl	8000e0c <HAL_GetTick>
 8003610:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f040 8084 	bne.w	8003722 <UART_WaitOnFlagUntilTimeout+0x126>
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 800361a:	e03c      	b.n	8003696 <UART_WaitOnFlagUntilTimeout+0x9a>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003622:	d038      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x9a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <UART_WaitOnFlagUntilTimeout+0x3e>
 800362a:	f7fd fbef 	bl	8000e0c <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	1ad2      	subs	r2, r2, r3
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	429a      	cmp	r2, r3
 8003638:	d92d      	bls.n	8003696 <UART_WaitOnFlagUntilTimeout+0x9a>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003648:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	f022 0220 	bic.w	r2, r2, #32
 8003658:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	6812      	ldr	r2, [r2, #0]
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003668:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	6812      	ldr	r2, [r2, #0]
 8003672:	6892      	ldr	r2, [r2, #8]
 8003674:	f022 0201 	bic.w	r2, r2, #1
 8003678:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e04e      	b.n	8003734 <UART_WaitOnFlagUntilTimeout+0x138>
  uint32_t tickstart = HAL_GetTick();

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	69da      	ldr	r2, [r3, #28]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	401a      	ands	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d1ba      	bne.n	800361c <UART_WaitOnFlagUntilTimeout+0x20>
 80036a6:	e044      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0x136>
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ae:	d038      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x126>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xca>
 80036b6:	f7fd fba9 	bl	8000e0c <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	1ad2      	subs	r2, r2, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d92d      	bls.n	8003722 <UART_WaitOnFlagUntilTimeout+0x126>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	6812      	ldr	r2, [r2, #0]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036d4:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	6812      	ldr	r2, [r2, #0]
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	f022 0220 	bic.w	r2, r2, #32
 80036e4:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	6812      	ldr	r2, [r2, #0]
 80036f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036f4:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	6812      	ldr	r2, [r2, #0]
 80036fe:	6892      	ldr	r2, [r2, #8]
 8003700:	f022 0201 	bic.w	r2, r2, #1
 8003704:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2220      	movs	r2, #32
 800370a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e008      	b.n	8003734 <UART_WaitOnFlagUntilTimeout+0x138>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	69da      	ldr	r2, [r3, #28]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	401a      	ands	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	429a      	cmp	r2, r3
 8003730:	d0ba      	beq.n	80036a8 <UART_WaitOnFlagUntilTimeout+0xac>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b21      	cmp	r3, #33	; 0x21
 800374e:	d144      	bne.n	80037da <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003756:	2b00      	cmp	r3, #0
 8003758:	d111      	bne.n	800377e <UART_Transmit_IT+0x42>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003768:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6812      	ldr	r2, [r2, #0]
 8003772:	6812      	ldr	r2, [r2, #0]
 8003774:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003778:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	e02e      	b.n	80037dc <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003786:	d114      	bne.n	80037b2 <UART_Transmit_IT+0x76>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d110      	bne.n	80037b2 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003794:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	8812      	ldrh	r2, [r2, #0]
 800379e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037a2:	b292      	uxth	r2, r2
 80037a4:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037aa:	1c9a      	adds	r2, r3, #2
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80037b0:	e009      	b.n	80037c6 <UART_Transmit_IT+0x8a>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFF);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ba:	1c58      	adds	r0, r3, #1
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	64c8      	str	r0, [r1, #76]	; 0x4c
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	8513      	strh	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e000      	b.n	80037dc <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 80037da:	2302      	movs	r3, #2
  }
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037fe:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7fd f8b5 	bl	8000978 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003826:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800382e:	b2db      	uxtb	r3, r3
 8003830:	2b22      	cmp	r3, #34	; 0x22
 8003832:	d159      	bne.n	80038e8 <UART_Receive_IT+0xd0>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383c:	d115      	bne.n	800386a <UART_Receive_IT+0x52>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d111      	bne.n	800386a <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384a:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003852:	b29a      	uxth	r2, r3
 8003854:	89fb      	ldrh	r3, [r7, #14]
 8003856:	4013      	ands	r3, r2
 8003858:	b29a      	uxth	r2, r3
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003862:	1c9a      	adds	r2, r3, #2
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	655a      	str	r2, [r3, #84]	; 0x54
 8003868:	e00e      	b.n	8003888 <UART_Receive_IT+0x70>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386e:	1c59      	adds	r1, r3, #1
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6551      	str	r1, [r2, #84]	; 0x54
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800387a:	b292      	uxth	r2, r2
 800387c:	b2d1      	uxtb	r1, r2
 800387e:	89fa      	ldrh	r2, [r7, #14]
 8003880:	b2d2      	uxtb	r2, r2
 8003882:	400a      	ands	r2, r1
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d120      	bne.n	80038e4 <UART_Receive_IT+0xcc>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	f022 0220 	bic.w	r2, r2, #32
 80038b0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038c0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6812      	ldr	r2, [r2, #0]
 80038ca:	6892      	ldr	r2, [r2, #8]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7fd f856 	bl	800098c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	e00a      	b.n	80038fa <UART_Receive_IT+0xe2>
    }

    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e008      	b.n	80038fa <UART_Receive_IT+0xe2>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6812      	ldr	r2, [r2, #0]
 80038f0:	6992      	ldr	r2, [r2, #24]
 80038f2:	f042 0208 	orr.w	r2, r2, #8
 80038f6:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80038f8:	2302      	movs	r3, #2
  }
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop

08003904 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback
  * @param  huart: UART handle
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file
   */ 
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_TIM_Encoder_Init>:
  * @param  htim: TIM Encoder Interface handle
  * @param  sConfig: TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0;
 8003926:	2300      	movs	r3, #0
 8003928:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
    
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e083      	b.n	8003a40 <HAL_TIM_Encoder_Init+0x128>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d106      	bne.n	8003952 <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7fd f96f 	bl	8000c30 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2202      	movs	r2, #2
 8003956:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003968:	f023 0307 	bic.w	r3, r3, #7
 800396c:	6093      	str	r3, [r2, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3304      	adds	r3, #4
 8003976:	4619      	mov	r1, r3
 8003978:	4610      	mov	r0, r2
 800397a:	f000 f89d 	bl	8003ab8 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	4313      	orrs	r3, r2
 800399e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a6:	f023 0303 	bic.w	r3, r3, #3
 80039aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	021b      	lsls	r3, r3, #8
 80039b6:	4313      	orrs	r3, r2
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
  
  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80039c4:	f023 030c 	bic.w	r3, r3, #12
 80039c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	021b      	lsls	r3, r3, #8
 80039e0:	4313      	orrs	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	011a      	lsls	r2, r3, #4
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	031b      	lsls	r3, r3, #12
 80039f4:	4313      	orrs	r3, r2
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a02:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003a0a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	4313      	orrs	r3, r2
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3718      	adds	r7, #24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_TIM_Encoder_Start+0x16>
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d008      	beq.n	8003a6e <HAL_TIM_Encoder_Start+0x26>
 8003a5c:	e00f      	b.n	8003a7e <HAL_TIM_Encoder_Start+0x36>
  {
  case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2201      	movs	r2, #1
 8003a64:	2100      	movs	r1, #0
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 f898 	bl	8003b9c <TIM_CCxChannelCmd>
      break; 
 8003a6c:	e016      	b.n	8003a9c <HAL_TIM_Encoder_Start+0x54>
    }  
  case TIM_CHANNEL_2:
    {  
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2201      	movs	r2, #1
 8003a74:	2104      	movs	r1, #4
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 f890 	bl	8003b9c <TIM_CCxChannelCmd>
      break;
 8003a7c:	e00e      	b.n	8003a9c <HAL_TIM_Encoder_Start+0x54>
    }  
  default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2201      	movs	r2, #1
 8003a84:	2100      	movs	r1, #0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f000 f888 	bl	8003b9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2201      	movs	r2, #1
 8003a92:	2104      	movs	r1, #4
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 f881 	bl	8003b9c <TIM_CCxChannelCmd>
      break; 
 8003a9a:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6812      	ldr	r2, [r2, #0]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop

08003ab8 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM periheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a2e      	ldr	r2, [pc, #184]	; (8003b88 <TIM_Base_SetConfig+0xd0>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d007      	beq.n	8003ae4 <TIM_Base_SetConfig+0x2c>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ada:	d003      	beq.n	8003ae4 <TIM_Base_SetConfig+0x2c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a2b      	ldr	r2, [pc, #172]	; (8003b8c <TIM_Base_SetConfig+0xd4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d108      	bne.n	8003af6 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a23      	ldr	r2, [pc, #140]	; (8003b88 <TIM_Base_SetConfig+0xd0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d013      	beq.n	8003b26 <TIM_Base_SetConfig+0x6e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b04:	d00f      	beq.n	8003b26 <TIM_Base_SetConfig+0x6e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a20      	ldr	r2, [pc, #128]	; (8003b8c <TIM_Base_SetConfig+0xd4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00b      	beq.n	8003b26 <TIM_Base_SetConfig+0x6e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a1f      	ldr	r2, [pc, #124]	; (8003b90 <TIM_Base_SetConfig+0xd8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d007      	beq.n	8003b26 <TIM_Base_SetConfig+0x6e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a1e      	ldr	r2, [pc, #120]	; (8003b94 <TIM_Base_SetConfig+0xdc>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d003      	beq.n	8003b26 <TIM_Base_SetConfig+0x6e>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a1d      	ldr	r2, [pc, #116]	; (8003b98 <TIM_Base_SetConfig+0xe0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d108      	bne.n	8003b38 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a0d      	ldr	r2, [pc, #52]	; (8003b88 <TIM_Base_SetConfig+0xd0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d00b      	beq.n	8003b6e <TIM_Base_SetConfig+0xb6>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a0d      	ldr	r2, [pc, #52]	; (8003b90 <TIM_Base_SetConfig+0xd8>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d007      	beq.n	8003b6e <TIM_Base_SetConfig+0xb6>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a0c      	ldr	r2, [pc, #48]	; (8003b94 <TIM_Base_SetConfig+0xdc>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d003      	beq.n	8003b6e <TIM_Base_SetConfig+0xb6>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a0b      	ldr	r2, [pc, #44]	; (8003b98 <TIM_Base_SetConfig+0xe0>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d103      	bne.n	8003b76 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	691a      	ldr	r2, [r3, #16]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	615a      	str	r2, [r3, #20]
}
 8003b7c:	bf00      	nop
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	40012c00 	.word	0x40012c00
 8003b8c:	40000400 	.word	0x40000400
 8003b90:	40014000 	.word	0x40014000
 8003b94:	40014400 	.word	0x40014400
 8003b98:	40014800 	.word	0x40014800

08003b9c <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8003bac:	2201      	movs	r2, #1
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a1a      	ldr	r2, [r3, #32]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	401a      	ands	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6a1a      	ldr	r2, [r3, #32]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	621a      	str	r2, [r3, #32]
}
 8003bd6:	bf00      	nop
 8003bd8:	371c      	adds	r7, #28
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop

08003be4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d101      	bne.n	8003bfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e038      	b.n	8003c6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a18      	ldr	r2, [pc, #96]	; (8003c7c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d108      	bne.n	8003c30 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003c24:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c48:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
} 
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3714      	adds	r7, #20
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40012c00 	.word	0x40012c00

08003c80 <_init>:
 8003c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c82:	bf00      	nop
 8003c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c86:	bc08      	pop	{r3}
 8003c88:	469e      	mov	lr, r3
 8003c8a:	4770      	bx	lr

08003c8c <_fini>:
 8003c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8e:	bf00      	nop
 8003c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c92:	bc08      	pop	{r3}
 8003c94:	469e      	mov	lr, r3
 8003c96:	4770      	bx	lr
