0.7
2020.1
May 27 2020
20:09:33
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ABF.v,1619450591,verilog,,C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v,,ABF,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v,1619596796,verilog,,C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU_ABF.v,,ALU,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU_ABF.v,1619584193,verilog,,C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs.v,,ALU_ABF,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sim_1/new/Regs_1.v,1620653678,verilog,,,,Regs_1,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs.v,1620650010,verilog,,C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sim_1/new/Regs_1.v,,Regs,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs_ALU.v,1620479889,verilog,,,,Regs_ALU,,,,,,,,
