{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483114907713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483114907717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 00:21:47 2016 " "Processing started: Sat Dec 31 00:21:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483114907717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114907717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114907717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483114908257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483114908257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" bomb.v(87) " "Verilog HDL syntax error at bomb.v(87) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \"<=\", or \"=\" bomb.v(87) " "Verilog HDL syntax error at bomb.v(87) near text: \"==\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" bomb.v(94) " "Verilog HDL syntax error at bomb.v(94) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bomb bomb.v(1) " "Ignored design unit \"bomb\" at bomb.v(1) due to previous errors" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Seven bomb.v(407) " "Ignored design unit \"Seven\" at bomb.v(407) due to previous errors" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 407 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "move bomb.v(435) " "Ignored design unit \"move\" at bomb.v(435) due to previous errors" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 435 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "key bomb.v(471) " "Ignored design unit \"key\" at bomb.v(471) due to previous errors" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 471 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SevenSegment bomb.v(608) " "Ignored design unit \"SevenSegment\" at bomb.v(608) due to previous errors" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 608 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 0 0 " "Found 0 design units, including 0 entities, in source file bomb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114920997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114921013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483114921077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 31 00:22:01 2016 " "Processing ended: Sat Dec 31 00:22:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483114921077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483114921077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483114921077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114921077 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483114921660 ""}
