# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 13
attribute \src "dut.sv:25.5-30.7"
module $paramod\submodule\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  wire width 8 $auto$rtlil.cc:3004:And$6
  attribute \src "dut.sv:4.29-4.30"
  wire width 8 input 1 \a
  attribute \src "dut.sv:5.29-5.30"
  wire width 8 input 2 \b
  attribute \src "dut.sv:6.29-6.30"
  wire width 8 input 3 \c
  attribute \src "dut.sv:7.29-7.32"
  wire width 8 output 4 \out
  cell $and $auto$expression.cpp:259:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  cell $and $auto$expression.cpp:259:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $auto$rtlil.cc:3004:And$6
    connect \B \c
    connect \Y \out
  end
end
attribute \src "dut.sv:41.5-46.7"
module $paramod\submodule\WIDTH=s32'00000000000000000000000000010000
  parameter \WIDTH 16
  wire width 16 $auto$rtlil.cc:3004:And$10
  attribute \src "dut.sv:4.29-4.30"
  wire width 16 input 1 \a
  attribute \src "dut.sv:5.29-5.30"
  wire width 16 input 2 \b
  attribute \src "dut.sv:6.29-6.30"
  wire width 16 input 3 \c
  attribute \src "dut.sv:7.29-7.32"
  wire width 16 output 4 \out
  cell $and $auto$expression.cpp:259:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3004:And$10
    connect \B \c
    connect \Y \out
  end
  cell $and $auto$expression.cpp:259:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3004:And$10
  end
end
attribute \top 1
attribute \src "dut.sv:15.1-48.10"
module \simple_hierarchy
  attribute \src "dut.sv:16.24-16.26"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:17.24-17.26"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:18.24-18.26"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:16.28-16.30"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:17.28-17.30"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:18.28-18.30"
  wire width 16 input 8 \b3
  attribute \src "dut.sv:16.32-16.34"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:17.32-17.34"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:18.32-18.34"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:19.24-19.28"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:20.24-20.28"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:21.24-21.28"
  wire width 16 output 12 \out3
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst1
    connect \a \a1
    connect \b \b1
    connect \c \c1
    connect \out \out1
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst2
    connect \a \a2
    connect \b \b2
    connect \c \c2
    connect \out \out2
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000 \inst3
    connect \a \a3
    connect \b \b3
    connect \c \c3
    connect \out \out3
  end
end
