<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::SITargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SITargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::SITargetLowering" --><!-- doxytag: inherits="llvm::AMDGPUTargetLowering" -->
<p><code>#include &lt;<a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SITargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SITargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1SITargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SITargetLowering_inherit__map" id="llvm_1_1SITargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUTargetLowering.html" title="llvm::AMDGPUTargetLowering" alt="" coords="5,160,213,189"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="35,83,184,112"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="19,5,200,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SITargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SITargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1SITargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SITargetLowering_coll__map" id="llvm_1_1SITargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUTargetLowering.html" title="llvm::AMDGPUTargetLowering" alt="" coords="167,363,375,392"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="77,267,227,296"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node8" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node10" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/><area shape="rect" id="node12" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="261,267,440,296"/><area shape="rect" id="node14" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="257,187,449,216"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1SITargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ad4e41fae187007cc10850567f1853504">SITargetLowering</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a82c5cf65df4f774369a6fde8a81d4656">isShuffleMaskLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks.  <a href="#a82c5cf65df4f774369a6fde8a81d4656"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ae8a86a45d9e0391bcbb74c7cabfa0e76">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#ae8a86a45d9e0391bcbb74c7cabfa0e76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMSubtarget_8cpp.html#a10b9c760b4e80cab708ddbc48dd86144">Align</a>, <a class="el" href="classbool.html">bool</a> *IsFast) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the target supports unaligned memory accesses.  <a href="#a96433cf30990bb7fd95e0ae9fd0d9868"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ab678642f2627ebad03377b9499723bc8">getOptimalMemOpType</a> (uint64_t Size, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <a href="#ab678642f2627ebad03377b9499723bc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a20b0b5414a4dd881928056598bef7de1">getPreferredVectorAction</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred vector type legalization action.  <a href="#a20b0b5414a4dd881928056598bef7de1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is beneficial to convert a load of a constant to just the constant itself.  <a href="#a5a494b64d5fe298962bb42fc2ac098f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a4382eff77503ec9508f49c2041de1856">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.  <a href="#a4382eff77503ec9508f49c2041de1856"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5036ef64efbdfc6cac297d444bd312a4">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a5036ef64efbdfc6cac297d444bd312a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">enableAggressiveFMAFusion</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target always beneficiates from combining into FMA for a given value type.  <a href="#a252bda5366489b915943e70e1f12f4e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <a href="#a346f23bebf1e6d9cbfeb69f1caa228c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a75fe894c0d3f46d9ec8da6771fb2d6fd">getScalarShiftAmountTy</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a722a101a9d75a6109b8067aa4a0e9220">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <a href="#a722a101a9d75a6109b8067aa4a0e9220"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#aae668edf01c895691c170a07a7a15a6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a9930ac25c4e4a7ff566e6301bade01e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">PostISelFolding</a> (<a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold the instructions after selecting them.  <a href="#a00eceab7a08d0acc74a729ebd9660475"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ad8431cfc8060572d1a7a436593957fc4">AdjustInstrPostInstrSelection</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Assign the register class depending on the number of bits set in the writemask.  <a href="#ad8431cfc8060572d1a7a436593957fc4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">analyzeImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the possible immediate value Op.  <a href="#aa6a50ed40e1c62b609f0ce5c4b9a5d8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that adds Reg to the LiveIn list of the DAG's <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <a href="#a66c8129041ad4cddca230a7ff1d9d1ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455">legalizeTargetIndependentNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize target independent instructions (e.g.  <a href="#afa81ab88ab6dfbef118564fa40339455"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e">wrapAddr64Rsrc</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f">buildRSRC</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a resource descriptor with the 'Add TID' bit enabled The TID (Thread ID) is multipled by the stride value (bits [61:48] of the resource descriptor) to create an offset, which is added to the resource ponter.  <a href="#a2eff5f99affe112cc68b3c562bce172f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a0780410b2c464b7632703853dd222f49">buildScratchRSRC</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a84fa0552460edd17f8ace1b6b934ab32">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <a href="#a84fa0552460edd17f8ace1b6b934ab32"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5c38f69cacf21a85871e4105c5883212">copyToM0</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIISelLowering_8h_source.html#l00023">23</a> of file <a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad4e41fae187007cc10850567f1853504"></a><!-- doxytag: member="llvm::SITargetLowering::SITargetLowering" ref="ad4e41fae187007cc10850567f1853504" args="(TargetMachine &amp;tm, const AMDGPUSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SITargetLowering.html#ad4e41fae187007cc10850567f1853504">SITargetLowering::SITargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00038">38</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01368">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00670">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00685">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00690">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00686">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00694">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00689">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00721">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="MachineValueType_8h_source.html#l00626">llvm::MVT::fp_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00099">llvm::AMDGPUSubtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00284">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00634">llvm::MVT::integer_vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="TargetLowering_8h_source.html#l00070">llvm::Sched::RegPressure</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00043">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ad8431cfc8060572d1a7a436593957fc4"></a><!-- doxytag: member="llvm::SITargetLowering::AdjustInstrPostInstrSelection" ref="ad8431cfc8060572d1a7a436593957fc4" args="(MachineInstr *MI, SDNode *Node) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1SITargetLowering.html#ad8431cfc8060572d1a7a436593957fc4">SITargetLowering::AdjustInstrPostInstrSelection</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Assign the register class depending on the number of bits set in the writemask. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aca07be3ac02177b296b44111af460e72">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02059">2059</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">llvm::AMDGPU::getAtomicNoRetOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00320">llvm::AMDGPUInstrInfo::getMaskedMIMGOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06648">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00207">llvm::SIInstrInfo::isMIMG()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00793">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">llvm::MachineRegisterInfo::setRegClass()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a96433cf30990bb7fd95e0ae9fd0d9868"></a><!-- doxytag: member="llvm::SITargetLowering::allowsMisalignedMemoryAccesses" ref="a96433cf30990bb7fd95e0ae9fd0d9868" args="(EVT VT, unsigned AS, unsigned Align, bool *IsFast) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">SITargetLowering::allowsMisalignedMemoryAccesses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if the target supports unaligned memory accesses. </p>
<p>This function returns true if the target allows unaligned memory accesses of the specified type in the given address space. If true, it also returns whether the unaligned memory access is "fast" in the last argument by reference. This is used, for example, in situations where an array copy/move/set is converted to a sequence of store operations. Its use helps to ensure that such replacements don't generate code that causes an alignment error (trap) on the target machine. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6753690add932a51a27a1249499afa7c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00336">336</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00177">llvm::EVT::bitsGT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00189">llvm::EVT::bitsLT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, and <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>.</p>

</div>
</div>
<a class="anchor" id="aa6a50ed40e1c62b609f0ce5c4b9a5d8e"></a><!-- doxytag: member="llvm::SITargetLowering::analyzeImmediate" ref="aa6a50ed40e1c62b609f0ce5c4b9a5d8e" args="(const SDNode *N) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t <a class="el" href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">SITargetLowering::analyzeImmediate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analyze the possible immediate value Op. </p>
<p>Returns -1 if it isn't an immediate, 0 if it's and inline immediate and the immediate value if it's a literal immediate </p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01901">1901</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MathExtras_8h_source.html#l00541">llvm::FloatToBits()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01125">llvm::SIInstrInfo::isInlineConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00302">llvm::isUInt&lt; 32 &gt;()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a2eff5f99affe112cc68b3c562bce172f"></a><!-- doxytag: member="llvm::SITargetLowering::buildRSRC" ref="a2eff5f99affe112cc68b3c562bce172f" args="(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> * <a class="el" href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f">SITargetLowering::buildRSRC</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RsrcDword1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>RsrcDword2And3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a resource descriptor with the 'Add TID' bit enabled The TID (Thread ID) is multipled by the stride value (bits [61:48] of the resource descriptor) to create an offset, which is added to the resource ponter. </p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02156">2156</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SIISelLowering_8cpp_source.html#l02100">buildSMovImm32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02188">buildScratchRSRC()</a>.</p>

</div>
</div>
<a class="anchor" id="a0780410b2c464b7632703853dd222f49"></a><!-- doxytag: member="llvm::SITargetLowering::buildScratchRSRC" ref="a0780410b2c464b7632703853dd222f49" args="(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> * <a class="el" href="classllvm_1_1SITargetLowering.html#a0780410b2c464b7632703853dd222f49">SITargetLowering::buildScratchRSRC</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02188">2188</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SIISelLowering_8cpp_source.html#l02156">buildRSRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02717">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00366">llvm::AMDGPU::RSRC_TID_ENABLE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a5c38f69cacf21a85871e4105c5883212"></a><!-- doxytag: member="llvm::SITargetLowering::copyToM0" ref="a5c38f69cacf21a85871e4105c5883212" args="(SelectionDAG &amp;DAG, SDValue Chain, SDLoc DL, SDValue V) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a5c38f69cacf21a85871e4105c5883212">SITargetLowering::copyToM0</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00908">908</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00513">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="a66c8129041ad4cddca230a7ff1d9d1ae"></a><!-- doxytag: member="llvm::SITargetLowering::CreateLiveInRegister" ref="a66c8129041ad4cddca230a7ff1d9d1ae" args="(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">SITargetLowering::CreateLiveInRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Helper function that adds Reg to the LiveIn list of the DAG's <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a <a class="el" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> representing Reg. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02199">2199</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00329">llvm::SelectionDAG::getEntryNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a5036ef64efbdfc6cac297d444bd312a4"></a><!-- doxytag: member="llvm::SITargetLowering::EmitInstrWithCustomInserter" ref="a5036ef64efbdfc6cac297d444bd312a4" args="(MachineInstr *MI, MachineBasicBlock *BB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1SITargetLowering.html#a5036ef64efbdfc6cac297d444bd312a4">SITargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00658">658</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a252bda5366489b915943e70e1f12f4e1"></a><!-- doxytag: member="llvm::SITargetLowering::enableAggressiveFMAFusion" ref="a252bda5366489b915943e70e1f12f4e1" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">SITargetLowering::enableAggressiveFMAFusion</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if target always beneficiates from combining into FMA for a given value type. </p>
<p>This must typically return false on targets where FMA takes more cycles to execute than FADD. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a56a452eac228112821df8175f1a8bcf9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00686">686</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab678642f2627ebad03377b9499723bc8"></a><!-- doxytag: member="llvm::SITargetLowering::getOptimalMemOpType" ref="ab678642f2627ebad03377b9499723bc8" args="(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1SITargetLowering.html#ab678642f2627ebad03377b9499723bc8">SITargetLowering::getOptimalMemOpType</a> </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>If DstAlign is zero that means it's safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn't a need to check it against alignment requirement, probably because the source does not need to be loaded. If 'IsMemset' is true, that means it's expanding a memset. If 'ZeroMemset' is true, that means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it does not need to be loaded. It returns EVT::Other if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac02f313096355af0ffbc39a04735ffc3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00375">375</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="a20b0b5414a4dd881928056598bef7de1"></a><!-- doxytag: member="llvm::SITargetLowering::getPreferredVectorAction" ref="a20b0b5414a4dd881928056598bef7de1" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a20b0b5414a4dd881928056598bef7de1">SITargetLowering::getPreferredVectorAction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the preferred vector type legalization action. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c4e7b08d36d67f99b23f92caf81b71c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00396">396</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::bitsLE()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, and <a class="el" href="TargetLowering_8h_source.html#l00102">llvm::TargetLoweringBase::TypeSplitVector</a>.</p>

</div>
</div>
<a class="anchor" id="a84fa0552460edd17f8ace1b6b934ab32"></a><!-- doxytag: member="llvm::SITargetLowering::getRegForInlineAsmConstraint" ref="a84fa0552460edd17f8ace1b6b934ab32" args="(const TargetRegisterInfo *TRI, const std::string &amp;Constraint, MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; <a class="el" href="classllvm_1_1SITargetLowering.html#a84fa0552460edd17f8ace1b6b934ab32">SITargetLowering::getRegForInlineAsmConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a148fcea95799150cb13b4878d8565bc5">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02213">2213</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="StringRef_8h_source.html#l00333">llvm::StringRef::getAsInteger()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>, <a class="el" href="StringRef_8h_source.html#l00109">llvm::StringRef::size()</a>, and <a class="el" href="StringRef_8h_source.html#l00387">llvm::StringRef::substr()</a>.</p>

</div>
</div>
<a class="anchor" id="a75fe894c0d3f46d9ec8da6771fb2d6fd"></a><!-- doxytag: member="llvm::SITargetLowering::getScalarShiftAmountTy" ref="a75fe894c0d3f46d9ec8da6771fb2d6fd" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a75fe894c0d3f46d9ec8da6771fb2d6fd">SITargetLowering::getScalarShiftAmountTy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a5f9cfaec7239ea289716ff11c8e56a">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00704">704</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="a346f23bebf1e6d9cbfeb69f1caa228c1"></a><!-- doxytag: member="llvm::SITargetLowering::getSetCCResultType" ref="a346f23bebf1e6d9cbfeb69f1caa228c1" args="(LLVMContext &amp;Context, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">SITargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the ValueType of the result of SETCC operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00697">697</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a722a101a9d75a6109b8067aa4a0e9220"></a><!-- doxytag: member="llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd" ref="a722a101a9d75a6109b8067aa4a0e9220" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a722a101a9d75a6109b8067aa4a0e9220">SITargetLowering::isFMAFasterThanFMulAndFAdd</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </p>
<p>fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.</p>
<p>NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions) </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a8cbe090e0985c49fdc3d9b27b42788f0">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00723">723</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::hasFastFMAF32()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00135">llvm::AMDGPUSubtarget::hasFP32Denormals()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>.</p>

</div>
</div>
<a class="anchor" id="ae8a86a45d9e0391bcbb74c7cabfa0e76"></a><!-- doxytag: member="llvm::SITargetLowering::isLegalAddressingMode" ref="ae8a86a45d9e0391bcbb74c7cabfa0e76" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#ae8a86a45d9e0391bcbb74c7cabfa0e76">SITargetLowering::isLegalAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>
<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.</p>
<p>The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.</p>
<p>If the address space cannot be determined, it will be -1.</p>
<p>TODO: Remove default argument </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac28e04d7334017b36b32a288fbf1b1f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00257">257</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01447">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l01448">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="AMDGPU_8h_source.html#l00111">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00113">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00110">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="TargetLowering_8h_source.html#l01449">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="MathExtras_8h_source.html#l00298">llvm::isUInt&lt; 16 &gt;()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00114">AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>, and <a class="el" href="AMDGPU_8h_source.html#l00143">AMDGPUAS::UNKNOWN_ADDRESS_SPACE</a>.</p>

</div>
</div>
<a class="anchor" id="a82c5cf65df4f774369a6fde8a81d4656"></a><!-- doxytag: member="llvm::SITargetLowering::isShuffleMaskLegal" ref="a82c5cf65df4f774369a6fde8a81d4656" args="(const SmallVectorImpl&lt; int &gt; &amp;, EVT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a82c5cf65df4f774369a6fde8a81d4656">SITargetLowering::isShuffleMaskLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks. </p>
<p>By default, if a target supports the VECTOR_SHUFFLE node, all mask values are assumed to be legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b6d7bad7a605a9b0dd78978ee82ddab">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00250">250</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="afa81ab88ab6dfbef118564fa40339455"></a><!-- doxytag: member="llvm::SITargetLowering::legalizeTargetIndependentNode" ref="afa81ab88ab6dfbef118564fa40339455" args="(SDNode *Node, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455">SITargetLowering::legalizeTargetIndependentNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Legalize target independent instructions (e.g. </p>
<p>INSERT_SUBREG) with frame index operands. LLVM assumes that inputs are to these instructions are registers. </p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02021">2021</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00567">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l05568">llvm::SelectionDAG::UpdateNodeOperands()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02041">PostISelFolding()</a>.</p>

</div>
</div>
<a class="anchor" id="a4382eff77503ec9508f49c2041de1856"></a><!-- doxytag: member="llvm::SITargetLowering::LowerFormalArguments" ref="a4382eff77503ec9508f49c2041de1856" args="(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a4382eff77503ec9508f49c2041de1856">SITargetLowering::LowerFormalArguments</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. </p>
<p>The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a61a86c0b371ee0d234518869e5d10ea8">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00466">466</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00034">llvm::AMDGPUMachineFunction::ABIArgOffset</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00581">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments()</a>, <a class="el" href="SmallVector_8h_source.html#l00414">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00057">llvm::ISD::AssertZext</a>, <a class="el" href="Path_8cpp_source.html#l00232">llvm::sys::path::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00131">llvm::ISD::InputArg::Flags</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8cpp_source.html#l00227">llvm::Function::getFunctionType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00149">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00158">llvm::ISD::InputArg::getOrigArgIndex()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02580">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00131">llvm::FunctionType::getParamType()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">llvm::SIRegisterInfo::getPhysRegSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00465">llvm::SIRegisterInfo::getPreloadedValue()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00099">llvm::AMDGPUSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00326">llvm::SelectionDAG::getRoot()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00245">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00459">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00281">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00330">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="Type_8cpp_source.html#l00212">llvm::Type::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00100">llvm::SIRegisterInfo::INPUT_PTR</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00105">llvm::MipsISD::Ins</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00262">llvm::AMDGPUSubtarget::isAmdHsaOS()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00076">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00070">llvm::ISD::ArgFlagsTy::isInReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00144">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00198">llvm::MVT::isVector()</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00050">llvm::SIMachineFunctionInfo::NumUserSGPRs</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00144">llvm::ISD::InputArg::PartOffset</a>, <a class="el" href="AMDGPU_8h_source.html#l00094">ShaderType::PIXEL</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00049">llvm::SIMachineFunctionInfo::PSInputAddr</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00099">llvm::SIRegisterInfo::SCRATCH_PTR</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00053">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00104">llvm::ISD::ArgFlagsTy::setSplit()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="PDBTypes_8h_source.html#l00209">llvm::Skipped</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00134">llvm::ISD::InputArg::Used</a>, and <a class="el" href="TargetCallingConv_8h_source.html#l00132">llvm::ISD::InputArg::VT</a>.</p>

</div>
</div>
<a class="anchor" id="aae668edf01c895691c170a07a7a15a6b"></a><!-- doxytag: member="llvm::SITargetLowering::LowerOperation" ref="aae668edf01c895691c170a07a7a15a6b" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">SITargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00749">749</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00622">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>.</p>

</div>
</div>
<a class="anchor" id="a9930ac25c4e4a7ff566e6301bade01e7"></a><!-- doxytag: member="llvm::SITargetLowering::PerformDAGCombine" ref="a9930ac25c4e4a7ff566e6301bade01e7" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">SITargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01722">1722</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="DAGCombine_8h_source.html#l00020">llvm::AfterLegalizeDAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00670">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00685">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00690">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00686">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00694">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00689">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00509">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00276">llvm::AMDGPUISD::CVT_F32_UBYTE0</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00277">llvm::AMDGPUISD::CVT_F32_UBYTE1</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00278">llvm::AMDGPUISD::CVT_F32_UBYTE2</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00279">llvm::AMDGPUISD::CVT_F32_UBYTE3</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::FMAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00251">llvm::AMDGPUISD::FP_CLASS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01171">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="APInt_8h_source.html#l00494">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01282">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="TargetLowering_8h_source.html#l02146">llvm::TargetLowering::DAGCombinerInfo::getDAGCombineLevel()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00141">llvm::TargetMachine::getOptLevel()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00286">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00163">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00135">llvm::AMDGPUSubtarget::hasFP32Denormals()</a>, <a class="el" href="TargetLowering_8h_source.html#l02141">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02142">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="TargetLowering_8h_source.html#l00132">llvm::TargetLoweringBase::None</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00578">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00579">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMIN</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l05568">llvm::SelectionDAG::UpdateNodeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a00eceab7a08d0acc74a729ebd9660475"></a><!-- doxytag: member="llvm::SITargetLowering::PostISelFolding" ref="a00eceab7a08d0acc74a729ebd9660475" args="(MachineSDNode *N, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * <a class="el" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">SITargetLowering::PostISelFolding</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fold the instructions after selecting them. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02041">2041</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00207">llvm::SIInstrInfo::isMIMG()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02021">legalizeTargetIndependentNode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a5a494b64d5fe298962bb42fc2ac098f0"></a><!-- doxytag: member="llvm::SITargetLowering::shouldConvertConstantLoadToIntImm" ref="a5a494b64d5fe298962bb42fc2ac098f0" args="(const APInt &amp;Imm, Type *Ty) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">SITargetLowering::shouldConvertConstantLoadToIntImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is beneficial to convert a load of a constant to just the constant itself. </p>
<p>On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6a48caf02a38f00708f308ad590340b4">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00403">403</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01125">llvm::SIInstrInfo::isInlineConstant()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a8090bf06413d7f2d11518e05f1c3d94e"></a><!-- doxytag: member="llvm::SITargetLowering::wrapAddr64Rsrc" ref="a8090bf06413d7f2d11518e05f1c3d94e" args="(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> * <a class="el" href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e">SITargetLowering::wrapAddr64Rsrc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02105">2105</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SIISelLowering_8cpp_source.html#l02100">buildSMovImm32()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02717">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a></li>
<li><a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:09 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
