<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="procsys_zynq_ultra_ps_e_0_0_synth_1" LaunchPart="xczu3eg-sbva484-1-i" LaunchTime="1576958080">
  <File Type="PA-TCL" Name="procsys_zynq_ultra_ps_e_0_0.tcl"/>
  <File Type="REPORTS-TCL" Name="procsys_zynq_ultra_ps_e_0_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="procsys_zynq_ultra_ps_e_0_0.vds"/>
  <File Type="RDS-UTIL" Name="procsys_zynq_ultra_ps_e_0_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="procsys_zynq_ultra_ps_e_0_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="procsys_zynq_ultra_ps_e_0_0.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_zynq_ultra_ps_e_0_0">
    <File Path="$PSRCDIR/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/cnvW1A1-ultra96/cnvW1A1-ultra96.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xci"/>
        <Attr Name="ImportTime" Val="1576673685"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="procsys_zynq_ultra_ps_e_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_zynq_ultra_ps_e_0_0">
    <File Path="$PSRCDIR/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/cnvW1A1-ultra96/cnvW1A1-ultra96.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xci"/>
        <Attr Name="ImportTime" Val="1576673685"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="procsys_zynq_ultra_ps_e_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ReTiming">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="Directive">3</Option>
    </Step>
  </Strategy>
</GenRun>
