[02/19 05:24:07      0s] 
[02/19 05:24:07      0s] Cadence Innovus(TM) Implementation System.
[02/19 05:24:07      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/19 05:24:07      0s] 
[02/19 05:24:07      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[02/19 05:24:07      0s] Options:	
[02/19 05:24:07      0s] Date:		Wed Feb 19 05:24:07 2025
[02/19 05:24:07      0s] Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[02/19 05:24:07      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/19 05:24:07      0s] 
[02/19 05:24:07      0s] License:
[02/19 05:24:08      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[02/19 05:24:08      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/19 05:24:16      8s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[02/19 05:24:16      8s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/19 05:24:16      8s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[02/19 05:24:16      8s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/19 05:24:16      8s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[02/19 05:24:16      8s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[02/19 05:24:16      8s] @(#)CDS: CPE v20.10-p006
[02/19 05:24:16      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/19 05:24:16      8s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[02/19 05:24:16      8s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[02/19 05:24:16      8s] @(#)CDS: RCDB 11.15.0
[02/19 05:24:16      8s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[02/19 05:24:16      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22452_nc-csuaf4-l01.apporto.com_c11879_csufresno_eDcU4M.

[02/19 05:24:16      8s] Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.
[02/19 05:24:17      9s] 
[02/19 05:24:17      9s] **INFO:  MMMC transition support version v31-84 
[02/19 05:24:17      9s] 
[02/19 05:24:17      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/19 05:24:17      9s] <CMD> suppressMessage ENCEXT-2799
[02/19 05:24:17      9s] <CMD> win
[02/19 05:25:24     12s] 
[02/19 05:25:24     12s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[02/19 05:25:24     12s] 
[02/19 05:25:24     12s] **ERROR: (IMPTCM-46):	Argument "<file_name>" is required for command "source", either this option is not specified or an option prior to it is not specified correctly.
  
[02/19 05:25:56     13s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[02/19 05:25:56     13s] <CMD> set conf_qxconf_file NULL
[02/19 05:25:56     13s] <CMD> set conf_qxlib_file NULL
[02/19 05:25:56     13s] <CMD> set dbgDualViewAwareXTree 1
[02/19 05:25:56     13s] <CMD> set dcgHonorSignalNetNDR 1
[02/19 05:25:56     13s] <CMD> set defHierChar /
[02/19 05:25:56     13s] Set Default Input Pin Transition as 0.1 ps.
[02/19 05:25:56     13s] <CMD> set delaycal_input_transition_delay 0.1ps
[02/19 05:25:56     13s] <CMD> set distributed_client_message_echo 1
[02/19 05:25:56     13s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[02/19 05:25:56     13s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[02/19 05:25:56     13s] <CMD> set enc_enable_print_mode_command_reset_options 1
[02/19 05:25:56     13s] <CMD> set floorplan_default_site FreePDK45_38x28_10R_NP_162NW_34O
[02/19 05:25:56     13s] <CMD> set fpIsMaxIoHeight 0
[02/19 05:25:56     13s] <CMD> set init_design_settop 0
[02/19 05:25:56     13s] <CMD> set init_gnd_net VSS
[02/19 05:25:56     13s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[02/19 05:25:56     13s] <CMD> set init_mmmc_file template.view
[02/19 05:25:56     13s] <CMD> set init_oa_search_lib {}
[02/19 05:25:56     13s] <CMD> set init_original_verilog_files RCA_8.vg
[02/19 05:25:56     13s] <CMD> set init_pwr_net VDD
[02/19 05:25:56     13s] <CMD> set init_top_cell RCA_8
[02/19 05:25:56     13s] <CMD> set init_verilog RCA_8.vg
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> set latch_time_borrow_mode max_borrow
[02/19 05:25:56     13s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {Real Time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Time} graph_type {!!str bar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {CPU Time}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str Time} graph_type {!!str bar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram} type {!!str histogram} title {!!str {Setup TNS (Per Group)}} metric {!!map {metric {!!str timing.setup.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str setup_tns_view_histogram} type {!!str histogram} title {!!str {Setup TNS (Per View)}} metric {!!map {metric {!!str timing.setup.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram} type {!!str histogram} title {!!str {Hold TNS (Per Group)}} metric {!!map {metric {!!str timing.hold.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str hold_tns_view_histogram} type {!!str histogram} title {!!str {Hold TNS (Per View)}} metric {!!map {metric {!!str timing.hold.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}} {!!map {id {!!str clock_drv_halo} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}} {!!map {id {!!str physical_physical_area} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {regexp {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}} {!!map {id {!!str power_internal} type {!!str section} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}} {!!map {id {!!str power_switching} type {!!str section} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}} {!!map {id {!!str power_per_block} type {!!str section} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}} {!!map {id {!!str per_layer_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}} {!!map {id {!!str per_type_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}} {!!map {id {!!str per_layer_type} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}} {!!map {id {!!str route_via} type {!!str section} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}} {!!map {id {!!str rblkg} type {!!str section} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[02/19 05:25:56     13s] <CMD> set pegDefaultResScaleFactor 1
[02/19 05:25:56     13s] <CMD> set pegDetailResScaleFactor 1
[02/19 05:25:56     13s] <CMD> set pegEnableDualViewForTQuantus 1
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[02/19 05:25:56     13s] <CMD> set spgUnflattenIlmInCheckPlace 2
[02/19 05:25:56     13s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> suppressMessage -silent GLOBAL-100
[02/19 05:25:56     13s] <CMD> unsuppressMessage -silent GLOBAL-100
[02/19 05:25:56     13s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[02/19 05:25:56     13s] <CMD> get_message -id GLOBAL-100 -suppress
[02/19 05:25:56     13s] <CMD> suppressMessage -silent GLOBAL-100
[02/19 05:25:56     13s] <CMD> unsuppressMessage -silent GLOBAL-100
[02/19 05:25:56     13s] <CMD> set timing_enable_default_delay_arc 1
[02/19 05:25:56     13s] <CMD> set init_verilog_tolerate_port_mismatch 0
[02/19 05:25:56     13s] <CMD> set load_netlist_ignore_undefined_cell 1
[02/19 05:26:10     14s] <CMD> init_design
[02/19 05:26:10     14s] #% Begin Load MMMC data ... (date=02/19 05:26:10, mem=548.0M)
[02/19 05:26:10     14s] #% End Load MMMC data ... (date=02/19 05:26:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=548.2M, current mem=548.2M)
[02/19 05:26:10     14s] 
[02/19 05:26:10     14s] Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[02/19 05:26:10     14s] Set DBUPerIGU to M2 pitch 380.
[02/19 05:26:10     14s] 
[02/19 05:26:10     14s] viaInitial starts at Wed Feb 19 05:26:10 2025
viaInitial ends at Wed Feb 19 05:26:10 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[02/19 05:26:10     14s] Loading view definition file from template.view
[02/19 05:26:10     14s] Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[02/19 05:26:11     15s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/19 05:26:11     15s] Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[02/19 05:26:12     17s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/19 05:26:12     17s] Ending "PreSetAnalysisView" (total cpu=0:00:02.5, real=0:00:02.0, peak res=674.0M, current mem=564.0M)
[02/19 05:26:12     17s] *** End library_loading (cpu=0.04min, real=0.03min, mem=19.0M, fe_cpu=0.28min, fe_real=2.08min, fe_mem=733.2M) ***
[02/19 05:26:12     17s] #% Begin Load netlist data ... (date=02/19 05:26:12, mem=564.0M)
[02/19 05:26:12     17s] *** Begin netlist parsing (mem=733.2M) ***
[02/19 05:26:12     17s] Created 134 new cells from 2 timing libraries.
[02/19 05:26:12     17s] Reading netlist ...
[02/19 05:26:12     17s] Backslashed names will retain backslash and a trailing blank character.
[02/19 05:26:12     17s] Reading verilog netlist 'RCA_8.vg'
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] *** Memory Usage v#1 (Current mem = 733.230M, initial mem = 268.238M) ***
[02/19 05:26:12     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=733.2M) ***
[02/19 05:26:12     17s] #% End Load netlist data ... (date=02/19 05:26:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=569.1M, current mem=569.1M)
[02/19 05:26:12     17s] Set top cell to RCA_8.
[02/19 05:26:12     17s] Hooked 268 DB cells to tlib cells.
[02/19 05:26:12     17s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=579.2M, current mem=579.2M)
[02/19 05:26:12     17s] Starting recursive module instantiation check.
[02/19 05:26:12     17s] No recursion found.
[02/19 05:26:12     17s] Building hierarchical netlist for Cell RCA_8 ...
[02/19 05:26:12     17s] *** Netlist is unique.
[02/19 05:26:12     17s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[02/19 05:26:12     17s] ** info: there are 269 modules.
[02/19 05:26:12     17s] ** info: there are 62 stdCell insts.
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] *** Memory Usage v#1 (Current mem = 776.656M, initial mem = 268.238M) ***
[02/19 05:26:12     17s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/19 05:26:12     17s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:26:12     17s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:26:12     17s] Set Default Net Delay as 1000 ps.
[02/19 05:26:12     17s] Set Default Net Load as 0.5 pF. 
[02/19 05:26:12     17s] Set Default Input Pin Transition as 0.1 ps.
[02/19 05:26:12     17s] Extraction setup Started 
[02/19 05:26:12     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/19 05:26:12     17s] Type 'man IMPEXT-2773' for more detail.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/19 05:26:12     17s] Summary of Active RC-Corners : 
[02/19 05:26:12     17s]  
[02/19 05:26:12     17s]  Analysis View: worst
[02/19 05:26:12     17s]     RC-Corner Name        : default_rc_corner
[02/19 05:26:12     17s]     RC-Corner Index       : 0
[02/19 05:26:12     17s]     RC-Corner Temperature : 25 Celsius
[02/19 05:26:12     17s]     RC-Corner Cap Table   : ''
[02/19 05:26:12     17s]     RC-Corner PreRoute Res Factor         : 1
[02/19 05:26:12     17s]     RC-Corner PreRoute Cap Factor         : 1
[02/19 05:26:12     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/19 05:26:12     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/19 05:26:12     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/19 05:26:12     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/19 05:26:12     17s]  
[02/19 05:26:12     17s]  Analysis View: fast
[02/19 05:26:12     17s]     RC-Corner Name        : default_rc_corner
[02/19 05:26:12     17s]     RC-Corner Index       : 0
[02/19 05:26:12     17s]     RC-Corner Temperature : 25 Celsius
[02/19 05:26:12     17s]     RC-Corner Cap Table   : ''
[02/19 05:26:12     17s]     RC-Corner PreRoute Res Factor         : 1
[02/19 05:26:12     17s]     RC-Corner PreRoute Cap Factor         : 1
[02/19 05:26:12     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/19 05:26:12     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/19 05:26:12     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/19 05:26:12     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/19 05:26:12     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/19 05:26:12     17s] LayerId::1 widthSet size::1
[02/19 05:26:12     17s] LayerId::2 widthSet size::1
[02/19 05:26:12     17s] LayerId::3 widthSet size::1
[02/19 05:26:12     17s] LayerId::4 widthSet size::1
[02/19 05:26:12     17s] LayerId::5 widthSet size::1
[02/19 05:26:12     17s] LayerId::6 widthSet size::1
[02/19 05:26:12     17s] LayerId::7 widthSet size::1
[02/19 05:26:12     17s] LayerId::8 widthSet size::1
[02/19 05:26:12     17s] LayerId::9 widthSet size::1
[02/19 05:26:12     17s] LayerId::10 widthSet size::1
[02/19 05:26:12     17s] Updating RC grid for preRoute extraction ...
[02/19 05:26:12     17s] Initializing multi-corner resistance tables ...
[02/19 05:26:12     17s] **Info: Trial Route has Max Route Layer 15/10.
[02/19 05:26:12     17s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/19 05:26:12     17s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[02/19 05:26:12     17s] *Info: initialize multi-corner CTS.
[02/19 05:26:12     17s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=755.5M, current mem=590.5M)
[02/19 05:26:12     17s] Reading timing constraints file 'RCA_8.sdc' ...
[02/19 05:26:12     17s] Current (total cpu=0:00:17.4, real=0:02:05, peak res=766.9M, current mem=766.9M)
[02/19 05:26:12     17s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File RCA_8.sdc, Line 8).
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File RCA_8.sdc, Line 21).
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] INFO (CTE): Reading of timing constraints file RCA_8.sdc completed, with 2 WARNING
[02/19 05:26:12     17s] WARNING (CTE-25): Line: 9 of File RCA_8.sdc : Skipped unsupported command: set_max_area
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=786.0M, current mem=786.0M)
[02/19 05:26:12     17s] Current (total cpu=0:00:17.5, real=0:02:05, peak res=786.0M, current mem=786.0M)
[02/19 05:26:12     17s] Creating Cell Server ...(0, 1, 1, 1)
[02/19 05:26:12     17s] Summary for sequential cells identification: 
[02/19 05:26:12     17s]   Identified SBFF number: 16
[02/19 05:26:12     17s]   Identified MBFF number: 0
[02/19 05:26:12     17s]   Identified SB Latch number: 0
[02/19 05:26:12     17s]   Identified MB Latch number: 0
[02/19 05:26:12     17s]   Not identified SBFF number: 0
[02/19 05:26:12     17s]   Not identified MBFF number: 0
[02/19 05:26:12     17s]   Not identified SB Latch number: 0
[02/19 05:26:12     17s]   Not identified MB Latch number: 0
[02/19 05:26:12     17s]   Number of sequential cells which are not FFs: 13
[02/19 05:26:12     17s] Total number of combinational cells: 99
[02/19 05:26:12     17s] Total number of sequential cells: 29
[02/19 05:26:12     17s] Total number of tristate cells: 6
[02/19 05:26:12     17s] Total number of level shifter cells: 0
[02/19 05:26:12     17s] Total number of power gating cells: 0
[02/19 05:26:12     17s] Total number of isolation cells: 0
[02/19 05:26:12     17s] Total number of power switch cells: 0
[02/19 05:26:12     17s] Total number of pulse generator cells: 0
[02/19 05:26:12     17s] Total number of always on buffers: 0
[02/19 05:26:12     17s] Total number of retention cells: 0
[02/19 05:26:12     17s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/19 05:26:12     17s] Total number of usable buffers: 9
[02/19 05:26:12     17s] List of unusable buffers:
[02/19 05:26:12     17s] Total number of unusable buffers: 0
[02/19 05:26:12     17s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/19 05:26:12     17s] Total number of usable inverters: 6
[02/19 05:26:12     17s] List of unusable inverters:
[02/19 05:26:12     17s] Total number of unusable inverters: 0
[02/19 05:26:12     17s] List of identified usable delay cells:
[02/19 05:26:12     17s] Total number of identified usable delay cells: 0
[02/19 05:26:12     17s] List of identified unusable delay cells:
[02/19 05:26:12     17s] Total number of identified unusable delay cells: 0
[02/19 05:26:12     17s] Creating Cell Server, finished. 
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/19 05:26:12     17s] Deleting Cell Server ...
[02/19 05:26:12     17s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=807.6M, current mem=807.6M)
[02/19 05:26:12     17s] Creating Cell Server ...(0, 0, 0, 0)
[02/19 05:26:12     17s] Summary for sequential cells identification: 
[02/19 05:26:12     17s]   Identified SBFF number: 16
[02/19 05:26:12     17s]   Identified MBFF number: 0
[02/19 05:26:12     17s]   Identified SB Latch number: 0
[02/19 05:26:12     17s]   Identified MB Latch number: 0
[02/19 05:26:12     17s]   Not identified SBFF number: 0
[02/19 05:26:12     17s]   Not identified MBFF number: 0
[02/19 05:26:12     17s]   Not identified SB Latch number: 0
[02/19 05:26:12     17s]   Not identified MB Latch number: 0
[02/19 05:26:12     17s]   Number of sequential cells which are not FFs: 13
[02/19 05:26:12     17s]  Visiting view : worst
[02/19 05:26:12     17s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[02/19 05:26:12     17s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/19 05:26:12     17s]  Visiting view : fast
[02/19 05:26:12     17s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[02/19 05:26:12     17s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/19 05:26:12     17s]  Setting StdDelay to 8.40
[02/19 05:26:12     17s] Creating Cell Server, finished. 
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] 
[02/19 05:26:12     17s] *** Summary of all messages that are not suppressed in this session:
[02/19 05:26:12     17s] Severity  ID               Count  Summary                                  
[02/19 05:26:12     17s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/19 05:26:12     17s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/19 05:26:12     17s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[02/19 05:26:12     17s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/19 05:26:12     17s] *** Message Summary: 22 warning(s), 0 error(s)
[02/19 05:26:12     17s] 
[02/19 05:29:30     26s] <CMD> getIoFlowFlag
[02/19 05:31:28     31s] <CMD> setIoFlowFlag 0
[02/19 05:31:28     31s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.7 10 10 10 10
[02/19 05:31:28     31s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/19 05:31:28     31s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:31:28     31s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:31:28     31s] <CMD> uiSetTool select
[02/19 05:31:28     31s] <CMD> getIoFlowFlag
[02/19 05:31:28     31s] <CMD> fit
[02/19 05:31:36     32s] <CMD> getIoFlowFlag
[02/19 05:32:09     34s] <CMD> setIoFlowFlag 0
[02/19 05:32:09     34s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.1 10.07 10.08 10.07 10.08
[02/19 05:32:09     34s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/19 05:32:09     34s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:32:09     34s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/19 05:32:09     34s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/19 05:32:09     34s] <CMD> uiSetTool select
[02/19 05:32:09     34s] <CMD> getIoFlowFlag
[02/19 05:32:09     34s] <CMD> fit
[02/19 05:38:59     52s] <CMD> clearGlobalNets
[02/19 05:39:00     52s] <CMD> clearGlobalNets
[02/19 05:41:46     59s] <CMD> clearGlobalNets
[02/19 05:41:46     59s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[02/19 05:43:17     64s] <CMD> clearGlobalNets
[02/19 05:43:17     64s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[02/19 05:43:17     64s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[02/19 05:43:20     64s] Warning: term SE of inst B_reg_reg[0] is not connect to global special net.
[02/19 05:43:20     64s] Warning: term SI of inst B_reg_reg[0] is not connect to global special net.
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingOffset 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingThreshold 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingLayers {}
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingOffset 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingThreshold 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingLayers {}
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeWidth 10.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeWidth 10.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingOffset 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingThreshold 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeRingLayers {}
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeWidth 10.0
[02/19 05:45:51     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/19 05:54:44     94s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/19 05:54:44     94s] The ring targets are set to core/block ring wires.
[02/19 05:54:44     94s] addRing command will consider rows while creating rings.
[02/19 05:54:44     94s] addRing command will disallow rings to go over rows.
[02/19 05:54:44     94s] addRing command will ignore shorts while creating rings.
[02/19 05:54:44     94s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal7 bottom metal7 left metal8 right metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/19 05:54:44     94s] 
[02/19 05:54:44     94s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1028.6M)
[02/19 05:54:44     94s] Ring generation is complete.
[02/19 05:54:44     94s] vias are now being generated.
[02/19 05:54:44     94s] addRing created 8 wires.
[02/19 05:54:44     94s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/19 05:54:44     94s] +--------+----------------+----------------+
[02/19 05:54:44     94s] |  Layer |     Created    |     Deleted    |
[02/19 05:54:44     94s] +--------+----------------+----------------+
[02/19 05:54:44     94s] | metal7 |        4       |       NA       |
[02/19 05:54:44     94s] |  via7  |        8       |        0       |
[02/19 05:54:44     94s] | metal8 |        4       |       NA       |
[02/19 05:54:44     94s] +--------+----------------+----------------+
[02/19 05:54:59     95s] <CMD> zoomSelected -margin 50
[02/19 05:55:00     95s] <CMD> zoomSelected -margin 50
[02/19 05:55:02     95s] <CMD> fit
[02/19 05:55:04     95s] <CMD> zoomIn
[02/19 05:55:05     96s] <CMD> fit
[02/19 05:55:37     98s] <CMD> fit
[02/19 05:59:27    110s] <CMD> fit
[02/19 05:59:46    111s] <CMD> loadWorkspace -name {Design Browser + Physical}
[02/19 06:00:00    111s] <CMD> loadWorkspace -name Physical
[02/19 06:00:04    112s] <CMD> zoomBox -5.09650 7.57650 90.11900 45.83000
[02/19 06:00:05    112s] <CMD> fit
[02/19 06:01:22    115s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/19 06:01:22    115s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[02/19 06:01:22    115s] *** Begin SPECIAL ROUTE on Wed Feb 19 06:01:22 2025 ***
[02/19 06:01:22    115s] SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Projects/project1/Synthesis
[02/19 06:01:22    115s] SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)
[02/19 06:01:22    115s] 
[02/19 06:01:22    115s] Begin option processing ...
[02/19 06:01:22    115s] srouteConnectPowerBump set to false
[02/19 06:01:22    115s] routeSelectNet set to "VDD VSS"
[02/19 06:01:22    115s] routeSpecial set to true
[02/19 06:01:22    115s] srouteBlockPin set to "useLef"
[02/19 06:01:22    115s] srouteBottomLayerLimit set to 1
[02/19 06:01:22    115s] srouteBottomTargetLayerLimit set to 1
[02/19 06:01:22    115s] srouteConnectConverterPin set to false
[02/19 06:01:22    115s] srouteCrossoverViaBottomLayer set to 1
[02/19 06:01:22    115s] srouteCrossoverViaTopLayer set to 10
[02/19 06:01:22    115s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/19 06:01:22    115s] srouteFollowCorePinEnd set to 3
[02/19 06:01:22    115s] srouteJogControl set to "preferWithChanges differentLayer"
[02/19 06:01:22    115s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/19 06:01:22    115s] sroutePadPinAllPorts set to true
[02/19 06:01:22    115s] sroutePreserveExistingRoutes set to true
[02/19 06:01:22    115s] srouteRoutePowerBarPortOnBothDir set to true
[02/19 06:01:22    115s] srouteStopBlockPin set to "nearestTarget"
[02/19 06:01:22    115s] srouteTopLayerLimit set to 10
[02/19 06:01:22    115s] srouteTopTargetLayerLimit set to 10
[02/19 06:01:22    115s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2149.00 megs.
[02/19 06:01:22    115s] 
[02/19 06:01:22    115s] Reading DB technology information...
[02/19 06:01:22    115s] Finished reading DB technology information.
[02/19 06:01:22    115s] Reading floorplan and netlist information...
[02/19 06:01:22    115s] Finished reading floorplan and netlist information.
[02/19 06:01:22    115s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/19 06:01:22    115s] Read in 134 macros, 11 used
[02/19 06:01:22    115s] Read in 11 components
[02/19 06:01:22    115s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[02/19 06:01:22    115s] Read in 27 logical pins
[02/19 06:01:22    115s] Read in 27 nets
[02/19 06:01:22    115s] Read in 2 special nets, 2 routed
[02/19 06:01:22    115s] Read in 22 terminals
[02/19 06:01:22    115s] 2 nets selected.
[02/19 06:01:22    115s] 
[02/19 06:01:22    115s] Begin power routing ...
[02/19 06:01:22    115s] #create default rule from bind_ndr_rule rule=0x7fe1bffebdf0 0x7fe1b9d2a018
[02/19 06:01:22    115s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[02/19 06:01:22    115s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/19 06:01:22    115s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/19 06:01:22    115s] Type 'man IMPSR-1256' for more detail.
[02/19 06:01:22    115s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/19 06:01:22    115s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/19 06:01:22    115s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/19 06:01:22    115s] Type 'man IMPSR-1256' for more detail.
[02/19 06:01:22    115s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/19 06:01:22    115s] CPU time for FollowPin 0 seconds
[02/19 06:01:22    115s] CPU time for FollowPin 0 seconds
[02/19 06:01:22    116s]   Number of IO ports routed: 0
[02/19 06:01:22    116s]   Number of Block ports routed: 0
[02/19 06:01:22    116s]   Number of Stripe ports routed: 0
[02/19 06:01:22    116s]   Number of Core ports routed: 52
[02/19 06:01:22    116s]   Number of Pad ports routed: 0
[02/19 06:01:22    116s]   Number of Power Bump ports routed: 0
[02/19 06:01:22    116s]   Number of Followpin connections: 26
[02/19 06:01:22    116s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2170.00 megs.
[02/19 06:01:22    116s] 
[02/19 06:01:22    116s] 
[02/19 06:01:22    116s] 
[02/19 06:01:22    116s]  Begin updating DB with routing results ...
[02/19 06:01:22    116s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/19 06:01:22    116s] Pin and blockage extraction finished
[02/19 06:01:22    116s] 
[02/19 06:01:22    116s] sroute created 78 wires.
[02/19 06:01:22    116s] ViaGen created 364 vias, deleted 0 via to avoid violation.
[02/19 06:01:22    116s] +--------+----------------+----------------+
[02/19 06:01:22    116s] |  Layer |     Created    |     Deleted    |
[02/19 06:01:22    116s] +--------+----------------+----------------+
[02/19 06:01:22    116s] | metal1 |       78       |       NA       |
[02/19 06:01:22    116s] |  via1  |       52       |        0       |
[02/19 06:01:22    116s] |  via2  |       52       |        0       |
[02/19 06:01:22    116s] |  via3  |       52       |        0       |
[02/19 06:01:22    116s] |  via4  |       52       |        0       |
[02/19 06:01:22    116s] |  via5  |       52       |        0       |
[02/19 06:01:22    116s] |  via6  |       52       |        0       |
[02/19 06:01:22    116s] |  via7  |       52       |        0       |
[02/19 06:01:22    116s] +--------+----------------+----------------+
[02/19 06:04:55    125s] <CMD> fit
[02/19 06:05:18    128s] <CMD> fit
[02/19 06:07:36    134s] <CMD> loadWorkspace -name Physical
[02/19 06:07:40    135s] <CMD> fit
[02/19 06:07:54    135s] <CMD> getMultiCpuUsage -localCpu
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -quiet -area
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -check_only -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/19 06:07:54    135s] <CMD> get_verify_drc_mode -limit -quiet
[02/19 06:25:44    183s] <CMD> setPlaceMode -fp false
[02/19 06:25:44    183s] <CMD> place_design
[02/19 06:25:44    183s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 17, percentage of missing scan cell = 0.00% (0 / 17)
[02/19 06:25:44    183s] 
[02/19 06:25:44    183s] pdi colorize_geometry "" ""
[02/19 06:25:44    183s] 
[02/19 06:25:44    183s] ### Time Record (colorize_geometry) is installed.
[02/19 06:25:44    183s] #Start colorize_geometry on Wed Feb 19 06:25:44 2025
[02/19 06:25:44    183s] #
[02/19 06:25:44    183s] ### Time Record (Pre Callback) is installed.
[02/19 06:25:44    183s] ### Time Record (Pre Callback) is uninstalled.
[02/19 06:25:44    183s] ### Time Record (DB Import) is installed.
[02/19 06:25:44    183s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[02/19 06:25:44    183s] ### Time Record (DB Import) is uninstalled.
[02/19 06:25:44    183s] ### Time Record (DB Export) is installed.
[02/19 06:25:44    183s] Extracting standard cell pins and blockage ...... 
[02/19 06:25:44    183s] Pin and blockage extraction finished
[02/19 06:25:44    183s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[02/19 06:25:44    183s] ### Time Record (DB Export) is uninstalled.
[02/19 06:25:44    183s] ### Time Record (Post Callback) is installed.
[02/19 06:25:44    183s] ### Time Record (Post Callback) is uninstalled.
[02/19 06:25:44    183s] #
[02/19 06:25:44    183s] #colorize_geometry statistics:
[02/19 06:25:44    183s] #Cpu time = 00:00:00
[02/19 06:25:44    183s] #Elapsed time = 00:00:00
[02/19 06:25:44    183s] #Increased memory = -13.47 (MB)
[02/19 06:25:44    183s] #Total memory = 878.74 (MB)
[02/19 06:25:44    183s] #Peak memory = 892.54 (MB)
[02/19 06:25:44    183s] #Number of warnings = 0
[02/19 06:25:44    183s] #Total number of warnings = 0
[02/19 06:25:44    183s] #Number of fails = 0
[02/19 06:25:44    183s] #Total number of fails = 0
[02/19 06:25:44    183s] #Complete colorize_geometry on Wed Feb 19 06:25:44 2025
[02/19 06:25:44    183s] #
[02/19 06:25:44    183s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[02/19 06:25:44    183s] ### Time Record (colorize_geometry) is uninstalled.
[02/19 06:25:44    183s] ### 
[02/19 06:25:44    183s] ###   Scalability Statistics
[02/19 06:25:44    183s] ### 
[02/19 06:25:44    183s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:25:44    183s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/19 06:25:44    183s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:25:44    183s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/19 06:25:44    183s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/19 06:25:44    183s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/19 06:25:44    183s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/19 06:25:44    183s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[02/19 06:25:44    183s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:25:44    183s] ### 
[02/19 06:25:44    183s] *** Starting placeDesign default flow ***
[02/19 06:25:44    183s] **Info: Trial Route has Max Route Layer 15/10.
[02/19 06:25:44    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1058.1M
[02/19 06:25:44    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1058.1M
[02/19 06:25:44    183s] *** Start deleteBufferTree ***
[02/19 06:25:44    183s] Info: Detect buffers to remove automatically.
[02/19 06:25:44    183s] Analyzing netlist ...
[02/19 06:25:44    183s] Updating netlist
[02/19 06:25:44    184s] AAE DB initialization (MEM=1072.46 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/19 06:25:44    184s] Start AAE Lib Loading. (MEM=1072.46)
[02/19 06:25:44    184s] End AAE Lib Loading. (MEM=1091.54 CPU=0:00:00.0 Real=0:00:00.0)
[02/19 06:25:44    184s] 
[02/19 06:25:44    184s] *summary: 2 instances (buffers/inverters) removed
[02/19 06:25:44    184s] *** Finish deleteBufferTree (0:00:00.3) ***
[02/19 06:25:44    184s] Deleting Cell Server ...
[02/19 06:25:44    184s] **INFO: Enable pre-place timing setting for timing analysis
[02/19 06:25:44    184s] Set Using Default Delay Limit as 101.
[02/19 06:25:44    184s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/19 06:25:44    184s] Set Default Net Delay as 0 ps.
[02/19 06:25:44    184s] Set Default Net Load as 0 pF. 
[02/19 06:25:44    184s] **INFO: Analyzing IO path groups for slack adjustment
[02/19 06:25:44    184s] Effort level <high> specified for reg2reg_tmp.22452 path_group
[02/19 06:25:44    184s] #################################################################################
[02/19 06:25:44    184s] # Design Stage: PreRoute
[02/19 06:25:44    184s] # Design Name: RCA_8
[02/19 06:25:44    184s] # Design Mode: 90nm
[02/19 06:25:44    184s] # Analysis Mode: MMMC Non-OCV 
[02/19 06:25:44    184s] # Parasitics Mode: No SPEF/RCDB
[02/19 06:25:44    184s] # Signoff Settings: SI Off 
[02/19 06:25:44    184s] #################################################################################
[02/19 06:25:44    184s] Calculate delays in BcWc mode...
[02/19 06:25:44    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1091.5M, InitMEM = 1091.5M)
[02/19 06:25:44    184s] Start delay calculation (fullDC) (1 T). (MEM=1091.54)
[02/19 06:25:44    184s] End AAE Lib Interpolated Model. (MEM=1107.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:25:44    184s] First Iteration Infinite Tw... 
[02/19 06:25:44    184s] Total number of fetched objects 95
[02/19 06:25:44    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:25:44    184s] End delay calculation. (MEM=1182.51 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:25:44    184s] End delay calculation (fullDC). (MEM=1155.43 CPU=0:00:00.1 REAL=0:00:00.0)
[02/19 06:25:44    184s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1155.4M) ***
[02/19 06:25:44    184s] **INFO: Disable pre-place timing setting for timing analysis
[02/19 06:25:44    184s] Set Using Default Delay Limit as 1000.
[02/19 06:25:44    184s] Set Default Net Delay as 1000 ps.
[02/19 06:25:44    184s] Set Default Net Load as 0.5 pF. 
[02/19 06:25:44    184s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/19 06:25:44    184s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1141.2M
[02/19 06:25:44    184s] Deleted 0 physical inst  (cell - / prefix -).
[02/19 06:25:44    184s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1141.2M
[02/19 06:25:44    184s] INFO: #ExclusiveGroups=0
[02/19 06:25:44    184s] INFO: There are no Exclusive Groups.
[02/19 06:25:44    184s] *** Starting "NanoPlace(TM) placement v#2 (mem=1141.2M)" ...
[02/19 06:25:44    184s] Wait...
[02/19 06:25:45    184s] *** Build Buffered Sizing Timing Model
[02/19 06:25:45    184s] (cpu=0:00:00.5 mem=1149.2M) ***
[02/19 06:25:45    184s] *** Build Virtual Sizing Timing Model
[02/19 06:25:45    184s] (cpu=0:00:00.6 mem=1157.2M) ***
[02/19 06:25:45    184s] No user-set net weight.
[02/19 06:25:45    184s] Net fanout histogram:
[02/19 06:25:45    184s] 2		: 58 (66.7%) nets
[02/19 06:25:45    184s] 3		: 15 (17.2%) nets
[02/19 06:25:45    184s] 4     -	14	: 13 (14.9%) nets
[02/19 06:25:45    184s] 15    -	39	: 1 (1.1%) nets
[02/19 06:25:45    184s] 40    -	79	: 0 (0.0%) nets
[02/19 06:25:45    184s] 80    -	159	: 0 (0.0%) nets
[02/19 06:25:45    184s] 160   -	319	: 0 (0.0%) nets
[02/19 06:25:45    184s] 320   -	639	: 0 (0.0%) nets
[02/19 06:25:45    184s] 640   -	1279	: 0 (0.0%) nets
[02/19 06:25:45    184s] 1280  -	2559	: 0 (0.0%) nets
[02/19 06:25:45    184s] 2560  -	5119	: 0 (0.0%) nets
[02/19 06:25:45    184s] 5120+		: 0 (0.0%) nets
[02/19 06:25:45    184s] no activity file in design. spp won't run.
[02/19 06:25:45    184s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/19 06:25:45    184s] Scan chains were not defined.
[02/19 06:25:45    184s] # Building RCA_8 llgBox search-tree.
[02/19 06:25:45    184s] #std cell=60 (0 fixed + 60 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
[02/19 06:25:45    184s] #ioInst=0 #net=87 #term=233 #term/net=2.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
[02/19 06:25:45    184s] stdCell: 60 single + 0 double + 0 multi
[02/19 06:25:45    184s] Total standard cell length = 0.0933 (mm), area = 0.0001 (mm^2)
[02/19 06:25:45    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1157.2M
[02/19 06:25:45    184s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1157.2M
[02/19 06:25:45    184s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:25:45    184s] Use non-trimmed site array because memory saving is not enough.
[02/19 06:25:45    184s] SiteArray: non-trimmed site array dimensions = 25 x 199
[02/19 06:25:45    184s] SiteArray: use 28,672 bytes
[02/19 06:25:45    184s] SiteArray: current memory after site array memory allocation 1189.3M
[02/19 06:25:45    184s] SiteArray: FP blocked sites are writable
[02/19 06:25:45    184s] Estimated cell power/ground rail width = 0.197 um
[02/19 06:25:45    184s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:25:45    184s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF: Starting pre-place ADS at level 1, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] ADSU 0.099 -> 0.099. GS 11.200
[02/19 06:25:45    184s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1189.3M
[02/19 06:25:45    184s] Average module density = 0.099.
[02/19 06:25:45    184s] Density for the design = 0.099.
[02/19 06:25:45    184s]        = stdcell_area 491 sites (131 um^2) / alloc_area 4975 sites (1323 um^2).
[02/19 06:25:45    184s] Pin Density = 0.04683.
[02/19 06:25:45    184s]             = total # of pins 233 / total area 4975.
[02/19 06:25:45    184s] OPERPROF: Starting spMPad at level 1, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:   Starting spContextMPad at level 2, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] Initial padding reaches pin density 0.338 for top
[02/19 06:25:45    184s] InitPadU 0.099 -> 0.172 for top
[02/19 06:25:45    184s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1189.3M
[02/19 06:25:45    184s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1189.3M
[02/19 06:25:45    184s] === lastAutoLevel = 6 
[02/19 06:25:45    184s] OPERPROF: Starting spInitNetWt at level 1, MEM:1189.3M
[02/19 06:25:45    184s] 0 delay mode for cte enabled initNetWt.
[02/19 06:25:45    184s] no activity file in design. spp won't run.
[02/19 06:25:45    184s] [spp] 0
[02/19 06:25:45    184s] [adp] 0:1:1:3
[02/19 06:25:45    184s] 0 delay mode for cte disabled initNetWt.
[02/19 06:25:45    184s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.027, MEM:1187.3M
[02/19 06:25:45    184s] Clock gating cells determined by native netlist tracing.
[02/19 06:25:45    184s] no activity file in design. spp won't run.
[02/19 06:25:45    184s] no activity file in design. spp won't run.
[02/19 06:25:45    184s] Effort level <high> specified for reg2reg path_group
[02/19 06:25:45    185s] OPERPROF: Starting npMain at level 1, MEM:1187.3M
[02/19 06:25:46    185s] OPERPROF:   Starting npPlace at level 2, MEM:1187.3M
[02/19 06:25:46    185s] Iteration  1: Total net bbox = 3.820e-13 (1.82e-13 2.00e-13)
[02/19 06:25:46    185s]               Est.  stn bbox = 3.993e-13 (1.89e-13 2.10e-13)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.3M
[02/19 06:25:46    185s] Iteration  2: Total net bbox = 3.820e-13 (1.82e-13 2.00e-13)
[02/19 06:25:46    185s]               Est.  stn bbox = 3.993e-13 (1.89e-13 2.10e-13)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.3M
[02/19 06:25:46    185s] exp_mt_sequential is set from setPlaceMode option to 1
[02/19 06:25:46    185s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[02/19 06:25:46    185s] place_exp_mt_interval set to default 32
[02/19 06:25:46    185s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/19 06:25:46    185s] Iteration  3: Total net bbox = 6.345e-01 (3.66e-01 2.69e-01)
[02/19 06:25:46    185s]               Est.  stn bbox = 6.964e-01 (4.04e-01 2.93e-01)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.7M
[02/19 06:25:46    185s] Total number of setup views is 1.
[02/19 06:25:46    185s] Total number of active setup views is 1.
[02/19 06:25:46    185s] Active setup views:
[02/19 06:25:46    185s]     worst
[02/19 06:25:46    185s] Iteration  4: Total net bbox = 4.092e-01 (2.43e-01 1.66e-01)
[02/19 06:25:46    185s]               Est.  stn bbox = 4.566e-01 (2.73e-01 1.84e-01)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.7M
[02/19 06:25:46    185s] Iteration  5: Total net bbox = 8.769e+01 (3.74e+01 5.02e+01)
[02/19 06:25:46    185s]               Est.  stn bbox = 1.022e+02 (4.48e+01 5.74e+01)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.7M
[02/19 06:25:46    185s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.014, MEM:1165.7M
[02/19 06:25:46    185s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:1.021, MEM:1165.7M
[02/19 06:25:46    185s] OPERPROF: Starting npMain at level 1, MEM:1165.7M
[02/19 06:25:46    185s] OPERPROF:   Starting npPlace at level 2, MEM:1165.7M
[02/19 06:25:46    185s] Iteration  6: Total net bbox = 2.016e+02 (9.47e+01 1.07e+02)
[02/19 06:25:46    185s]               Est.  stn bbox = 2.203e+02 (1.01e+02 1.19e+02)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.7M
[02/19 06:25:46    185s] Iteration  7: Total net bbox = 2.832e+02 (1.35e+02 1.49e+02)
[02/19 06:25:46    185s]               Est.  stn bbox = 3.011e+02 (1.40e+02 1.61e+02)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.7M
[02/19 06:25:46    185s] Iteration  8: Total net bbox = 2.978e+02 (1.37e+02 1.60e+02)
[02/19 06:25:46    185s]               Est.  stn bbox = 3.169e+02 (1.43e+02 1.74e+02)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.7M
[02/19 06:25:46    185s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.026, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.027, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1166.7M
[02/19 06:25:46    185s] Starting Early Global Route rough congestion estimation: mem = 1166.7M
[02/19 06:25:46    185s] (I)       Started Loading and Dumping File ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Reading DB...
[02/19 06:25:46    185s] (I)       Read data from FE... (mem=1166.7M)
[02/19 06:25:46    185s] (I)       Read nodes and places... (mem=1166.7M)
[02/19 06:25:46    185s] (I)       Done Read nodes and places (cpu=0.000s, mem=1166.7M)
[02/19 06:25:46    185s] (I)       Read nets... (mem=1166.7M)
[02/19 06:25:46    185s] (I)       Done Read nets (cpu=0.000s, mem=1166.7M)
[02/19 06:25:46    185s] (I)       Done Read data from FE (cpu=0.000s, mem=1166.7M)
[02/19 06:25:46    185s] (I)       before initializing RouteDB syMemory usage = 1166.7 MB
[02/19 06:25:46    185s] (I)       == Non-default Options ==
[02/19 06:25:46    185s] (I)       Print mode                                         : 2
[02/19 06:25:46    185s] (I)       Stop if highly congested                           : false
[02/19 06:25:46    185s] (I)       Maximum routing layer                              : 10
[02/19 06:25:46    185s] (I)       Assign partition pins                              : false
[02/19 06:25:46    185s] (I)       Support large GCell                                : true
[02/19 06:25:46    185s] (I)       Number of rows per GCell                           : 2
[02/19 06:25:46    185s] (I)       Max num rows per GCell                             : 32
[02/19 06:25:46    185s] (I)       Counted 458 PG shapes. We will not process PG shapes layer by layer.
[02/19 06:25:46    185s] (I)       Use row-based GCell size
[02/19 06:25:46    185s] (I)       GCell unit size  : 2800
[02/19 06:25:46    185s] (I)       GCell multiplier : 2
[02/19 06:25:46    185s] (I)       build grid graph
[02/19 06:25:46    185s] (I)       build grid graph start
[02/19 06:25:46    185s] [NR-eGR] Track table information for default rule: 
[02/19 06:25:46    185s] [NR-eGR] metal1 has no routable track
[02/19 06:25:46    185s] [NR-eGR] metal2 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal3 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal4 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal5 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal6 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal7 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal8 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal9 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal10 has single uniform track structure
[02/19 06:25:46    185s] (I)       build grid graph end
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] (I)       == Report All Rule Vias ==
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] (I)        Via Rule : (Default)
[02/19 06:25:46    185s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/19 06:25:46    185s] (I)       ---------------------------------------------------------------------------
[02/19 06:25:46    185s] (I)        1    9 : via1_8                      8 : via1_7                   
[02/19 06:25:46    185s] (I)        2   10 : via2_8                     12 : via2_5                   
[02/19 06:25:46    185s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/19 06:25:46    185s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/19 06:25:46    185s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/19 06:25:46    185s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/19 06:25:46    185s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/19 06:25:46    185s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/19 06:25:46    185s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Num PG vias on layer 2 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 3 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 4 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 5 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 6 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 7 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 8 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 9 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 10 : 0
[02/19 06:25:46    185s] [NR-eGR] Read 700 PG shapes
[02/19 06:25:46    185s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] [NR-eGR] #Routing Blockages  : 0
[02/19 06:25:46    185s] [NR-eGR] #Instance Blockages : 0
[02/19 06:25:46    185s] [NR-eGR] #PG Blockages       : 700
[02/19 06:25:46    185s] [NR-eGR] #Halo Blockages     : 0
[02/19 06:25:46    185s] [NR-eGR] #Boundary Blockages : 0
[02/19 06:25:46    185s] (I)       Design has 0 blackboxes considered as all layer blockages.
[02/19 06:25:46    185s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/19 06:25:46    185s] (I)       readDataFromPlaceDB
[02/19 06:25:46    185s] (I)       Read net information..
[02/19 06:25:46    185s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[02/19 06:25:46    185s] (I)       Read testcase time = 0.000 seconds
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] (I)       early_global_route_priority property id does not exist.
[02/19 06:25:46    185s] (I)       Start initializing grid graph
[02/19 06:25:46    185s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[02/19 06:25:46    185s] (I)       End initializing grid graph
[02/19 06:25:46    185s] (I)       Model blockages into capacity
[02/19 06:25:46    185s] (I)       Read Num Blocks=700  Num Prerouted Wires=0  Num CS=0
[02/19 06:25:46    185s] (I)       Started Modeling ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 4 (H) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 6 (H) : #blockages 116 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 7 (V) : #blockages 64 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[02/19 06:25:46    185s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       -- layer congestion ratio --
[02/19 06:25:46    185s] (I)       Layer 1 : 0.100000
[02/19 06:25:46    185s] (I)       Layer 2 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 3 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 4 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 5 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 6 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 7 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 8 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 9 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 10 : 0.700000
[02/19 06:25:46    185s] (I)       ----------------------------
[02/19 06:25:46    185s] (I)       Number of ignored nets = 0
[02/19 06:25:46    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of clock nets = 1.  Ignored: No
[02/19 06:25:46    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of special nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/19 06:25:46    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/19 06:25:46    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/19 06:25:46    185s] (I)       Before initializing Early Global Route syMemory usage = 1166.7 MB
[02/19 06:25:46    185s] (I)       Ndr track 0 does not exist
[02/19 06:25:46    185s] (I)       ---------------------Grid Graph Info--------------------
[02/19 06:25:46    185s] (I)       Routing area        : (0, 0) - (115900, 110320)
[02/19 06:25:46    185s] (I)       Core area           : (20140, 20160) - (95760, 90160)
[02/19 06:25:46    185s] (I)       Site width          :   380  (dbu)
[02/19 06:25:46    185s] (I)       Row height          :  2800  (dbu)
[02/19 06:25:46    185s] (I)       GCell width         :  5600  (dbu)
[02/19 06:25:46    185s] (I)       GCell height        :  5600  (dbu)
[02/19 06:25:46    185s] (I)       Grid                :    21    20    10
[02/19 06:25:46    185s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/19 06:25:46    185s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[02/19 06:25:46    185s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[02/19 06:25:46    185s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/19 06:25:46    185s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/19 06:25:46    185s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/19 06:25:46    185s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/19 06:25:46    185s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[02/19 06:25:46    185s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[02/19 06:25:46    185s] (I)       Total num of tracks :     0   305   394   206   196   206    65    68    33    34
[02/19 06:25:46    185s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/19 06:25:46    185s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/19 06:25:46    185s] (I)       --------------------------------------------------------
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] [NR-eGR] ============ Routing rule table ============
[02/19 06:25:46    185s] [NR-eGR] Rule id: 0  Nets: 61 
[02/19 06:25:46    185s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/19 06:25:46    185s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/19 06:25:46    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:25:46    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:25:46    185s] [NR-eGR] ========================================
[02/19 06:25:46    185s] [NR-eGR] 
[02/19 06:25:46    185s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer2 : = 594 / 6100 (9.74%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer3 : = 182 / 8274 (2.20%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer4 : = 419 / 4120 (10.17%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer5 : = 182 / 4116 (4.42%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer6 : = 486 / 4120 (11.80%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer7 : = 433 / 1365 (31.72%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer8 : = 264 / 1360 (19.41%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer9 : = 0 / 693 (0.00%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer10 : = 0 / 680 (0.00%)
[02/19 06:25:46    185s] (I)       After initializing Early Global Route syMemory usage = 1166.7 MB
[02/19 06:25:46    185s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Reset routing kernel
[02/19 06:25:46    185s] (I)       ============= Initialization =============
[02/19 06:25:46    185s] (I)       numLocalWires=52  numGlobalNetBranches=21  numLocalNetBranches=5
[02/19 06:25:46    185s] (I)       totalPins=180  totalGlobalPin=149 (82.78%)
[02/19 06:25:46    185s] (I)       Started Build MST ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Generate topology with single threads
[02/19 06:25:46    185s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       total 2D Cap : 29390 = (13770 H, 15620 V)
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1a Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1a ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Started Pattern routing ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/19 06:25:46    185s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Usage: 120 = (63 H, 57 V) = (0.46% H, 0.36% V) = (1.764e+02um H, 1.596e+02um V)
[02/19 06:25:46    185s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1b Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1b ( Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] (I)       Usage: 120 = (63 H, 57 V) = (0.46% H, 0.36% V) = (1.764e+02um H, 1.596e+02um V)
[02/19 06:25:46    185s] (I)       eGR overflow: 0.00% H + 0.00% V
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.68 MB )
[02/19 06:25:46    185s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[02/19 06:25:46    185s] Finished Early Global Route rough congestion estimation: mem = 1166.7M
[02/19 06:25:46    185s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.029, MEM:1166.7M
[02/19 06:25:46    185s] earlyGlobalRoute rough estimation gcell size 2 row height
[02/19 06:25:46    185s] OPERPROF: Starting CDPad at level 1, MEM:1166.7M
[02/19 06:25:46    185s] CDPadU 0.172 -> 0.159. R=0.099, N=60, GS=2.800
[02/19 06:25:46    185s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF: Starting npMain at level 1, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:   Starting npPlace at level 2, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.001, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.002, MEM:1166.7M
[02/19 06:25:46    185s] Global placement CDP skipped at cutLevel 7.
[02/19 06:25:46    185s] Iteration  9: Total net bbox = 1.887e+03 (8.69e+02 1.02e+03)
[02/19 06:25:46    185s]               Est.  stn bbox = 1.940e+03 (8.91e+02 1.05e+03)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.7M
[02/19 06:25:46    185s] [adp] clock
[02/19 06:25:46    185s] [adp] weight, nr nets, wire length
[02/19 06:25:46    185s] [adp]      0        1  69.720500
[02/19 06:25:46    185s] [adp] data
[02/19 06:25:46    185s] [adp] weight, nr nets, wire length
[02/19 06:25:46    185s] [adp]      0       86  1816.974500
[02/19 06:25:46    185s] [adp] 0.000000|0.000000|0.000000
[02/19 06:25:46    185s] Iteration 10: Total net bbox = 1.887e+03 (8.69e+02 1.02e+03)
[02/19 06:25:46    185s]               Est.  stn bbox = 1.940e+03 (8.91e+02 1.05e+03)
[02/19 06:25:46    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.7M
[02/19 06:25:46    185s] *** cost = 1.887e+03 (8.69e+02 1.02e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[02/19 06:25:46    185s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[02/19 06:25:46    185s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1166.7M
[02/19 06:25:46    185s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[02/19 06:25:46    185s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[02/19 06:25:46    185s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/19 06:25:46    185s] Type 'man IMPSP-9025' for more detail.
[02/19 06:25:46    185s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1166.7M
[02/19 06:25:46    185s] #spOpts: mergeVia=F 
[02/19 06:25:46    185s] All LLGs are deleted
[02/19 06:25:46    185s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1166.7M
[02/19 06:25:46    185s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1166.7M
[02/19 06:25:46    185s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:25:46    185s] Fast DP-INIT is on for default
[02/19 06:25:46    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:25:46    185s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF:       Starting CMU at level 4, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1182.7M
[02/19 06:25:46    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1182.7MB).
[02/19 06:25:46    185s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1182.7M
[02/19 06:25:46    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22452.1
[02/19 06:25:46    185s] OPERPROF: Starting RefinePlace at level 1, MEM:1182.7M
[02/19 06:25:46    185s] *** Starting refinePlace (0:03:05 mem=1182.7M) ***
[02/19 06:25:46    185s] Total net bbox length = 1.887e+03 (8.685e+02 1.018e+03) (ext = 1.583e+03)
[02/19 06:25:46    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/19 06:25:46    185s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1182.7M
[02/19 06:25:46    185s] Starting refinePlace ...
[02/19 06:25:46    185s] ** Cut row section cpu time 0:00:00.0.
[02/19 06:25:46    185s]    Spread Effort: high, standalone mode, useDDP on.
[02/19 06:25:46    185s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1182.7MB) @(0:03:05 - 0:03:05).
[02/19 06:25:46    185s] Move report: preRPlace moves 60 insts, mean move: 0.41 um, max move: 0.83 um
[02/19 06:25:46    185s] 	Max move on inst (U47): (22.31, 41.63) --> (22.23, 40.88)
[02/19 06:25:46    185s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
[02/19 06:25:46    185s] wireLenOptFixPriorityInst 0 inst fixed
[02/19 06:25:46    185s] Placement tweakage begins.
[02/19 06:25:46    185s] wire length = 3.404e+02
[02/19 06:25:46    185s] wire length = 3.128e+02
[02/19 06:25:46    185s] Placement tweakage ends.
[02/19 06:25:46    185s] Move report: tweak moves 6 insts, mean move: 2.01 um, max move: 2.85 um
[02/19 06:25:46    185s] 	Max move on inst (U56): (28.88, 39.48) --> (31.73, 39.48)
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/19 06:25:46    185s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/19 06:25:46    185s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1182.7MB) @(0:03:05 - 0:03:05).
[02/19 06:25:46    185s] Move report: Detail placement moves 60 insts, mean move: 0.59 um, max move: 3.30 um
[02/19 06:25:46    185s] 	Max move on inst (U56): (28.96, 40.01) --> (31.73, 39.48)
[02/19 06:25:46    185s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1182.7MB
[02/19 06:25:46    185s] Statistics of distance of Instance movement in refine placement:
[02/19 06:25:46    185s]   maximum (X+Y) =         3.30 um
[02/19 06:25:46    185s]   inst (U56) with max move: (28.9635, 40.0105) -> (31.73, 39.48)
[02/19 06:25:46    185s]   mean    (X+Y) =         0.59 um
[02/19 06:25:46    185s] Summary Report:
[02/19 06:25:46    185s] Instances move: 60 (out of 60 movable)
[02/19 06:25:46    185s] Instances flipped: 0
[02/19 06:25:46    185s] Mean displacement: 0.59 um
[02/19 06:25:46    185s] Max displacement: 3.30 um (Instance: U56) (28.9635, 40.0105) -> (31.73, 39.48)
[02/19 06:25:46    185s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[02/19 06:25:46    185s] Total instances moved : 60
[02/19 06:25:46    185s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.022, MEM:1182.7M
[02/19 06:25:46    185s] Total net bbox length = 1.867e+03 (8.438e+02 1.023e+03) (ext = 1.583e+03)
[02/19 06:25:46    185s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1182.7MB
[02/19 06:25:46    185s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1182.7MB) @(0:03:05 - 0:03:05).
[02/19 06:25:46    185s] *** Finished refinePlace (0:03:05 mem=1182.7M) ***
[02/19 06:25:46    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22452.1
[02/19 06:25:46    185s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.025, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1182.7M
[02/19 06:25:46    185s] All LLGs are deleted
[02/19 06:25:46    185s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1182.7M
[02/19 06:25:46    185s] *** End of Placement (cpu=0:00:00.7, real=0:00:02.0, mem=1182.7M) ***
[02/19 06:25:46    185s] #spOpts: mergeVia=F 
[02/19 06:25:46    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1182.7M
[02/19 06:25:46    185s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:25:46    185s] Fast DP-INIT is on for default
[02/19 06:25:46    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:25:46    185s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1182.7M
[02/19 06:25:46    185s] default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
[02/19 06:25:46    185s] Density distribution unevenness ratio = 42.756%
[02/19 06:25:46    185s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1182.7M
[02/19 06:25:46    185s] All LLGs are deleted
[02/19 06:25:46    185s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.7M
[02/19 06:25:46    185s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1182.7M
[02/19 06:25:46    185s] *** Free Virtual Timing Model ...(mem=1182.7M)
[02/19 06:25:46    185s] **INFO: Enable pre-place timing setting for timing analysis
[02/19 06:25:46    185s] Set Using Default Delay Limit as 101.
[02/19 06:25:46    185s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/19 06:25:46    185s] Set Default Net Delay as 0 ps.
[02/19 06:25:46    185s] Set Default Net Load as 0 pF. 
[02/19 06:25:46    185s] **INFO: Analyzing IO path groups for slack adjustment
[02/19 06:25:46    185s] Effort level <high> specified for reg2reg_tmp.22452 path_group
[02/19 06:25:46    185s] #################################################################################
[02/19 06:25:46    185s] # Design Stage: PreRoute
[02/19 06:25:46    185s] # Design Name: RCA_8
[02/19 06:25:46    185s] # Design Mode: 90nm
[02/19 06:25:46    185s] # Analysis Mode: MMMC Non-OCV 
[02/19 06:25:46    185s] # Parasitics Mode: No SPEF/RCDB
[02/19 06:25:46    185s] # Signoff Settings: SI Off 
[02/19 06:25:46    185s] #################################################################################
[02/19 06:25:46    185s] Calculate delays in BcWc mode...
[02/19 06:25:46    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1174.7M, InitMEM = 1174.7M)
[02/19 06:25:46    185s] Start delay calculation (fullDC) (1 T). (MEM=1174.69)
[02/19 06:25:46    185s] End AAE Lib Interpolated Model. (MEM=1190.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:25:46    185s] Total number of fetched objects 95
[02/19 06:25:46    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:25:46    185s] End delay calculation. (MEM=1207.59 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:25:46    185s] End delay calculation (fullDC). (MEM=1207.59 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:25:46    185s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1207.6M) ***
[02/19 06:25:46    185s] **INFO: Disable pre-place timing setting for timing analysis
[02/19 06:25:46    185s] Set Using Default Delay Limit as 1000.
[02/19 06:25:46    185s] Set Default Net Delay as 1000 ps.
[02/19 06:25:46    185s] Set Default Net Load as 0.5 pF. 
[02/19 06:25:46    185s] Info: Disable timing driven in postCTS congRepair.
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] Starting congRepair ...
[02/19 06:25:46    185s] User Input Parameters:
[02/19 06:25:46    185s] - Congestion Driven    : On
[02/19 06:25:46    185s] - Timing Driven        : Off
[02/19 06:25:46    185s] - Area-Violation Based : On
[02/19 06:25:46    185s] - Start Rollback Level : -5
[02/19 06:25:46    185s] - Legalized            : On
[02/19 06:25:46    185s] - Window Based         : Off
[02/19 06:25:46    185s] - eDen incr mode       : Off
[02/19 06:25:46    185s] - Small incr mode      : Off
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] Collecting buffer chain nets ...
[02/19 06:25:46    185s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1193.4M
[02/19 06:25:46    185s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.012, MEM:1193.4M
[02/19 06:25:46    185s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1193.4M
[02/19 06:25:46    185s] Starting Early Global Route congestion estimation: mem = 1193.4M
[02/19 06:25:46    185s] (I)       Started Loading and Dumping File ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Reading DB...
[02/19 06:25:46    185s] (I)       Read data from FE... (mem=1193.4M)
[02/19 06:25:46    185s] (I)       Read nodes and places... (mem=1193.4M)
[02/19 06:25:46    185s] (I)       Done Read nodes and places (cpu=0.000s, mem=1193.4M)
[02/19 06:25:46    185s] (I)       Read nets... (mem=1193.4M)
[02/19 06:25:46    185s] (I)       Done Read nets (cpu=0.000s, mem=1193.4M)
[02/19 06:25:46    185s] (I)       Done Read data from FE (cpu=0.000s, mem=1193.4M)
[02/19 06:25:46    185s] (I)       before initializing RouteDB syMemory usage = 1193.4 MB
[02/19 06:25:46    185s] (I)       == Non-default Options ==
[02/19 06:25:46    185s] (I)       Maximum routing layer                              : 10
[02/19 06:25:46    185s] (I)       Use non-blocking free Dbs wires                    : false
[02/19 06:25:46    185s] (I)       Counted 458 PG shapes. We will not process PG shapes layer by layer.
[02/19 06:25:46    185s] (I)       Use row-based GCell size
[02/19 06:25:46    185s] (I)       GCell unit size  : 2800
[02/19 06:25:46    185s] (I)       GCell multiplier : 1
[02/19 06:25:46    185s] (I)       build grid graph
[02/19 06:25:46    185s] (I)       build grid graph start
[02/19 06:25:46    185s] [NR-eGR] Track table information for default rule: 
[02/19 06:25:46    185s] [NR-eGR] metal1 has no routable track
[02/19 06:25:46    185s] [NR-eGR] metal2 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal3 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal4 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal5 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal6 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal7 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal8 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal9 has single uniform track structure
[02/19 06:25:46    185s] [NR-eGR] metal10 has single uniform track structure
[02/19 06:25:46    185s] (I)       build grid graph end
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] (I)       == Report All Rule Vias ==
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] (I)        Via Rule : (Default)
[02/19 06:25:46    185s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/19 06:25:46    185s] (I)       ---------------------------------------------------------------------------
[02/19 06:25:46    185s] (I)        1    9 : via1_8                      8 : via1_7                   
[02/19 06:25:46    185s] (I)        2   10 : via2_8                     12 : via2_5                   
[02/19 06:25:46    185s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/19 06:25:46    185s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/19 06:25:46    185s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/19 06:25:46    185s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/19 06:25:46    185s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/19 06:25:46    185s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/19 06:25:46    185s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/19 06:25:46    185s] (I)       ===========================================================================
[02/19 06:25:46    185s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Num PG vias on layer 2 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 3 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 4 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 5 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 6 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 7 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 8 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 9 : 0
[02/19 06:25:46    185s] (I)       Num PG vias on layer 10 : 0
[02/19 06:25:46    185s] [NR-eGR] Read 700 PG shapes
[02/19 06:25:46    185s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] [NR-eGR] #Routing Blockages  : 0
[02/19 06:25:46    185s] [NR-eGR] #Instance Blockages : 0
[02/19 06:25:46    185s] [NR-eGR] #PG Blockages       : 700
[02/19 06:25:46    185s] [NR-eGR] #Halo Blockages     : 0
[02/19 06:25:46    185s] [NR-eGR] #Boundary Blockages : 0
[02/19 06:25:46    185s] (I)       Design has 0 blackboxes considered as all layer blockages.
[02/19 06:25:46    185s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/19 06:25:46    185s] (I)       readDataFromPlaceDB
[02/19 06:25:46    185s] (I)       Read net information..
[02/19 06:25:46    185s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[02/19 06:25:46    185s] (I)       Read testcase time = 0.000 seconds
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] (I)       early_global_route_priority property id does not exist.
[02/19 06:25:46    185s] (I)       Start initializing grid graph
[02/19 06:25:46    185s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[02/19 06:25:46    185s] (I)       End initializing grid graph
[02/19 06:25:46    185s] (I)       Model blockages into capacity
[02/19 06:25:46    185s] (I)       Read Num Blocks=700  Num Prerouted Wires=0  Num CS=0
[02/19 06:25:46    185s] (I)       Started Modeling ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 4 (H) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 6 (H) : #blockages 116 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 7 (V) : #blockages 64 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[02/19 06:25:46    185s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[02/19 06:25:46    185s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       -- layer congestion ratio --
[02/19 06:25:46    185s] (I)       Layer 1 : 0.100000
[02/19 06:25:46    185s] (I)       Layer 2 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 3 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 4 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 5 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 6 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 7 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 8 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 9 : 0.700000
[02/19 06:25:46    185s] (I)       Layer 10 : 0.700000
[02/19 06:25:46    185s] (I)       ----------------------------
[02/19 06:25:46    185s] (I)       Number of ignored nets = 0
[02/19 06:25:46    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of clock nets = 1.  Ignored: No
[02/19 06:25:46    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of special nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/19 06:25:46    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/19 06:25:46    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/19 06:25:46    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/19 06:25:46    185s] (I)       Before initializing Early Global Route syMemory usage = 1193.4 MB
[02/19 06:25:46    185s] (I)       Ndr track 0 does not exist
[02/19 06:25:46    185s] (I)       ---------------------Grid Graph Info--------------------
[02/19 06:25:46    185s] (I)       Routing area        : (0, 0) - (115900, 110320)
[02/19 06:25:46    185s] (I)       Core area           : (20140, 20160) - (95760, 90160)
[02/19 06:25:46    185s] (I)       Site width          :   380  (dbu)
[02/19 06:25:46    185s] (I)       Row height          :  2800  (dbu)
[02/19 06:25:46    185s] (I)       GCell width         :  2800  (dbu)
[02/19 06:25:46    185s] (I)       GCell height        :  2800  (dbu)
[02/19 06:25:46    185s] (I)       Grid                :    42    40    10
[02/19 06:25:46    185s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/19 06:25:46    185s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/19 06:25:46    185s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/19 06:25:46    185s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/19 06:25:46    185s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/19 06:25:46    185s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/19 06:25:46    185s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/19 06:25:46    185s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[02/19 06:25:46    185s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/19 06:25:46    185s] (I)       Total num of tracks :     0   305   394   206   196   206    65    68    33    34
[02/19 06:25:46    185s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/19 06:25:46    185s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/19 06:25:46    185s] (I)       --------------------------------------------------------
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] [NR-eGR] ============ Routing rule table ============
[02/19 06:25:46    185s] [NR-eGR] Rule id: 0  Nets: 61 
[02/19 06:25:46    185s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/19 06:25:46    185s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/19 06:25:46    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:25:46    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:25:46    185s] [NR-eGR] ========================================
[02/19 06:25:46    185s] [NR-eGR] 
[02/19 06:25:46    185s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer2 : = 1144 / 12200 (9.38%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer3 : = 260 / 16548 (1.57%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer4 : = 806 / 8240 (9.78%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer5 : = 260 / 8232 (3.16%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer6 : = 936 / 8240 (11.36%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer7 : = 764 / 2730 (27.99%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer8 : = 513 / 2720 (18.86%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer9 : = 0 / 1386 (0.00%)
[02/19 06:25:46    185s] (I)       blocked tracks on layer10 : = 0 / 1360 (0.00%)
[02/19 06:25:46    185s] (I)       After initializing Early Global Route syMemory usage = 1193.4 MB
[02/19 06:25:46    185s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Reset routing kernel
[02/19 06:25:46    185s] (I)       Started Global Routing ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       ============= Initialization =============
[02/19 06:25:46    185s] (I)       totalPins=180  totalGlobalPin=179 (99.44%)
[02/19 06:25:46    185s] (I)       Started Net group 1 ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Started Build MST ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Generate topology with single threads
[02/19 06:25:46    185s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       total 2D Cap : 58793 = (27716 H, 31077 V)
[02/19 06:25:46    185s] [NR-eGR] Layer group 1: route 61 net(s) in layer range [2, 10]
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1a Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1a ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Started Pattern routing ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Usage: 218 = (94 H, 124 V) = (0.34% H, 0.40% V) = (1.316e+02um H, 1.736e+02um V)
[02/19 06:25:46    185s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1b Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1b ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Usage: 218 = (94 H, 124 V) = (0.34% H, 0.40% V) = (1.316e+02um H, 1.736e+02um V)
[02/19 06:25:46    185s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.052000e+02um
[02/19 06:25:46    185s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1c Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1c ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Usage: 218 = (94 H, 124 V) = (0.34% H, 0.40% V) = (1.316e+02um H, 1.736e+02um V)
[02/19 06:25:46    185s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1d Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1d ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Usage: 218 = (94 H, 124 V) = (0.34% H, 0.40% V) = (1.316e+02um H, 1.736e+02um V)
[02/19 06:25:46    185s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1e Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1e ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Started Route legalization ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Usage: 218 = (94 H, 124 V) = (0.34% H, 0.40% V) = (1.316e+02um H, 1.736e+02um V)
[02/19 06:25:46    185s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.052000e+02um
[02/19 06:25:46    185s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Started Layer assignment ( Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.38 MB )
[02/19 06:25:46    185s] (I)       Running layer assignment with 1 threads
[02/19 06:25:46    185s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] (I)       ============  Phase 1l Route ============
[02/19 06:25:46    185s] (I)       Started Phase 1l ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       
[02/19 06:25:46    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/19 06:25:46    185s] [NR-eGR]                        OverCon            
[02/19 06:25:46    185s] [NR-eGR]                         #Gcell     %Gcell
[02/19 06:25:46    185s] [NR-eGR]       Layer                (0)    OverCon 
[02/19 06:25:46    185s] [NR-eGR] ----------------------------------------------
[02/19 06:25:46    185s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR] ----------------------------------------------
[02/19 06:25:46    185s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/19 06:25:46    185s] [NR-eGR] 
[02/19 06:25:46    185s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       total 2D Cap : 59001 = (27716 H, 31285 V)
[02/19 06:25:46    185s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[02/19 06:25:46    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/19 06:25:46    185s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1201.4M
[02/19 06:25:46    185s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.005, MEM:1201.4M
[02/19 06:25:46    185s] OPERPROF: Starting HotSpotCal at level 1, MEM:1201.4M
[02/19 06:25:46    185s] [hotspot] +------------+---------------+---------------+
[02/19 06:25:46    185s] [hotspot] |            |   max hotspot | total hotspot |
[02/19 06:25:46    185s] [hotspot] +------------+---------------+---------------+
[02/19 06:25:46    185s] [hotspot] | normalized |          0.00 |          0.00 |
[02/19 06:25:46    185s] [hotspot] +------------+---------------+---------------+
[02/19 06:25:46    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:25:46    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/19 06:25:46    185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1201.4M
[02/19 06:25:46    185s] Skipped repairing congestion.
[02/19 06:25:46    185s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1201.4M
[02/19 06:25:46    185s] Starting Early Global Route wiring: mem = 1201.4M
[02/19 06:25:46    185s] (I)       ============= track Assignment ============
[02/19 06:25:46    185s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Started Track Assignment ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[02/19 06:25:46    185s] (I)       Running track assignment with 1 threads
[02/19 06:25:46    185s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] (I)       Run Multi-thread track assignment
[02/19 06:25:46    185s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Started Export DB wires ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Started Export all nets ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Started Set wire vias ( Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1201.39 MB )
[02/19 06:25:46    185s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:25:46    185s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 180
[02/19 06:25:46    185s] [NR-eGR] metal2  (2V) length: 1.597100e+02um, number of vias: 222
[02/19 06:25:46    185s] [NR-eGR] metal3  (3H) length: 1.320900e+02um, number of vias: 44
[02/19 06:25:46    185s] [NR-eGR] metal4  (4V) length: 4.172000e+01um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/19 06:25:46    185s] [NR-eGR] Total length: 3.335200e+02um, number of vias: 446
[02/19 06:25:46    185s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:25:46    185s] [NR-eGR] Total eGR-routed clock nets wire length: 3.986500e+01um 
[02/19 06:25:46    185s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:25:46    185s] Early Global Route wiring runtime: 0.00 seconds, mem = 1201.4M
[02/19 06:25:46    185s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1201.4M
[02/19 06:25:46    185s] Tdgp not successfully inited but do clear! skip clearing
[02/19 06:25:46    185s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/19 06:25:46    185s] *** Finishing placeDesign default flow ***
[02/19 06:25:46    185s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1137.4M **
[02/19 06:25:46    185s] Tdgp not successfully inited but do clear! skip clearing
[02/19 06:25:46    185s] 
[02/19 06:25:46    185s] *** Summary of all messages that are not suppressed in this session:
[02/19 06:25:46    185s] Severity  ID               Count  Summary                                  
[02/19 06:25:46    185s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/19 06:25:46    185s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/19 06:25:46    185s] *** Message Summary: 3 warning(s), 0 error(s)
[02/19 06:25:46    185s] 
[02/19 06:27:49    190s] <CMD> fit
[02/19 06:28:09    192s] <CMD> fit
[02/19 06:29:05    195s] <CMD> zoomBox 0.07850 3.36950 76.87100 38.72550
[02/19 06:29:05    195s] <CMD> zoomBox -17.50900 -2.05100 88.77850 46.88500
[02/19 06:29:06    195s] <CMD> zoomBox -8.00250 0.87900 82.34200 42.47450
[02/19 06:29:07    195s] <CMD> zoomBox -28.69400 -5.49800 96.35100 52.07400
[02/19 06:29:08    195s] <CMD> zoomBox -17.54650 -2.08800 88.74200 46.84850
[02/19 06:29:12    195s] <CMD> getIoFlowFlag
[02/19 06:31:54    202s] <CMD> zoomBox 4.43800 1.43350 81.23250 36.79050
[02/19 06:31:55    203s] <CMD> zoomBox 24.20800 6.99500 64.29600 25.45200
[02/19 06:31:57    203s] <CMD> zoomBox 17.37450 3.42800 72.86000 28.97400
[02/19 06:31:57    203s] <CMD> zoomBox 7.91550 -1.48850 84.71350 33.87000
[02/19 06:31:57    203s] <CMD> zoomBox -5.17550 -8.29350 101.12000 40.64600
[02/19 06:31:58    203s] <CMD> zoomBox -33.83000 -17.31000 113.29200 50.42650
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/19 06:34:43    210s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/19 06:34:43    210s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/19 06:34:43    210s] Running Native NanoRoute ...
[02/19 06:34:43    210s] <CMD> routeDesign -globalDetail
[02/19 06:34:43    210s] ### Time Record (routeDesign) is installed.
[02/19 06:34:43    210s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 917.36 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/19 06:34:43    210s] **INFO: User settings:
[02/19 06:34:43    210s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/19 06:34:43    210s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[02/19 06:34:43    210s] setNanoRouteMode -routeWithSiDriven                             false
[02/19 06:34:43    210s] setNanoRouteMode -routeWithTimingDriven                         false
[02/19 06:34:43    210s] setNanoRouteMode -timingEngine                                  {}
[02/19 06:34:43    210s] setExtractRCMode -engine                                        preRoute
[02/19 06:34:43    210s] setDelayCalMode -engine                                         aae
[02/19 06:34:43    210s] setDelayCalMode -ignoreNetLoad                                  false
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] #**INFO: setDesignMode -flowEffort standard
[02/19 06:34:43    210s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/19 06:34:43    210s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/19 06:34:43    210s] OPERPROF: Starting checkPlace at level 1, MEM:1144.3M
[02/19 06:34:43    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1144.3M
[02/19 06:34:43    210s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1144.3M
[02/19 06:34:43    210s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:34:43    210s] SiteArray: non-trimmed site array dimensions = 25 x 199
[02/19 06:34:43    210s] SiteArray: use 28,672 bytes
[02/19 06:34:43    210s] SiteArray: current memory after site array memory allocation 1168.3M
[02/19 06:34:43    210s] SiteArray: FP blocked sites are writable
[02/19 06:34:43    210s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1168.3M
[02/19 06:34:43    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1168.3M
[02/19 06:34:43    210s] Begin checking placement ... (start mem=1144.3M, init mem=1168.3M)
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] Running CheckPlace using 1 thread in normal mode...
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] ...checkPlace normal is done!
[02/19 06:34:43    210s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1168.3M
[02/19 06:34:43    210s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1168.3M
[02/19 06:34:43    210s] *info: Placed = 60            
[02/19 06:34:43    210s] *info: Unplaced = 0           
[02/19 06:34:43    210s] Placement Density:9.87%(131/1323)
[02/19 06:34:43    210s] Placement Density (including fixed std cells):9.87%(131/1323)
[02/19 06:34:43    210s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1168.3M
[02/19 06:34:43    210s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1168.3M
[02/19 06:34:43    210s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1168.3M)
[02/19 06:34:43    210s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.007, MEM:1168.3M
[02/19 06:34:43    210s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/19 06:34:43    210s] *** Changed status on (0) nets in Clock.
[02/19 06:34:43    210s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1168.3M) ***
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] globalDetailRoute
[02/19 06:34:43    210s] 
[02/19 06:34:43    210s] ### Time Record (globalDetailRoute) is installed.
[02/19 06:34:43    210s] #Start globalDetailRoute on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### Time Record (Pre Callback) is installed.
[02/19 06:34:43    210s] ### Time Record (Pre Callback) is uninstalled.
[02/19 06:34:43    210s] ### Time Record (DB Import) is installed.
[02/19 06:34:43    210s] ### Time Record (Timing Data Generation) is installed.
[02/19 06:34:43    210s] ### Time Record (Timing Data Generation) is uninstalled.
[02/19 06:34:43    210s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[7] of net A[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[6] of net A[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[5] of net A[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[4] of net A[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[3] of net A[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[2] of net A[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[1] of net A[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[0] of net A[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[7] of net B[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[6] of net B[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[5] of net B[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[4] of net B[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[3] of net B[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[2] of net B[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[1] of net B[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[0] of net B[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[7] of net SUM[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[6] of net SUM[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[5] of net SUM[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[4] of net SUM[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:34:43    210s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/19 06:34:43    210s] #To increase the message display limit, refer to the product command reference manual.
[02/19 06:34:43    210s] ### Net info: total nets: 89
[02/19 06:34:43    210s] ### Net info: dirty nets: 0
[02/19 06:34:43    210s] ### Net info: marked as disconnected nets: 0
[02/19 06:34:43    210s] #num needed restored net=0
[02/19 06:34:43    210s] #need_extraction net=0 (total=89)
[02/19 06:34:43    210s] ### Net info: fully routed nets: 0
[02/19 06:34:43    210s] ### Net info: trivial (< 2 pins) nets: 28
[02/19 06:34:43    210s] ### Net info: unrouted nets: 61
[02/19 06:34:43    210s] ### Net info: re-extraction nets: 0
[02/19 06:34:43    210s] ### Net info: ignored nets: 0
[02/19 06:34:43    210s] ### Net info: skip routing nets: 0
[02/19 06:34:43    210s] ### import design signature (5): route=375150107 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1198653461 dirty_area=758326775, del_dirty_area=0 cell=714113385 placement=1798063644 pin_access=1
[02/19 06:34:43    210s] ### Time Record (DB Import) is uninstalled.
[02/19 06:34:43    210s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[02/19 06:34:43    210s] #RTESIG:78da8dcfb10e8230180460679fe24f61c044b4fddb86b29ab8aa21ea4a305420c162daf2
[02/19 06:34:43    210s] #       fe36711570bbe4bee12e8aefc70208d21da3e99b52513238151802e329452ef648cb50dd
[02/19 06:34:43    210s] #       0e641dc5e7cb95e70a28249df1bad1760ba3d3169cf6be33cde64b94447856bdd3903c86
[02/19 06:34:43    210s] #       a1ff691897721909e4cb48220269bba62590386f4333e1720ec4f9cad495ad83d5667c4d
[02/19 06:34:43    210s] #       4901c40c46cfaa4c31f0769cdda6a4583ea064f607ca1990c987ab0f1966882f
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is installed.
[02/19 06:34:43    210s] #RTESIG:78da8dcf310f8230100560677fc5a5306022da5e5b29ab89ab1aa2ae044305122ca62dff
[02/19 06:34:43    210s] #       5fa2ab80db25ef4beebd20bc1d322048378cc62f4a45cee098e170301e53e4628b341fa2
[02/19 06:34:43    210s] #       eb9e2c83f074bef0540185a8315e57daaea177da82d3de37a65a7d8992088fa2751aa27b
[02/19 06:34:43    210s] #       d7b53f0de352ce23817c1e4944207553d50422e7ed908cb8940371be306561cbc16ad33f
[02/19 06:34:43    210s] #       c7a400623aa327d50e15904fbb99c78962e06d3f39424931bf54c9e40f943220a38d166f
[02/19 06:34:43    210s] #       f9dc94e4
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is installed.
[02/19 06:34:43    210s] #Start routing data preparation on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Minimum voltage of a net in the design = 0.000.
[02/19 06:34:43    210s] #Maximum voltage of a net in the design = 1.250.
[02/19 06:34:43    210s] #Voltage range [0.000 - 1.250] has 87 nets.
[02/19 06:34:43    210s] #Voltage range [0.950 - 1.250] has 1 net.
[02/19 06:34:43    210s] #Voltage range [0.000 - 0.000] has 1 net.
[02/19 06:34:43    210s] ### Time Record (Cell Pin Access) is installed.
[02/19 06:34:43    210s] ### Time Record (Cell Pin Access) is uninstalled.
[02/19 06:34:43    210s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/19 06:34:43    210s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/19 06:34:43    210s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/19 06:34:43    210s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:34:43    210s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:34:43    210s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:34:43    210s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/19 06:34:43    210s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/19 06:34:43    210s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/19 06:34:43    210s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/19 06:34:43    210s] #Monitoring time of adding inner blkg by smac
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.55 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #Regenerating Ggrids automatically.
[02/19 06:34:43    210s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/19 06:34:43    210s] #Using automatically generated G-grids.
[02/19 06:34:43    210s] #Done routing data preparation.
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.93 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Finished routing data preparation on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Cpu time = 00:00:00
[02/19 06:34:43    210s] #Elapsed time = 00:00:00
[02/19 06:34:43    210s] #Increased memory = 5.71 (MB)
[02/19 06:34:43    210s] #Total memory = 925.04 (MB)
[02/19 06:34:43    210s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:34:43    210s] ### Time Record (Global Routing) is installed.
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Start global routing on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Start global routing initialization on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Number of eco nets is 0
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Start global routing data preparation on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### build_merged_routing_blockage_rect_list starts on Wed Feb 19 06:34:43 2025 with memory = 925.09 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:925.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] #Start routing resource analysis on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### init_is_bin_blocked starts on Wed Feb 19 06:34:43 2025 with memory = 925.12 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:925.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Feb 19 06:34:43 2025 with memory = 925.29 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### adjust_flow_cap starts on Wed Feb 19 06:34:43 2025 with memory = 925.38 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### adjust_partial_route_blockage starts on Wed Feb 19 06:34:43 2025 with memory = 925.38 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### set_via_blocked starts on Wed Feb 19 06:34:43 2025 with memory = 925.38 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### copy_flow starts on Wed Feb 19 06:34:43 2025 with memory = 925.38 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] #Routing resource analysis is done on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### report_flow_cap starts on Wed Feb 19 06:34:43 2025 with memory = 925.38 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #  Resource Analysis:
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/19 06:34:43    210s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/19 06:34:43    210s] #  --------------------------------------------------------------
[02/19 06:34:43    210s] #  metal1         H         394           0         728     3.71%
[02/19 06:34:43    210s] #  metal2         V         305           0         728     0.00%
[02/19 06:34:43    210s] #  metal3         H         394           0         728     0.00%
[02/19 06:34:43    210s] #  metal4         V         206           0         728     1.79%
[02/19 06:34:43    210s] #  metal5         H         196           0         728     0.00%
[02/19 06:34:43    210s] #  metal6         V         206           0         728     1.79%
[02/19 06:34:43    210s] #  metal7         H          46          19         728    25.14%
[02/19 06:34:43    210s] #  metal8         V          50          18         728    21.84%
[02/19 06:34:43    210s] #  metal9         H          26           0         728     3.85%
[02/19 06:34:43    210s] #  metal10        V          28           0         728     0.00%
[02/19 06:34:43    210s] #  --------------------------------------------------------------
[02/19 06:34:43    210s] #  Total                   1851       5.49%        7280     5.81%
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### analyze_m2_tracks starts on Wed Feb 19 06:34:43 2025 with memory = 925.39 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### report_initial_resource starts on Wed Feb 19 06:34:43 2025 with memory = 925.39 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### mark_pg_pins_accessibility starts on Wed Feb 19 06:34:43 2025 with memory = 925.40 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### set_net_region starts on Wed Feb 19 06:34:43 2025 with memory = 925.40 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Global routing data preparation is done on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.41 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### prepare_level starts on Wed Feb 19 06:34:43 2025 with memory = 925.42 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init level 1 starts on Wed Feb 19 06:34:43 2025 with memory = 925.43 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:925.4 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### Level 1 hgrid = 28 X 26
[02/19 06:34:43    210s] ### prepare_level_flow starts on Wed Feb 19 06:34:43 2025 with memory = 925.47 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:925.5 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:925.5 MB, peak:971.6 MB
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Global routing initialization is done on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.48 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #start global routing iteration 1...
[02/19 06:34:43    210s] ### init_flow_edge starts on Wed Feb 19 06:34:43 2025 with memory = 925.53 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### routing at level 1 (topmost level) iter 0
[02/19 06:34:43    210s] ### measure_qor starts on Wed Feb 19 06:34:43 2025 with memory = 927.91 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### measure_congestion starts on Wed Feb 19 06:34:43 2025 with memory = 927.91 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:927.9 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:927.9 MB, peak:971.6 MB
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.89 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #start global routing iteration 2...
[02/19 06:34:43    210s] ### routing at level 1 (topmost level) iter 1
[02/19 06:34:43    210s] ### measure_qor starts on Wed Feb 19 06:34:43 2025 with memory = 927.99 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### measure_congestion starts on Wed Feb 19 06:34:43 2025 with memory = 927.99 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:928.0 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:928.0 MB, peak:971.6 MB
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.99 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### route_end starts on Wed Feb 19 06:34:43 2025 with memory = 928.00 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Total number of trivial nets (e.g. < 2 pins) = 28 (skipped).
[02/19 06:34:43    210s] #Total number of routable nets = 61.
[02/19 06:34:43    210s] #Total number of nets in the design = 89.
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #61 routable nets have only global wires.
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Routed nets constraints summary:
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #        Rules   Unconstrained  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #      Default              61  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #        Total              61  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Routing constraints summary of the whole design:
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #        Rules   Unconstrained  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #      Default              61  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #        Total              61  
[02/19 06:34:43    210s] #-----------------------------
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### cal_base_flow starts on Wed Feb 19 06:34:43 2025 with memory = 928.01 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_flow_edge starts on Wed Feb 19 06:34:43 2025 with memory = 928.01 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:928.0 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### cal_flow starts on Wed Feb 19 06:34:43 2025 with memory = 928.07 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### report_overcon starts on Wed Feb 19 06:34:43 2025 with memory = 928.09 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #                 OverCon          
[02/19 06:34:43    210s] #                  #Gcell    %Gcell
[02/19 06:34:43    210s] #     Layer           (1)   OverCon  Flow/Cap
[02/19 06:34:43    210s] #  ----------------------------------------------
[02/19 06:34:43    210s] #  metal1        0(0.00%)   (0.00%)     0.17  
[02/19 06:34:43    210s] #  metal2        0(0.00%)   (0.00%)     0.09  
[02/19 06:34:43    210s] #  metal3        0(0.00%)   (0.00%)     0.03  
[02/19 06:34:43    210s] #  metal4        0(0.00%)   (0.00%)     0.08  
[02/19 06:34:43    210s] #  metal5        0(0.00%)   (0.00%)     0.03  
[02/19 06:34:43    210s] #  metal6        0(0.00%)   (0.00%)     0.08  
[02/19 06:34:43    210s] #  metal7        0(0.00%)   (0.00%)     0.13  
[02/19 06:34:43    210s] #  metal8        0(0.00%)   (0.00%)     0.00  
[02/19 06:34:43    210s] #  metal9        0(0.00%)   (0.00%)     0.00  
[02/19 06:34:43    210s] #  metal10       0(0.00%)   (0.00%)     0.00  
[02/19 06:34:43    210s] #  ----------------------------------------------
[02/19 06:34:43    210s] #     Total      0(0.00%)   (0.00%)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/19 06:34:43    210s] #  Overflow after GR: 0.00% H + 0.00% V
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### cal_base_flow starts on Wed Feb 19 06:34:43 2025 with memory = 928.10 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_flow_edge starts on Wed Feb 19 06:34:43 2025 with memory = 928.10 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### cal_flow starts on Wed Feb 19 06:34:43 2025 with memory = 928.10 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### export_cong_map starts on Wed Feb 19 06:34:43 2025 with memory = 928.11 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### PDZT_Export::export_cong_map starts on Wed Feb 19 06:34:43 2025 with memory = 928.11 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### import_cong_map starts on Wed Feb 19 06:34:43 2025 with memory = 928.11 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #Hotspot report including placement blocked areas
[02/19 06:34:43    210s] OPERPROF: Starting HotSpotCal at level 1, MEM:1172.1M
[02/19 06:34:43    210s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:34:43    210s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/19 06:34:43    210s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:34:43    210s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:34:43    210s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:34:43    210s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[02/19 06:34:43    210s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:34:43    210s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/19 06:34:43    210s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:34:43    210s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:34:43    210s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:34:43    210s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/19 06:34:43    210s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1172.1M
[02/19 06:34:43    210s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:928.1 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### update starts on Wed Feb 19 06:34:43 2025 with memory = 928.12 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #Complete Global Routing.
[02/19 06:34:43    210s] #Total wire length = 267 um.
[02/19 06:34:43    210s] #Total half perimeter of net bounding box = 330 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal1 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal2 = 149 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal3 = 118 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:34:43    210s] #Total number of vias = 270
[02/19 06:34:43    210s] #Up-Via Summary (total 270):
[02/19 06:34:43    210s] #           
[02/19 06:34:43    210s] #-----------------------
[02/19 06:34:43    210s] # metal1            177
[02/19 06:34:43    210s] # metal2             93
[02/19 06:34:43    210s] #-----------------------
[02/19 06:34:43    210s] #                   270 
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### update cpu:00:00:00, real:00:00:00, mem:928.6 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### report_overcon starts on Wed Feb 19 06:34:43 2025 with memory = 928.56 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:928.6 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### report_overcon starts on Wed Feb 19 06:34:43 2025 with memory = 928.56 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #Max overcon = 0 track.
[02/19 06:34:43    210s] #Total overcon = 0.00%.
[02/19 06:34:43    210s] #Worst layer Gcell overcon rate = 0.00%.
[02/19 06:34:43    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:928.6 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### route_end cpu:00:00:00, real:00:00:00, mem:928.6 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### global_route design signature (8): route=360921880 net_attr=1835095021
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Global routing statistics:
[02/19 06:34:43    210s] #Cpu time = 00:00:00
[02/19 06:34:43    210s] #Elapsed time = 00:00:00
[02/19 06:34:43    210s] #Increased memory = 3.11 (MB)
[02/19 06:34:43    210s] #Total memory = 928.15 (MB)
[02/19 06:34:43    210s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Finished global routing on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### Time Record (Global Routing) is uninstalled.
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is installed.
[02/19 06:34:43    210s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:34:43    210s] ### track-assign external-init starts on Wed Feb 19 06:34:43 2025 with memory = 927.64 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### Time Record (Track Assignment) is installed.
[02/19 06:34:43    210s] ### Time Record (Track Assignment) is uninstalled.
[02/19 06:34:43    210s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:927.6 MB, peak:971.6 MB
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.65 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### track-assign engine-init starts on Wed Feb 19 06:34:43 2025 with memory = 927.66 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] ### Time Record (Track Assignment) is installed.
[02/19 06:34:43    210s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:927.7 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### track-assign core-engine starts on Wed Feb 19 06:34:43 2025 with memory = 927.70 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #Start Track Assignment.
[02/19 06:34:43    210s] #Done with 55 horizontal wires in 1 hboxes and 63 vertical wires in 1 hboxes.
[02/19 06:34:43    210s] #Done with 13 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[02/19 06:34:43    210s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Track assignment summary:
[02/19 06:34:43    210s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/19 06:34:43    210s] #------------------------------------------------------------------------
[02/19 06:34:43    210s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal2       153.30 	  0.05%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal3       115.50 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:34:43    210s] #------------------------------------------------------------------------
[02/19 06:34:43    210s] # All         268.80  	  0.03% 	  0.00% 	  0.00%
[02/19 06:34:43    210s] #Complete Track Assignment.
[02/19 06:34:43    210s] #Total wire length = 297 um.
[02/19 06:34:43    210s] #Total half perimeter of net bounding box = 330 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal1 = 18 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal2 = 150 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal3 = 129 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:34:43    210s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:34:43    210s] #Total number of vias = 270
[02/19 06:34:43    210s] #Up-Via Summary (total 270):
[02/19 06:34:43    210s] #           
[02/19 06:34:43    210s] #-----------------------
[02/19 06:34:43    210s] # metal1            177
[02/19 06:34:43    210s] # metal2             93
[02/19 06:34:43    210s] #-----------------------
[02/19 06:34:43    210s] #                   270 
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] ### track_assign design signature (11): route=1453005701
[02/19 06:34:43    210s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:928.2 MB, peak:971.6 MB
[02/19 06:34:43    210s] ### Time Record (Track Assignment) is uninstalled.
[02/19 06:34:43    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.95 (MB), peak = 971.57 (MB)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/19 06:34:43    210s] #Cpu time = 00:00:00
[02/19 06:34:43    210s] #Elapsed time = 00:00:00
[02/19 06:34:43    210s] #Increased memory = 8.71 (MB)
[02/19 06:34:43    210s] #Total memory = 927.95 (MB)
[02/19 06:34:43    210s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    210s] ### Time Record (Detail Routing) is installed.
[02/19 06:34:43    210s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:34:43    210s] #
[02/19 06:34:43    210s] #Start Detail Routing..
[02/19 06:34:43    210s] #start initial detail routing ...
[02/19 06:34:43    210s] ### Design has 0 dirty nets, has valid drcs
[02/19 06:34:43    211s] #   number of violations = 0
[02/19 06:34:43    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.94 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] #Complete Detail Routing.
[02/19 06:34:43    211s] #Total wire length = 311 um.
[02/19 06:34:43    211s] #Total half perimeter of net bounding box = 330 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal1 = 64 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal2 = 190 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal3 = 57 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:34:43    211s] #Total number of vias = 238
[02/19 06:34:43    211s] #Up-Via Summary (total 238):
[02/19 06:34:43    211s] #           
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] # metal1            184
[02/19 06:34:43    211s] # metal2             54
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] #                   238 
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Total number of DRC violations = 0
[02/19 06:34:43    211s] ### Time Record (Detail Routing) is uninstalled.
[02/19 06:34:43    211s] #Cpu time = 00:00:00
[02/19 06:34:43    211s] #Elapsed time = 00:00:00
[02/19 06:34:43    211s] #Increased memory = 3.88 (MB)
[02/19 06:34:43    211s] #Total memory = 931.83 (MB)
[02/19 06:34:43    211s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    211s] ### Time Record (Post Route Wire Spreading) is installed.
[02/19 06:34:43    211s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Start Post Route wire spreading..
[02/19 06:34:43    211s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Start DRC checking..
[02/19 06:34:43    211s] #   number of violations = 0
[02/19 06:34:43    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.79 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:34:43    211s] #Total number of DRC violations = 0
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Start data preparation for wire spreading...
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Data preparation is done on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] ### track-assign engine-init starts on Wed Feb 19 06:34:43 2025 with memory = 933.79 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:933.8 MB, peak:971.6 MB
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Start Post Route Wire Spread.
[02/19 06:34:43    211s] #Done with 4 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
[02/19 06:34:43    211s] #Complete Post Route Wire Spread.
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Total wire length = 317 um.
[02/19 06:34:43    211s] #Total half perimeter of net bounding box = 330 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal1 = 64 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal2 = 195 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal3 = 58 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:34:43    211s] #Total number of vias = 238
[02/19 06:34:43    211s] #Up-Via Summary (total 238):
[02/19 06:34:43    211s] #           
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] # metal1            184
[02/19 06:34:43    211s] # metal2             54
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] #                   238 
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #Start DRC checking..
[02/19 06:34:43    211s] #   number of violations = 0
[02/19 06:34:43    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.16 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:34:43    211s] #Total number of DRC violations = 0
[02/19 06:34:43    211s] #   number of violations = 0
[02/19 06:34:43    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.16 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:34:43    211s] #Total number of DRC violations = 0
[02/19 06:34:43    211s] #Post Route wire spread is done.
[02/19 06:34:43    211s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/19 06:34:43    211s] #Total wire length = 317 um.
[02/19 06:34:43    211s] #Total half perimeter of net bounding box = 330 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal1 = 64 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal2 = 195 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal3 = 58 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:34:43    211s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:34:43    211s] #Total number of vias = 238
[02/19 06:34:43    211s] #Up-Via Summary (total 238):
[02/19 06:34:43    211s] #           
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] # metal1            184
[02/19 06:34:43    211s] # metal2             54
[02/19 06:34:43    211s] #-----------------------
[02/19 06:34:43    211s] #                   238 
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #detailRoute Statistics:
[02/19 06:34:43    211s] #Cpu time = 00:00:00
[02/19 06:34:43    211s] #Elapsed time = 00:00:00
[02/19 06:34:43    211s] #Increased memory = 3.09 (MB)
[02/19 06:34:43    211s] #Total memory = 931.04 (MB)
[02/19 06:34:43    211s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    211s] ### global_detail_route design signature (29): route=656821083 flt_obj=0 vio=1905142130 shield_wire=1
[02/19 06:34:43    211s] ### Time Record (DB Export) is installed.
[02/19 06:34:43    211s] ### export design design signature (30): route=656821083 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1600320219 dirty_area=0, del_dirty_area=0 cell=714113385 placement=1798063644 pin_access=1289665432
[02/19 06:34:43    211s] ### Time Record (DB Export) is uninstalled.
[02/19 06:34:43    211s] ### Time Record (Post Callback) is installed.
[02/19 06:34:43    211s] ### Time Record (Post Callback) is uninstalled.
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] #globalDetailRoute statistics:
[02/19 06:34:43    211s] #Cpu time = 00:00:00
[02/19 06:34:43    211s] #Elapsed time = 00:00:00
[02/19 06:34:43    211s] #Increased memory = 23.14 (MB)
[02/19 06:34:43    211s] #Total memory = 941.43 (MB)
[02/19 06:34:43    211s] #Peak memory = 971.57 (MB)
[02/19 06:34:43    211s] #Number of warnings = 22
[02/19 06:34:43    211s] #Total number of warnings = 23
[02/19 06:34:43    211s] #Number of fails = 0
[02/19 06:34:43    211s] #Total number of fails = 0
[02/19 06:34:43    211s] #Complete globalDetailRoute on Wed Feb 19 06:34:43 2025
[02/19 06:34:43    211s] #
[02/19 06:34:43    211s] ### import design signature (31): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1289665432
[02/19 06:34:43    211s] ### Time Record (globalDetailRoute) is uninstalled.
[02/19 06:34:43    211s] #Default setup view is reset to worst.
[02/19 06:34:43    211s] #Default setup view is reset to worst.
[02/19 06:34:43    211s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.45 (MB), peak = 971.57 (MB)
[02/19 06:34:43    211s] 
[02/19 06:34:43    211s] *** Summary of all messages that are not suppressed in this session:
[02/19 06:34:43    211s] Severity  ID               Count  Summary                                  
[02/19 06:34:43    211s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/19 06:34:43    211s] *** Message Summary: 1 warning(s), 0 error(s)
[02/19 06:34:43    211s] 
[02/19 06:34:43    211s] ### Time Record (routeDesign) is uninstalled.
[02/19 06:34:43    211s] ### 
[02/19 06:34:43    211s] ###   Scalability Statistics
[02/19 06:34:43    211s] ### 
[02/19 06:34:43    211s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:34:43    211s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/19 06:34:43    211s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:34:43    211s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/19 06:34:43    211s] ###   Entire Command                |        00:00:00|        00:00:00|             0.9|
[02/19 06:34:43    211s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:34:43    211s] ### 
[02/19 06:34:49    211s] <CMD> zoomSelected -margin 50
[02/19 06:34:53    211s] <CMD> fit
[02/19 06:34:54    211s] <CMD> zoomBox 5.45900 15.05250 63.93500 41.97550
[02/19 06:35:01    212s] <CMD> zoomBox 2.01900 12.52050 70.81450 44.19450
[02/19 06:35:02    212s] <CMD> zoomBox -14.20150 5.74150 81.01700 49.58100
[02/19 06:35:04    212s] <CMD> zoomBox -23.85950 1.38850 88.16200 52.96450
[02/19 06:37:11    218s] <CMD> zoomBox -23.86000 27.17600 88.16200 78.75200
[02/19 06:37:12    218s] <CMD> zoomBox -73.09300 8.92600 141.50600 107.72950
[02/19 06:37:13    218s] <CMD> zoomBox -73.09300 18.80650 141.50600 117.61000
[02/19 06:37:13    218s] <CMD> zoomBox -73.09300 28.68700 141.50600 127.49050
[02/19 06:37:14    218s] <CMD> zoomSelected -margin 50
[02/19 06:37:17    218s] <CMD> fit
[02/19 06:37:18    218s] <CMD> zoomBox -36.91850 9.37700 94.86800 70.05300
[02/19 06:37:19    219s] <CMD> zoomSelected -margin 50
[02/19 06:37:22    219s] <CMD> zoomIn
[02/19 06:37:23    219s] <CMD> zoomBox 1.81850 27.91250 53.50050 51.70750
[02/19 06:37:25    219s] <CMD> gui_select -rect {36.52600 38.16800 36.37450 41.50250}
[02/19 06:37:33    219s] <CMD> zoomIn
[02/19 06:38:22    222s] <CMD> zoomSelected -margin 50
[02/19 06:38:26    222s] <CMD> fit
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -quiet -area
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -check_only -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/19 06:41:26    231s] <CMD> get_verify_drc_mode -limit -quiet
[02/19 06:41:28    231s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report RCA_8.drc.rpt -limit 1000
[02/19 06:41:28    231s] <CMD> verify_drc
[02/19 06:41:28    231s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/19 06:41:28    231s] #-report RCA_8.drc.rpt                   # string, default="", user setting
[02/19 06:41:28    231s]  *** Starting Verify DRC (MEM: 1170.9) ***
[02/19 06:41:28    231s] 
[02/19 06:41:28    231s]   VERIFY DRC ...... Starting Verification
[02/19 06:41:28    231s]   VERIFY DRC ...... Initializing
[02/19 06:41:28    231s]   VERIFY DRC ...... Deleting Existing Violations
[02/19 06:41:28    231s]   VERIFY DRC ...... Creating Sub-Areas
[02/19 06:41:28    231s]   VERIFY DRC ...... Using new threading
[02/19 06:41:28    231s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 57.950 55.160} 1 of 1
[02/19 06:41:28    231s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/19 06:41:28    231s] 
[02/19 06:41:28    231s]   Verification Complete : 0 Viols.
[02/19 06:41:28    231s] 
[02/19 06:41:28    231s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[02/19 06:41:28    231s] 
[02/19 06:41:28    231s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/19 06:42:19    233s] <CMD> getIoFlowFlag
[02/19 06:42:48    235s] <CMD> setIoFlowFlag 0
[02/19 06:42:48    235s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.925681036763 0.7 10.07 10.08 10.07 10.08
[02/19 06:42:48    235s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/19 06:42:48    235s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/19 06:42:48    235s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/19 06:42:48    235s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/19 06:42:48    235s] <CMD> uiSetTool select
[02/19 06:42:48    235s] <CMD> getIoFlowFlag
[02/19 06:42:48    235s] <CMD> fit
[02/19 06:42:50    235s] <CMD> setIoFlowFlag 0
[02/19 06:42:50    235s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.85020242915 0.69943 10.07 10.08 10.07 10.08
[02/19 06:42:50    235s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/19 06:42:50    235s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/19 06:42:50    235s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/19 06:42:50    235s] <CMD> uiSetTool select
[02/19 06:42:50    235s] <CMD> getIoFlowFlag
[02/19 06:42:50    235s] <CMD> fit
[02/19 06:42:51    235s] <CMD> zoomBox -13.44950 0.02550 53.08000 30.65650
[02/19 06:42:51    235s] <CMD> zoomBox -6.47500 1.44000 50.07550 27.47650
[02/19 06:42:52    235s] <CMD> zoomBox -31.31050 -3.59700 60.77350 38.79950
[02/19 06:42:53    235s] <CMD> zoomBox -42.66850 -5.90050 65.66650 43.97800
[02/19 06:42:53    235s] <CMD> zoomBox -56.03100 -8.61050 71.42250 50.07050
[02/19 06:42:55    235s] <CMD> zoomBox -49.52800 -4.14400 58.80800 45.73500
[02/19 06:43:05    236s] <CMD> clearGlobalNets
[02/19 06:43:05    236s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[02/19 06:43:05    236s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[02/19 06:43:37    238s] <CMD> clearGlobalNets
[02/19 06:43:37    238s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[02/19 06:43:37    238s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[02/19 06:43:44    238s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/19 06:43:44    238s] The ring targets are set to core/block ring wires.
[02/19 06:43:44    238s] addRing command will consider rows while creating rings.
[02/19 06:43:44    238s] addRing command will disallow rings to go over rows.
[02/19 06:43:44    238s] addRing command will ignore shorts while creating rings.
[02/19 06:43:44    238s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal7 bottom metal7 left metal8 right metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/19 06:43:44    238s] 
[02/19 06:43:44    238s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1173.9M)
[02/19 06:43:44    238s] Ring generation is complete.
[02/19 06:43:44    238s] vias are now being generated.
[02/19 06:43:44    238s] addRing created 8 wires.
[02/19 06:43:44    238s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/19 06:43:44    238s] +--------+----------------+----------------+
[02/19 06:43:44    238s] |  Layer |     Created    |     Deleted    |
[02/19 06:43:44    238s] +--------+----------------+----------------+
[02/19 06:43:44    238s] | metal7 |        4       |       NA       |
[02/19 06:43:44    238s] |  via7  |        8       |        0       |
[02/19 06:43:44    238s] | metal8 |        4       |       NA       |
[02/19 06:43:44    238s] +--------+----------------+----------------+
[02/19 06:44:02    239s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/19 06:44:02    239s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[02/19 06:44:02    239s] *** Begin SPECIAL ROUTE on Wed Feb 19 06:44:02 2025 ***
[02/19 06:44:02    239s] SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Projects/project1/Synthesis
[02/19 06:44:02    239s] SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s] Begin option processing ...
[02/19 06:44:02    239s] srouteConnectPowerBump set to false
[02/19 06:44:02    239s] routeSelectNet set to "VDD VSS"
[02/19 06:44:02    239s] routeSpecial set to true
[02/19 06:44:02    239s] srouteBlockPin set to "useLef"
[02/19 06:44:02    239s] srouteBottomLayerLimit set to 1
[02/19 06:44:02    239s] srouteBottomTargetLayerLimit set to 1
[02/19 06:44:02    239s] srouteConnectConverterPin set to false
[02/19 06:44:02    239s] srouteCrossoverViaBottomLayer set to 1
[02/19 06:44:02    239s] srouteCrossoverViaTopLayer set to 10
[02/19 06:44:02    239s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/19 06:44:02    239s] srouteFollowCorePinEnd set to 3
[02/19 06:44:02    239s] srouteJogControl set to "preferWithChanges differentLayer"
[02/19 06:44:02    239s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/19 06:44:02    239s] sroutePadPinAllPorts set to true
[02/19 06:44:02    239s] sroutePreserveExistingRoutes set to true
[02/19 06:44:02    239s] srouteRoutePowerBarPortOnBothDir set to true
[02/19 06:44:02    239s] srouteStopBlockPin set to "nearestTarget"
[02/19 06:44:02    239s] srouteTopLayerLimit set to 10
[02/19 06:44:02    239s] srouteTopTargetLayerLimit set to 10
[02/19 06:44:02    239s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2284.00 megs.
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s] Reading DB technology information...
[02/19 06:44:02    239s] Finished reading DB technology information.
[02/19 06:44:02    239s] Reading floorplan and netlist information...
[02/19 06:44:02    239s] Finished reading floorplan and netlist information.
[02/19 06:44:02    239s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/19 06:44:02    239s] Read in 134 macros, 10 used
[02/19 06:44:02    239s] Read in 60 components
[02/19 06:44:02    239s]   60 core components: 0 unplaced, 60 placed, 0 fixed
[02/19 06:44:02    239s] Read in 27 logical pins
[02/19 06:44:02    239s] Read in 27 nets
[02/19 06:44:02    239s] Read in 2 special nets, 2 routed
[02/19 06:44:02    239s] Read in 120 terminals
[02/19 06:44:02    239s] 2 nets selected.
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s] Begin power routing ...
[02/19 06:44:02    239s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/19 06:44:02    239s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/19 06:44:02    239s] Type 'man IMPSR-1256' for more detail.
[02/19 06:44:02    239s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/19 06:44:02    239s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/19 06:44:02    239s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/19 06:44:02    239s] Type 'man IMPSR-1256' for more detail.
[02/19 06:44:02    239s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[7\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[6\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[5\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[4\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[3\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[2\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance A_reg_reg\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[7\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[6\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[5\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[4\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[3\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[2\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance B_reg_reg\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance CIN_reg_reg is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance U19 is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance U21 is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance U22 is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (IMPSR-511):	instance U23 is not placed in the correct row, followpin rail may not be generated correctly for it.
[02/19 06:44:02    239s] **WARN: (EMS-27):	Message (IMPSR-511) has exceeded the current message display limit of 20.
[02/19 06:44:02    239s] To increase the message display limit, refer to the product command reference manual.
[02/19 06:44:02    239s] CPU time for FollowPin 0 seconds
[02/19 06:44:02    239s] CPU time for FollowPin 0 seconds
[02/19 06:44:02    239s]   Number of IO ports routed: 0
[02/19 06:44:02    239s]   Number of Block ports routed: 0
[02/19 06:44:02    239s]   Number of Stripe ports routed: 0
[02/19 06:44:02    239s]   Number of Core ports routed: 20
[02/19 06:44:02    239s]   Number of Pad ports routed: 0
[02/19 06:44:02    239s]   Number of Power Bump ports routed: 0
[02/19 06:44:02    239s]   Number of Followpin connections: 10
[02/19 06:44:02    239s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2286.00 megs.
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s] 
[02/19 06:44:02    239s]  Begin updating DB with routing results ...
[02/19 06:44:02    239s]  Updating DB with 0 via definition ...
[02/19 06:44:02    239s] sroute created 30 wires.
[02/19 06:44:02    239s] ViaGen created 140 vias, deleted 0 via to avoid violation.
[02/19 06:44:02    239s] +--------+----------------+----------------+
[02/19 06:44:02    239s] |  Layer |     Created    |     Deleted    |
[02/19 06:44:02    239s] +--------+----------------+----------------+
[02/19 06:44:02    239s] | metal1 |       30       |       NA       |
[02/19 06:44:02    239s] |  via1  |       20       |        0       |
[02/19 06:44:02    239s] |  via2  |       20       |        0       |
[02/19 06:44:02    239s] |  via3  |       20       |        0       |
[02/19 06:44:02    239s] |  via4  |       20       |        0       |
[02/19 06:44:02    239s] |  via5  |       20       |        0       |
[02/19 06:44:02    239s] |  via6  |       20       |        0       |
[02/19 06:44:02    239s] |  via7  |       20       |        0       |
[02/19 06:44:02    239s] +--------+----------------+----------------+
[02/19 06:44:20    240s] <CMD> setPlaceMode -fp false
[02/19 06:44:20    240s] <CMD> place_design
[02/19 06:44:20    240s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 17, percentage of missing scan cell = 0.00% (0 / 17)
[02/19 06:44:20    240s] 
[02/19 06:44:20    240s] pdi colorize_geometry "" ""
[02/19 06:44:20    240s] 
[02/19 06:44:20    240s] ### Time Record (colorize_geometry) is installed.
[02/19 06:44:20    240s] #Start colorize_geometry on Wed Feb 19 06:44:20 2025
[02/19 06:44:20    240s] #
[02/19 06:44:20    240s] ### Time Record (Pre Callback) is installed.
[02/19 06:44:20    240s] ### Time Record (Pre Callback) is uninstalled.
[02/19 06:44:20    240s] ### Time Record (DB Import) is installed.
[02/19 06:44:20    240s] ### import design signature (32): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=714113385 placement=1798063644 pin_access=1289665432
[02/19 06:44:20    240s] ### Time Record (DB Import) is uninstalled.
[02/19 06:44:20    240s] ### Time Record (DB Export) is installed.
[02/19 06:44:20    240s] ### export design design signature (33): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=714113385 placement=1798063644 pin_access=1289665432
[02/19 06:44:20    240s] ### Time Record (DB Export) is uninstalled.
[02/19 06:44:20    240s] ### Time Record (Post Callback) is installed.
[02/19 06:44:20    240s] ### Time Record (Post Callback) is uninstalled.
[02/19 06:44:20    240s] #
[02/19 06:44:20    240s] #colorize_geometry statistics:
[02/19 06:44:20    240s] #Cpu time = 00:00:00
[02/19 06:44:20    240s] #Elapsed time = 00:00:00
[02/19 06:44:20    240s] #Increased memory = -13.35 (MB)
[02/19 06:44:20    240s] #Total memory = 924.30 (MB)
[02/19 06:44:20    240s] #Peak memory = 971.57 (MB)
[02/19 06:44:20    240s] #Number of warnings = 0
[02/19 06:44:20    240s] #Total number of warnings = 23
[02/19 06:44:20    240s] #Number of fails = 0
[02/19 06:44:20    240s] #Total number of fails = 0
[02/19 06:44:20    240s] #Complete colorize_geometry on Wed Feb 19 06:44:20 2025
[02/19 06:44:20    240s] #
[02/19 06:44:20    240s] ### import design signature (34): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1289665432
[02/19 06:44:20    240s] ### Time Record (colorize_geometry) is uninstalled.
[02/19 06:44:20    240s] ### 
[02/19 06:44:20    240s] ###   Scalability Statistics
[02/19 06:44:20    240s] ### 
[02/19 06:44:20    240s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:44:20    240s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/19 06:44:20    240s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:44:20    240s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/19 06:44:20    240s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/19 06:44:20    240s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/19 06:44:20    240s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/19 06:44:20    240s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[02/19 06:44:20    240s] ### ------------------------+----------------+----------------+----------------+
[02/19 06:44:20    240s] ### 
[02/19 06:44:20    240s] *** Starting placeDesign default flow ***
[02/19 06:44:20    240s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=1167.1M
[02/19 06:44:20    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=1167.1M
[02/19 06:44:20    240s] *** Start deleteBufferTree ***
[02/19 06:44:20    240s] Info: Detect buffers to remove automatically.
[02/19 06:44:20    240s] Analyzing netlist ...
[02/19 06:44:20    240s] Updating netlist
[02/19 06:44:20    240s] 
[02/19 06:44:20    240s] *summary: 0 instances (buffers/inverters) removed
[02/19 06:44:20    240s] *** Finish deleteBufferTree (0:00:00.0) ***
[02/19 06:44:20    240s] **INFO: Enable pre-place timing setting for timing analysis
[02/19 06:44:20    240s] Set Using Default Delay Limit as 101.
[02/19 06:44:20    240s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/19 06:44:20    240s] Set Default Net Delay as 0 ps.
[02/19 06:44:20    240s] Set Default Net Load as 0 pF. 
[02/19 06:44:20    240s] **INFO: Analyzing IO path groups for slack adjustment
[02/19 06:44:20    240s] Effort level <high> specified for reg2reg_tmp.22452 path_group
[02/19 06:44:20    240s] AAE DB initialization (MEM=1196.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/19 06:44:20    240s] #################################################################################
[02/19 06:44:20    240s] # Design Stage: PreRoute
[02/19 06:44:20    240s] # Design Name: RCA_8
[02/19 06:44:20    240s] # Design Mode: 90nm
[02/19 06:44:20    240s] # Analysis Mode: MMMC Non-OCV 
[02/19 06:44:20    240s] # Parasitics Mode: No SPEF/RCDB
[02/19 06:44:20    240s] # Signoff Settings: SI Off 
[02/19 06:44:20    240s] #################################################################################
[02/19 06:44:20    240s] Calculate delays in BcWc mode...
[02/19 06:44:20    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1196.7M, InitMEM = 1196.7M)
[02/19 06:44:20    240s] Start delay calculation (fullDC) (1 T). (MEM=1196.69)
[02/19 06:44:20    240s] LayerId::1 widthSet size::1
[02/19 06:44:20    240s] LayerId::2 widthSet size::1
[02/19 06:44:20    240s] LayerId::3 widthSet size::1
[02/19 06:44:20    240s] LayerId::4 widthSet size::1
[02/19 06:44:20    240s] LayerId::5 widthSet size::1
[02/19 06:44:20    240s] LayerId::6 widthSet size::1
[02/19 06:44:20    240s] LayerId::7 widthSet size::1
[02/19 06:44:20    240s] LayerId::8 widthSet size::1
[02/19 06:44:20    240s] LayerId::9 widthSet size::1
[02/19 06:44:20    240s] LayerId::10 widthSet size::1
[02/19 06:44:20    240s] Updating RC grid for preRoute extraction ...
[02/19 06:44:20    240s] Initializing multi-corner resistance tables ...
[02/19 06:44:20    240s] **Info: Trial Route has Max Route Layer 15/10.
[02/19 06:44:20    240s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/19 06:44:20    240s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226551 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[02/19 06:44:20    240s] Start AAE Lib Loading. (MEM=1212.89)
[02/19 06:44:20    240s] End AAE Lib Loading. (MEM=1222.43 CPU=0:00:00.0 Real=0:00:00.0)
[02/19 06:44:20    240s] End AAE Lib Interpolated Model. (MEM=1222.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:44:20    240s] First Iteration Infinite Tw... 
[02/19 06:44:20    240s] Total number of fetched objects 95
[02/19 06:44:20    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:44:20    240s] End delay calculation. (MEM=1255.66 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:44:20    240s] End delay calculation (fullDC). (MEM=1228.58 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:44:20    240s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1228.6M) ***
[02/19 06:44:20    240s] **INFO: Disable pre-place timing setting for timing analysis
[02/19 06:44:20    240s] Set Using Default Delay Limit as 1000.
[02/19 06:44:20    240s] Set Default Net Delay as 1000 ps.
[02/19 06:44:20    240s] Set Default Net Load as 0.5 pF. 
[02/19 06:44:20    240s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/19 06:44:20    240s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1214.4M
[02/19 06:44:20    240s] Deleted 0 physical inst  (cell - / prefix -).
[02/19 06:44:20    240s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1214.4M
[02/19 06:44:20    240s] INFO: #ExclusiveGroups=0
[02/19 06:44:20    240s] INFO: There are no Exclusive Groups.
[02/19 06:44:20    240s] *** Starting "NanoPlace(TM) placement v#2 (mem=1214.4M)" ...
[02/19 06:44:21    241s] *** Build Buffered Sizing Timing Model
[02/19 06:44:21    241s] (cpu=0:00:00.5 mem=1214.4M) ***
[02/19 06:44:21    241s] *** Build Virtual Sizing Timing Model
[02/19 06:44:21    241s] (cpu=0:00:00.6 mem=1222.4M) ***
[02/19 06:44:21    241s] No user-set net weight.
[02/19 06:44:21    241s] Net fanout histogram:
[02/19 06:44:21    241s] 2		: 58 (66.7%) nets
[02/19 06:44:21    241s] 3		: 15 (17.2%) nets
[02/19 06:44:21    241s] 4     -	14	: 13 (14.9%) nets
[02/19 06:44:21    241s] 15    -	39	: 1 (1.1%) nets
[02/19 06:44:21    241s] 40    -	79	: 0 (0.0%) nets
[02/19 06:44:21    241s] 80    -	159	: 0 (0.0%) nets
[02/19 06:44:21    241s] 160   -	319	: 0 (0.0%) nets
[02/19 06:44:21    241s] 320   -	639	: 0 (0.0%) nets
[02/19 06:44:21    241s] 640   -	1279	: 0 (0.0%) nets
[02/19 06:44:21    241s] 1280  -	2559	: 0 (0.0%) nets
[02/19 06:44:21    241s] 2560  -	5119	: 0 (0.0%) nets
[02/19 06:44:21    241s] 5120+		: 0 (0.0%) nets
[02/19 06:44:21    241s] no activity file in design. spp won't run.
[02/19 06:44:21    241s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/19 06:44:21    241s] Scan chains were not defined.
[02/19 06:44:21    241s] All LLGs are deleted
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1222.4M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1222.4M
[02/19 06:44:21    241s] #std cell=60 (0 fixed + 60 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
[02/19 06:44:21    241s] #ioInst=0 #net=87 #term=233 #term/net=2.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
[02/19 06:44:21    241s] stdCell: 60 single + 0 double + 0 multi
[02/19 06:44:21    241s] Total standard cell length = 0.0933 (mm), area = 0.0001 (mm^2)
[02/19 06:44:21    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1222.4M
[02/19 06:44:21    241s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1222.4M
[02/19 06:44:21    241s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:44:21    241s] SiteArray: non-trimmed site array dimensions = 9 x 78
[02/19 06:44:21    241s] SiteArray: use 12,288 bytes
[02/19 06:44:21    241s] SiteArray: current memory after site array memory allocation 1254.4M
[02/19 06:44:21    241s] SiteArray: FP blocked sites are writable
[02/19 06:44:21    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:44:21    241s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF: Starting pre-place ADS at level 1, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] ADSU 0.699 -> 0.750. GS 11.200
[02/19 06:44:21    241s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] Average module density = 0.750.
[02/19 06:44:21    241s] Density for the design = 0.750.
[02/19 06:44:21    241s]        = stdcell_area 491 sites (131 um^2) / alloc_area 655 sites (174 um^2).
[02/19 06:44:21    241s] Pin Density = 0.3319.
[02/19 06:44:21    241s]             = total # of pins 233 / total area 702.
[02/19 06:44:21    241s] OPERPROF: Starting spMPad at level 1, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:   Starting spContextMPad at level 2, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] Initial padding reaches pin density 0.625 for top
[02/19 06:44:21    241s] InitPadU 0.750 -> 0.849 for top
[02/19 06:44:21    241s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1254.4M
[02/19 06:44:21    241s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1254.4M
[02/19 06:44:21    241s] === lastAutoLevel = 4 
[02/19 06:44:21    241s] OPERPROF: Starting spInitNetWt at level 1, MEM:1254.4M
[02/19 06:44:21    241s] 0 delay mode for cte enabled initNetWt.
[02/19 06:44:21    241s] no activity file in design. spp won't run.
[02/19 06:44:21    241s] [spp] 0
[02/19 06:44:21    241s] [adp] 0:1:1:3
[02/19 06:44:21    241s] 0 delay mode for cte disabled initNetWt.
[02/19 06:44:21    241s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.030, REAL:0.026, MEM:1252.4M
[02/19 06:44:21    241s] Clock gating cells determined by native netlist tracing.
[02/19 06:44:21    241s] no activity file in design. spp won't run.
[02/19 06:44:21    241s] no activity file in design. spp won't run.
[02/19 06:44:21    241s] Effort level <high> specified for reg2reg path_group
[02/19 06:44:21    241s] OPERPROF: Starting npMain at level 1, MEM:1252.4M
[02/19 06:44:21    241s] OPERPROF:   Starting npPlace at level 2, MEM:1252.4M
[02/19 06:44:21    241s] Iteration  1: Total net bbox = 4.002e-14 (0.00e+00 4.00e-14)
[02/19 06:44:21    241s]               Est.  stn bbox = 4.002e-14 (0.00e+00 4.00e-14)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1209.4M
[02/19 06:44:21    241s] Iteration  2: Total net bbox = 4.002e-14 (0.00e+00 4.00e-14)
[02/19 06:44:21    241s]               Est.  stn bbox = 4.002e-14 (0.00e+00 4.00e-14)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1209.4M
[02/19 06:44:21    241s] Iteration  3: Total net bbox = 5.462e-01 (4.00e-01 1.46e-01)
[02/19 06:44:21    241s]               Est.  stn bbox = 6.135e-01 (4.54e-01 1.60e-01)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.8M
[02/19 06:44:21    241s] Total number of setup views is 1.
[02/19 06:44:21    241s] Total number of active setup views is 1.
[02/19 06:44:21    241s] Active setup views:
[02/19 06:44:21    241s]     worst
[02/19 06:44:21    241s] Iteration  4: Total net bbox = 8.705e+01 (5.48e+01 3.23e+01)
[02/19 06:44:21    241s]               Est.  stn bbox = 9.979e+01 (6.18e+01 3.80e+01)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.8M
[02/19 06:44:21    241s] Iteration  5: Total net bbox = 1.803e+02 (9.88e+01 8.16e+01)
[02/19 06:44:21    241s]               Est.  stn bbox = 1.984e+02 (1.08e+02 9.04e+01)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.8M
[02/19 06:44:21    241s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.016, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.018, MEM:1210.8M
[02/19 06:44:21    241s] [adp] clock
[02/19 06:44:21    241s] [adp] weight, nr nets, wire length
[02/19 06:44:21    241s] [adp]      0        1  44.913000
[02/19 06:44:21    241s] [adp] data
[02/19 06:44:21    241s] [adp] weight, nr nets, wire length
[02/19 06:44:21    241s] [adp]      0       86  1072.402500
[02/19 06:44:21    241s] [adp] 0.000000|0.000000|0.000000
[02/19 06:44:21    241s] Iteration  6: Total net bbox = 1.117e+03 (5.88e+02 5.29e+02)
[02/19 06:44:21    241s]               Est.  stn bbox = 1.151e+03 (6.06e+02 5.45e+02)
[02/19 06:44:21    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.8M
[02/19 06:44:21    241s] *** cost = 1.117e+03 (5.88e+02 5.29e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[02/19 06:44:21    241s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[02/19 06:44:21    241s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[02/19 06:44:21    241s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/19 06:44:21    241s] Type 'man IMPSP-9025' for more detail.
[02/19 06:44:21    241s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1210.8M
[02/19 06:44:21    241s] #spOpts: mergeVia=F 
[02/19 06:44:21    241s] All LLGs are deleted
[02/19 06:44:21    241s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1210.8M
[02/19 06:44:21    241s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:44:21    241s] Fast DP-INIT is on for default
[02/19 06:44:21    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:44:21    241s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.005, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:       Starting CMU at level 4, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1210.8M
[02/19 06:44:21    241s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB).
[02/19 06:44:21    241s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.006, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.006, MEM:1210.8M
[02/19 06:44:21    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22452.2
[02/19 06:44:21    241s] OPERPROF: Starting RefinePlace at level 1, MEM:1210.8M
[02/19 06:44:21    241s] *** Starting refinePlace (0:04:01 mem=1210.8M) ***
[02/19 06:44:21    241s] Total net bbox length = 1.117e+03 (5.884e+02 5.289e+02) (ext = 9.101e+02)
[02/19 06:44:21    241s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/19 06:44:21    241s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1210.8M
[02/19 06:44:21    241s] Starting refinePlace ...
[02/19 06:44:21    241s] ** Cut row section cpu time 0:00:00.0.
[02/19 06:44:21    241s]    Spread Effort: high, standalone mode, useDDP on.
[02/19 06:44:21    241s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB) @(0:04:01 - 0:04:01).
[02/19 06:44:21    241s] Move report: preRPlace moves 60 insts, mean move: 0.77 um, max move: 1.81 um
[02/19 06:44:21    241s] 	Max move on inst (U62): (22.28, 17.06) --> (21.85, 15.68)
[02/19 06:44:21    241s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[02/19 06:44:21    241s] wireLenOptFixPriorityInst 0 inst fixed
[02/19 06:44:21    241s] Placement tweakage begins.
[02/19 06:44:21    241s] wire length = 2.665e+02
[02/19 06:44:21    241s] wire length = 2.435e+02
[02/19 06:44:21    241s] Placement tweakage ends.
[02/19 06:44:21    241s] Move report: tweak moves 13 insts, mean move: 1.46 um, max move: 3.80 um
[02/19 06:44:21    241s] 	Max move on inst (U27): (19.95, 17.08) --> (23.75, 17.08)
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/19 06:44:21    241s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/19 06:44:21    241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB) @(0:04:01 - 0:04:01).
[02/19 06:44:21    241s] Move report: Detail placement moves 60 insts, mean move: 0.94 um, max move: 4.55 um
[02/19 06:44:21    241s] 	Max move on inst (U27): (19.35, 16.93) --> (23.75, 17.08)
[02/19 06:44:21    241s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.8MB
[02/19 06:44:21    241s] Statistics of distance of Instance movement in refine placement:
[02/19 06:44:21    241s]   maximum (X+Y) =         4.55 um
[02/19 06:44:21    241s]   inst (U27) with max move: (19.35, 16.9265) -> (23.75, 17.08)
[02/19 06:44:21    241s]   mean    (X+Y) =         0.94 um
[02/19 06:44:21    241s] Summary Report:
[02/19 06:44:21    241s] Instances move: 60 (out of 60 movable)
[02/19 06:44:21    241s] Instances flipped: 0
[02/19 06:44:21    241s] Mean displacement: 0.94 um
[02/19 06:44:21    241s] Max displacement: 4.55 um (Instance: U27) (19.35, 16.9265) -> (23.75, 17.08)
[02/19 06:44:21    241s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
[02/19 06:44:21    241s] Total instances moved : 60
[02/19 06:44:21    241s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1210.8M
[02/19 06:44:21    241s] Total net bbox length = 1.121e+03 (5.750e+02 5.460e+02) (ext = 9.141e+02)
[02/19 06:44:21    241s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.8MB
[02/19 06:44:21    241s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB) @(0:04:01 - 0:04:01).
[02/19 06:44:21    241s] *** Finished refinePlace (0:04:01 mem=1210.8M) ***
[02/19 06:44:21    241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22452.2
[02/19 06:44:21    241s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] All LLGs are deleted
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] *** End of Placement (cpu=0:00:00.7, real=0:00:01.0, mem=1210.8M) ***
[02/19 06:44:21    241s] #spOpts: mergeVia=F 
[02/19 06:44:21    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1210.8M
[02/19 06:44:21    241s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:44:21    241s] Fast DP-INIT is on for default
[02/19 06:44:21    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/19 06:44:21    241s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[02/19 06:44:21    241s] Density distribution unevenness ratio = 0.240%
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] All LLGs are deleted
[02/19 06:44:21    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1210.8M
[02/19 06:44:21    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1210.8M
[02/19 06:44:21    241s] *** Free Virtual Timing Model ...(mem=1210.8M)
[02/19 06:44:21    241s] **INFO: Enable pre-place timing setting for timing analysis
[02/19 06:44:21    241s] Set Using Default Delay Limit as 101.
[02/19 06:44:21    241s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/19 06:44:21    241s] Set Default Net Delay as 0 ps.
[02/19 06:44:21    241s] Set Default Net Load as 0 pF. 
[02/19 06:44:21    241s] **INFO: Analyzing IO path groups for slack adjustment
[02/19 06:44:21    241s] Effort level <high> specified for reg2reg_tmp.22452 path_group
[02/19 06:44:21    241s] #################################################################################
[02/19 06:44:21    241s] # Design Stage: PreRoute
[02/19 06:44:21    241s] # Design Name: RCA_8
[02/19 06:44:21    241s] # Design Mode: 90nm
[02/19 06:44:21    241s] # Analysis Mode: MMMC Non-OCV 
[02/19 06:44:21    241s] # Parasitics Mode: No SPEF/RCDB
[02/19 06:44:21    241s] # Signoff Settings: SI Off 
[02/19 06:44:21    241s] #################################################################################
[02/19 06:44:21    241s] Calculate delays in BcWc mode...
[02/19 06:44:21    241s] Topological Sorting (REAL = 0:00:00.0, MEM = 1202.8M, InitMEM = 1202.8M)
[02/19 06:44:21    241s] Start delay calculation (fullDC) (1 T). (MEM=1202.78)
[02/19 06:44:21    241s] End AAE Lib Interpolated Model. (MEM=1218.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:44:21    241s] Total number of fetched objects 95
[02/19 06:44:21    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/19 06:44:21    241s] End delay calculation. (MEM=1235.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:44:21    241s] End delay calculation (fullDC). (MEM=1235.68 CPU=0:00:00.0 REAL=0:00:00.0)
[02/19 06:44:21    241s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1235.7M) ***
[02/19 06:44:21    241s] **INFO: Disable pre-place timing setting for timing analysis
[02/19 06:44:21    241s] Set Using Default Delay Limit as 1000.
[02/19 06:44:21    241s] Set Default Net Delay as 1000 ps.
[02/19 06:44:21    241s] Set Default Net Load as 0.5 pF. 
[02/19 06:44:21    241s] Info: Disable timing driven in postCTS congRepair.
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] Starting congRepair ...
[02/19 06:44:21    241s] User Input Parameters:
[02/19 06:44:21    241s] - Congestion Driven    : On
[02/19 06:44:21    241s] - Timing Driven        : Off
[02/19 06:44:21    241s] - Area-Violation Based : On
[02/19 06:44:21    241s] - Start Rollback Level : -5
[02/19 06:44:21    241s] - Legalized            : On
[02/19 06:44:21    241s] - Window Based         : Off
[02/19 06:44:21    241s] - eDen incr mode       : Off
[02/19 06:44:21    241s] - Small incr mode      : Off
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] Collecting buffer chain nets ...
[02/19 06:44:21    241s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1221.5M
[02/19 06:44:21    241s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1221.5M
[02/19 06:44:21    241s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1221.5M
[02/19 06:44:21    241s] Starting Early Global Route congestion estimation: mem = 1221.5M
[02/19 06:44:21    241s] (I)       Started Loading and Dumping File ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Reading DB...
[02/19 06:44:21    241s] (I)       Read data from FE... (mem=1221.5M)
[02/19 06:44:21    241s] (I)       Read nodes and places... (mem=1221.5M)
[02/19 06:44:21    241s] (I)       Done Read nodes and places (cpu=0.000s, mem=1221.5M)
[02/19 06:44:21    241s] (I)       Read nets... (mem=1221.5M)
[02/19 06:44:21    241s] (I)       Done Read nets (cpu=0.000s, mem=1221.5M)
[02/19 06:44:21    241s] (I)       Done Read data from FE (cpu=0.000s, mem=1221.5M)
[02/19 06:44:21    241s] (I)       before initializing RouteDB syMemory usage = 1221.5 MB
[02/19 06:44:21    241s] (I)       == Non-default Options ==
[02/19 06:44:21    241s] (I)       Maximum routing layer                              : 10
[02/19 06:44:21    241s] (I)       Use non-blocking free Dbs wires                    : false
[02/19 06:44:21    241s] (I)       Counted 186 PG shapes. We will not process PG shapes layer by layer.
[02/19 06:44:21    241s] (I)       Use row-based GCell size
[02/19 06:44:21    241s] (I)       GCell unit size  : 2800
[02/19 06:44:21    241s] (I)       GCell multiplier : 1
[02/19 06:44:21    241s] (I)       build grid graph
[02/19 06:44:21    241s] (I)       build grid graph start
[02/19 06:44:21    241s] [NR-eGR] Track table information for default rule: 
[02/19 06:44:21    241s] [NR-eGR] metal1 has no routable track
[02/19 06:44:21    241s] [NR-eGR] metal2 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal3 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal4 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal5 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal6 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal7 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal8 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal9 has single uniform track structure
[02/19 06:44:21    241s] [NR-eGR] metal10 has single uniform track structure
[02/19 06:44:21    241s] (I)       build grid graph end
[02/19 06:44:21    241s] (I)       ===========================================================================
[02/19 06:44:21    241s] (I)       == Report All Rule Vias ==
[02/19 06:44:21    241s] (I)       ===========================================================================
[02/19 06:44:21    241s] (I)        Via Rule : (Default)
[02/19 06:44:21    241s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/19 06:44:21    241s] (I)       ---------------------------------------------------------------------------
[02/19 06:44:21    241s] (I)        1    9 : via1_8                      8 : via1_7                   
[02/19 06:44:21    241s] (I)        2   10 : via2_8                     12 : via2_5                   
[02/19 06:44:21    241s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/19 06:44:21    241s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/19 06:44:21    241s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/19 06:44:21    241s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/19 06:44:21    241s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/19 06:44:21    241s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/19 06:44:21    241s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/19 06:44:21    241s] (I)       ===========================================================================
[02/19 06:44:21    241s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Num PG vias on layer 2 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 3 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 4 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 5 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 6 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 7 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 8 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 9 : 0
[02/19 06:44:21    241s] (I)       Num PG vias on layer 10 : 0
[02/19 06:44:21    241s] [NR-eGR] Read 284 PG shapes
[02/19 06:44:21    241s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] [NR-eGR] #Routing Blockages  : 0
[02/19 06:44:21    241s] [NR-eGR] #Instance Blockages : 0
[02/19 06:44:21    241s] [NR-eGR] #PG Blockages       : 284
[02/19 06:44:21    241s] [NR-eGR] #Halo Blockages     : 0
[02/19 06:44:21    241s] [NR-eGR] #Boundary Blockages : 0
[02/19 06:44:21    241s] (I)       Design has 0 blackboxes considered as all layer blockages.
[02/19 06:44:21    241s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/19 06:44:21    241s] (I)       readDataFromPlaceDB
[02/19 06:44:21    241s] (I)       Read net information..
[02/19 06:44:21    241s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[02/19 06:44:21    241s] (I)       Read testcase time = 0.000 seconds
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] (I)       early_global_route_priority property id does not exist.
[02/19 06:44:21    241s] (I)       Start initializing grid graph
[02/19 06:44:21    241s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[02/19 06:44:21    241s] (I)       End initializing grid graph
[02/19 06:44:21    241s] (I)       Model blockages into capacity
[02/19 06:44:21    241s] (I)       Read Num Blocks=284  Num Prerouted Wires=0  Num CS=0
[02/19 06:44:21    241s] (I)       Started Modeling ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Layer 1 (V) : #blockages 40 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 2 (H) : #blockages 40 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 3 (V) : #blockages 40 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 4 (H) : #blockages 40 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 5 (V) : #blockages 40 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 6 (H) : #blockages 52 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 7 (V) : #blockages 32 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[02/19 06:44:21    241s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[02/19 06:44:21    241s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       -- layer congestion ratio --
[02/19 06:44:21    241s] (I)       Layer 1 : 0.100000
[02/19 06:44:21    241s] (I)       Layer 2 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 3 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 4 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 5 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 6 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 7 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 8 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 9 : 0.700000
[02/19 06:44:21    241s] (I)       Layer 10 : 0.700000
[02/19 06:44:21    241s] (I)       ----------------------------
[02/19 06:44:21    241s] (I)       Number of ignored nets = 0
[02/19 06:44:21    241s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of clock nets = 1.  Ignored: No
[02/19 06:44:21    241s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of special nets = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/19 06:44:21    241s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/19 06:44:21    241s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/19 06:44:21    241s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/19 06:44:21    241s] (I)       Before initializing Early Global Route syMemory usage = 1221.5 MB
[02/19 06:44:21    241s] (I)       Ndr track 0 does not exist
[02/19 06:44:21    241s] (I)       ---------------------Grid Graph Info--------------------
[02/19 06:44:21    241s] (I)       Routing area        : (0, 0) - (69920, 65520)
[02/19 06:44:21    241s] (I)       Core area           : (20140, 20160) - (49780, 45360)
[02/19 06:44:21    241s] (I)       Site width          :   380  (dbu)
[02/19 06:44:21    241s] (I)       Row height          :  2800  (dbu)
[02/19 06:44:21    241s] (I)       GCell width         :  2800  (dbu)
[02/19 06:44:21    241s] (I)       GCell height        :  2800  (dbu)
[02/19 06:44:21    241s] (I)       Grid                :    25    24    10
[02/19 06:44:21    241s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/19 06:44:21    241s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/19 06:44:21    241s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/19 06:44:21    241s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/19 06:44:21    241s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/19 06:44:21    241s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/19 06:44:21    241s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/19 06:44:21    241s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[02/19 06:44:21    241s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/19 06:44:21    241s] (I)       Total num of tracks :     0   184   234   124   116   124    38    41    19    20
[02/19 06:44:21    241s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/19 06:44:21    241s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/19 06:44:21    241s] (I)       --------------------------------------------------------
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] [NR-eGR] ============ Routing rule table ============
[02/19 06:44:21    241s] [NR-eGR] Rule id: 0  Nets: 61 
[02/19 06:44:21    241s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/19 06:44:21    241s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/19 06:44:21    241s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:44:21    241s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/19 06:44:21    241s] [NR-eGR] ========================================
[02/19 06:44:21    241s] [NR-eGR] 
[02/19 06:44:21    241s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer2 : = 432 / 4416 (9.78%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer3 : = 100 / 5850 (1.71%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer4 : = 310 / 2976 (10.42%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer5 : = 100 / 2900 (3.45%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer6 : = 360 / 2976 (12.10%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer7 : = 413 / 950 (43.47%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer8 : = 267 / 984 (27.13%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer9 : = 0 / 475 (0.00%)
[02/19 06:44:21    241s] (I)       blocked tracks on layer10 : = 0 / 480 (0.00%)
[02/19 06:44:21    241s] (I)       After initializing Early Global Route syMemory usage = 1221.5 MB
[02/19 06:44:21    241s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Reset routing kernel
[02/19 06:44:21    241s] (I)       Started Global Routing ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       ============= Initialization =============
[02/19 06:44:21    241s] (I)       totalPins=180  totalGlobalPin=161 (89.44%)
[02/19 06:44:21    241s] (I)       Started Net group 1 ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Started Build MST ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Generate topology with single threads
[02/19 06:44:21    241s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       total 2D Cap : 20721 = (9604 H, 11117 V)
[02/19 06:44:21    241s] [NR-eGR] Layer group 1: route 61 net(s) in layer range [2, 10]
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1a Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1a ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Started Pattern routing ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Usage: 163 = (84 H, 79 V) = (0.87% H, 0.71% V) = (1.176e+02um H, 1.106e+02um V)
[02/19 06:44:21    241s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1b Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1b ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Usage: 163 = (84 H, 79 V) = (0.87% H, 0.71% V) = (1.176e+02um H, 1.106e+02um V)
[02/19 06:44:21    241s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.282000e+02um
[02/19 06:44:21    241s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1c Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1c ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Usage: 163 = (84 H, 79 V) = (0.87% H, 0.71% V) = (1.176e+02um H, 1.106e+02um V)
[02/19 06:44:21    241s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1d Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1d ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Usage: 163 = (84 H, 79 V) = (0.87% H, 0.71% V) = (1.176e+02um H, 1.106e+02um V)
[02/19 06:44:21    241s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1e Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1e ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Started Route legalization ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Usage: 163 = (84 H, 79 V) = (0.87% H, 0.71% V) = (1.176e+02um H, 1.106e+02um V)
[02/19 06:44:21    241s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.282000e+02um
[02/19 06:44:21    241s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Started Layer assignment ( Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.48 MB )
[02/19 06:44:21    241s] (I)       Running layer assignment with 1 threads
[02/19 06:44:21    241s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] (I)       ============  Phase 1l Route ============
[02/19 06:44:21    241s] (I)       Started Phase 1l ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       
[02/19 06:44:21    241s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/19 06:44:21    241s] [NR-eGR]                        OverCon            
[02/19 06:44:21    241s] [NR-eGR]                         #Gcell     %Gcell
[02/19 06:44:21    241s] [NR-eGR]       Layer                (0)    OverCon 
[02/19 06:44:21    241s] [NR-eGR] ----------------------------------------------
[02/19 06:44:21    241s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR] ----------------------------------------------
[02/19 06:44:21    241s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/19 06:44:21    241s] [NR-eGR] 
[02/19 06:44:21    241s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       total 2D Cap : 20815 = (9618 H, 11197 V)
[02/19 06:44:21    241s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[02/19 06:44:21    241s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/19 06:44:21    241s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1229.5M
[02/19 06:44:21    241s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.004, MEM:1229.5M
[02/19 06:44:21    241s] OPERPROF: Starting HotSpotCal at level 1, MEM:1229.5M
[02/19 06:44:21    241s] [hotspot] +------------+---------------+---------------+
[02/19 06:44:21    241s] [hotspot] |            |   max hotspot | total hotspot |
[02/19 06:44:21    241s] [hotspot] +------------+---------------+---------------+
[02/19 06:44:21    241s] [hotspot] | normalized |          0.00 |          0.00 |
[02/19 06:44:21    241s] [hotspot] +------------+---------------+---------------+
[02/19 06:44:21    241s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:44:21    241s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/19 06:44:21    241s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1229.5M
[02/19 06:44:21    241s] Skipped repairing congestion.
[02/19 06:44:21    241s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1229.5M
[02/19 06:44:21    241s] Starting Early Global Route wiring: mem = 1229.5M
[02/19 06:44:21    241s] (I)       ============= track Assignment ============
[02/19 06:44:21    241s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Started Track Assignment ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[02/19 06:44:21    241s] (I)       Running track assignment with 1 threads
[02/19 06:44:21    241s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] (I)       Run Multi-thread track assignment
[02/19 06:44:21    241s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Started Export DB wires ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Started Export all nets ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Started Set wire vias ( Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.48 MB )
[02/19 06:44:21    241s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:44:21    241s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 180
[02/19 06:44:21    241s] [NR-eGR] metal2  (2V) length: 1.171750e+02um, number of vias: 217
[02/19 06:44:21    241s] [NR-eGR] metal3  (3H) length: 1.227400e+02um, number of vias: 31
[02/19 06:44:21    241s] [NR-eGR] metal4  (4V) length: 2.191000e+01um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/19 06:44:21    241s] [NR-eGR] Total length: 2.618250e+02um, number of vias: 428
[02/19 06:44:21    241s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:44:21    241s] [NR-eGR] Total eGR-routed clock nets wire length: 5.374500e+01um 
[02/19 06:44:21    241s] [NR-eGR] --------------------------------------------------------------------------
[02/19 06:44:21    241s] Early Global Route wiring runtime: 0.00 seconds, mem = 1229.5M
[02/19 06:44:21    241s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.001, MEM:1229.5M
[02/19 06:44:21    241s] Tdgp not successfully inited but do clear! skip clearing
[02/19 06:44:21    241s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/19 06:44:21    241s] *** Finishing placeDesign default flow ***
[02/19 06:44:21    241s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1175.5M **
[02/19 06:44:21    241s] Tdgp not successfully inited but do clear! skip clearing
[02/19 06:44:21    241s] 
[02/19 06:44:21    241s] *** Summary of all messages that are not suppressed in this session:
[02/19 06:44:21    241s] Severity  ID               Count  Summary                                  
[02/19 06:44:21    241s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/19 06:44:21    241s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/19 06:44:21    241s] *** Message Summary: 3 warning(s), 0 error(s)
[02/19 06:44:21    241s] 
[02/19 06:44:34    242s] <CMD> fit
[02/19 06:44:45    242s] <CMD> getIoFlowFlag
[02/19 06:45:00    243s] <CMD> getIoFlowFlag
[02/19 06:45:34    245s] <CMD> selectWire 10.0700 16.9950 24.8900 17.1650 1 VSS
[02/19 06:45:34    245s] <CMD> deselectAll
[02/19 06:45:34    245s] <CMD> selectInst U66
[02/19 06:45:35    245s] <CMD> deselectAll
[02/19 06:46:08    247s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[02/19 06:46:08    247s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[02/19 06:46:08    247s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/19 06:46:08    247s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/19 06:46:08    247s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/19 06:46:08    247s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/19 06:46:08    247s] Running Native NanoRoute ...
[02/19 06:46:08    247s] <CMD> routeDesign -globalDetail
[02/19 06:46:08    247s] ### Time Record (routeDesign) is installed.
[02/19 06:46:08    247s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.21 (MB), peak = 989.21 (MB)
[02/19 06:46:08    247s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/19 06:46:08    247s] **INFO: User settings:
[02/19 06:46:08    247s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[02/19 06:46:08    247s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/19 06:46:08    247s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[02/19 06:46:08    247s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[02/19 06:46:08    247s] setNanoRouteMode -routeWithSiDriven                             false
[02/19 06:46:08    247s] setNanoRouteMode -routeWithTimingDriven                         false
[02/19 06:46:08    247s] setNanoRouteMode -timingEngine                                  {}
[02/19 06:46:08    247s] setExtractRCMode -engine                                        preRoute
[02/19 06:46:08    247s] setDelayCalMode -engine                                         aae
[02/19 06:46:08    247s] setDelayCalMode -ignoreNetLoad                                  false
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] #**INFO: setDesignMode -flowEffort standard
[02/19 06:46:08    247s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/19 06:46:08    247s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/19 06:46:08    247s] OPERPROF: Starting checkPlace at level 1, MEM:1176.2M
[02/19 06:46:08    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1176.2M
[02/19 06:46:08    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1176.2M
[02/19 06:46:08    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/19 06:46:08    247s] SiteArray: non-trimmed site array dimensions = 9 x 78
[02/19 06:46:08    247s] SiteArray: use 12,288 bytes
[02/19 06:46:08    247s] SiteArray: current memory after site array memory allocation 1200.2M
[02/19 06:46:08    247s] SiteArray: FP blocked sites are writable
[02/19 06:46:08    247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1200.2M
[02/19 06:46:08    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1200.2M
[02/19 06:46:08    247s] Begin checking placement ... (start mem=1176.2M, init mem=1200.2M)
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] Running CheckPlace using 1 thread in normal mode...
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] ...checkPlace normal is done!
[02/19 06:46:08    247s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1200.2M
[02/19 06:46:08    247s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1200.2M
[02/19 06:46:08    247s] *info: Placed = 60            
[02/19 06:46:08    247s] *info: Unplaced = 0           
[02/19 06:46:08    247s] Placement Density:69.94%(131/187)
[02/19 06:46:08    247s] Placement Density (including fixed std cells):69.94%(131/187)
[02/19 06:46:08    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1200.2M
[02/19 06:46:08    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1200.2M
[02/19 06:46:08    247s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1200.2M)
[02/19 06:46:08    247s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.005, MEM:1200.2M
[02/19 06:46:08    247s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/19 06:46:08    247s] *** Changed status on (0) nets in Clock.
[02/19 06:46:08    247s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1200.2M) ***
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] globalDetailRoute
[02/19 06:46:08    247s] 
[02/19 06:46:08    247s] ### Time Record (globalDetailRoute) is installed.
[02/19 06:46:08    247s] #Start globalDetailRoute on Wed Feb 19 06:46:08 2025
[02/19 06:46:08    247s] #
[02/19 06:46:08    247s] ### Time Record (Pre Callback) is installed.
[02/19 06:46:08    247s] ### Time Record (Pre Callback) is uninstalled.
[02/19 06:46:08    247s] ### Time Record (DB Import) is installed.
[02/19 06:46:08    247s] ### Time Record (Timing Data Generation) is installed.
[02/19 06:46:08    247s] ### Time Record (Timing Data Generation) is uninstalled.
[02/19 06:46:08    247s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[7] of net A[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[6] of net A[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[5] of net A[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[4] of net A[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[3] of net A[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[2] of net A[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[1] of net A[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[0] of net A[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[7] of net B[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[6] of net B[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[5] of net B[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[4] of net B[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[3] of net B[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[2] of net B[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[1] of net B[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B[0] of net B[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[7] of net SUM[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[6] of net SUM[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[5] of net SUM[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[4] of net SUM[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/19 06:46:08    247s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/19 06:46:08    247s] #To increase the message display limit, refer to the product command reference manual.
[02/19 06:46:08    247s] ### Net info: total nets: 89
[02/19 06:46:08    247s] ### Net info: dirty nets: 0
[02/19 06:46:08    247s] ### Net info: marked as disconnected nets: 0
[02/19 06:46:08    247s] #num needed restored net=0
[02/19 06:46:08    247s] #need_extraction net=0 (total=89)
[02/19 06:46:08    247s] ### Net info: fully routed nets: 0
[02/19 06:46:08    247s] ### Net info: trivial (< 2 pins) nets: 28
[02/19 06:46:08    247s] ### Net info: unrouted nets: 61
[02/19 06:46:08    247s] ### Net info: re-extraction nets: 0
[02/19 06:46:08    247s] ### Net info: ignored nets: 0
[02/19 06:46:08    247s] ### Net info: skip routing nets: 0
[02/19 06:46:08    247s] ### import design signature (35): route=375150107 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1359029556 dirty_area=1382973417, del_dirty_area=0 cell=714113385 placement=955242471 pin_access=1289665432
[02/19 06:46:08    247s] ### Time Record (DB Import) is uninstalled.
[02/19 06:46:08    247s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[02/19 06:46:08    247s] #RTESIG:78da8dcf3f0bc230100570673fc5713a54f04f72496cba0aae2aa2ae1231d682a692a483
[02/19 06:46:08    247s] #       dfdea0abb56e07ef07f7de6078586e01894d399b3c1893470eab2da5838b09232167c48e
[02/19 06:46:08    247s] #       29da2fb03f18ae373b51686090552edad2fa3134c17a0836c6ca95a30f999306344dac11
[02/19 06:46:08    247s] #       b268bd33fef9d569457031b760213bd5f5edabe142a96e24497423450478adca6baa15a2
[02/19 06:46:08    247s] #       4f498b2b046088c69d8d3f276b5d736f9312d0d5cefe54b9e6107df3b35b5ee480ef051d
[02/19 06:46:08    247s] #       e5b492dd4bb5caff4005076cfdd67b01b255a18b
[02/19 06:46:08    247s] #
[02/19 06:46:08    247s] ### Time Record (Data Preparation) is installed.
[02/19 06:46:08    247s] #RTESIG:78da8dd0bb0ac230140660679fe2103b54f0929c24365d055795a2ae1231d682a692a483
[02/19 06:46:08    247s] #       6f6fd0d55eb603ffc7b94d92d3a6008274c1e8fc45a93833d816180bc6e714b958223dc7
[02/19 06:46:08    247s] #       e8b826e349b2db1f78ae80425ad9604ae366d078e3c09b102a5b4e7f64850a886e424d20
[02/19 06:46:08    247s] #       0dc659edde7f9d920837fdf006d24b5d3ffe1ac6a5ec4702793f928840ee55798f6bf9e0
[02/19 06:46:08    247s] #       62d2e2720ec4076dafda5da335b679b64901c4d6d674aaef3bbedbf50cce1483e09ace23
[02/19 06:46:08    247s] #       b23c1bd64c49d1ff1225b3012867405aa78d3ea1b3ae40
[02/19 06:46:08    247s] #
[02/19 06:46:08    247s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:46:08    247s] ### Time Record (Data Preparation) is installed.
[02/19 06:46:08    247s] #Start routing data preparation on Wed Feb 19 06:46:08 2025
[02/19 06:46:08    247s] #
[02/19 06:46:08    247s] #Minimum voltage of a net in the design = 0.000.
[02/19 06:46:08    247s] #Maximum voltage of a net in the design = 1.250.
[02/19 06:46:08    247s] #Voltage range [0.000 - 1.250] has 87 nets.
[02/19 06:46:08    247s] #Voltage range [0.950 - 1.250] has 1 net.
[02/19 06:46:08    247s] #Voltage range [0.000 - 0.000] has 1 net.
[02/19 06:46:08    247s] ### Time Record (Cell Pin Access) is installed.
[02/19 06:46:09    247s] ### Time Record (Cell Pin Access) is uninstalled.
[02/19 06:46:09    247s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/19 06:46:09    247s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/19 06:46:09    247s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/19 06:46:09    247s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:46:09    247s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:46:09    247s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/19 06:46:09    247s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/19 06:46:09    247s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/19 06:46:09    247s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/19 06:46:09    247s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/19 06:46:09    247s] #Monitoring time of adding inner blkg by smac
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.26 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Regenerating Ggrids automatically.
[02/19 06:46:09    247s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/19 06:46:09    247s] #Using automatically generated G-grids.
[02/19 06:46:09    247s] #Done routing data preparation.
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.26 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Finished routing data preparation on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 3.82 (MB)
[02/19 06:46:09    247s] #Total memory = 943.26 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:46:09    247s] ### Time Record (Global Routing) is installed.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start global routing on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start global routing initialization on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Number of eco nets is 0
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start global routing data preparation on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### build_merged_routing_blockage_rect_list starts on Wed Feb 19 06:46:09 2025 with memory = 943.26 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:943.3 MB, peak:989.2 MB
[02/19 06:46:09    247s] #Start routing resource analysis on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### init_is_bin_blocked starts on Wed Feb 19 06:46:09 2025 with memory = 943.26 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:943.3 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### adjust_flow_cap starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### adjust_partial_route_blockage starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### set_via_blocked starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### copy_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] #Routing resource analysis is done on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### report_flow_cap starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #  Resource Analysis:
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/19 06:46:09    247s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/19 06:46:09    247s] #  --------------------------------------------------------------
[02/19 06:46:09    247s] #  metal1         H         234           0         272    11.76%
[02/19 06:46:09    247s] #  metal2         V         184           0         272     0.00%
[02/19 06:46:09    247s] #  metal3         H         234           0         272     0.00%
[02/19 06:46:09    247s] #  metal4         V         124           0         272     1.84%
[02/19 06:46:09    247s] #  metal5         H         116           0         272     0.00%
[02/19 06:46:09    247s] #  metal6         V         124           0         272     1.84%
[02/19 06:46:09    247s] #  metal7         H          22          16         272    39.34%
[02/19 06:46:09    247s] #  metal8         V          24          17         272    31.62%
[02/19 06:46:09    247s] #  metal9         H          15           0         272     6.25%
[02/19 06:46:09    247s] #  metal10        V          17           0         272     0.00%
[02/19 06:46:09    247s] #  --------------------------------------------------------------
[02/19 06:46:09    247s] #  Total                   1094       8.23%        2720     9.26%
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### analyze_m2_tracks starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### report_initial_resource starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### mark_pg_pins_accessibility starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### set_net_region starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Global routing data preparation is done on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### prepare_level starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init level 1 starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### Level 1 hgrid = 17 X 16
[02/19 06:46:09    247s] ### prepare_level_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Global routing initialization is done on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #start global routing iteration 1...
[02/19 06:46:09    247s] ### init_flow_edge starts on Wed Feb 19 06:46:09 2025 with memory = 943.39 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:943.4 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### routing at level 1 (topmost level) iter 0
[02/19 06:46:09    247s] ### measure_qor starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### measure_congestion starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #start global routing iteration 2...
[02/19 06:46:09    247s] ### routing at level 1 (topmost level) iter 1
[02/19 06:46:09    247s] ### measure_qor starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### measure_congestion starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### route_end starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Total number of trivial nets (e.g. < 2 pins) = 28 (skipped).
[02/19 06:46:09    247s] #Total number of routable nets = 61.
[02/19 06:46:09    247s] #Total number of nets in the design = 89.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #61 routable nets have only global wires.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Routed nets constraints summary:
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #        Rules   Unconstrained  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #      Default              61  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #        Total              61  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Routing constraints summary of the whole design:
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #        Rules   Unconstrained  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #      Default              61  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #        Total              61  
[02/19 06:46:09    247s] #-----------------------------
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### cal_base_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_flow_edge starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### cal_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### report_overcon starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #                 OverCon          
[02/19 06:46:09    247s] #                  #Gcell    %Gcell
[02/19 06:46:09    247s] #     Layer           (1)   OverCon  Flow/Cap
[02/19 06:46:09    247s] #  ----------------------------------------------
[02/19 06:46:09    247s] #  metal1        0(0.00%)   (0.00%)     0.18  
[02/19 06:46:09    247s] #  metal2        0(0.00%)   (0.00%)     0.12  
[02/19 06:46:09    247s] #  metal3        0(0.00%)   (0.00%)     0.04  
[02/19 06:46:09    247s] #  metal4        0(0.00%)   (0.00%)     0.08  
[02/19 06:46:09    247s] #  metal5        0(0.00%)   (0.00%)     0.04  
[02/19 06:46:09    247s] #  metal6        0(0.00%)   (0.00%)     0.08  
[02/19 06:46:09    247s] #  metal7        0(0.00%)   (0.00%)     0.17  
[02/19 06:46:09    247s] #  metal8        0(0.00%)   (0.00%)     0.00  
[02/19 06:46:09    247s] #  metal9        0(0.00%)   (0.00%)     0.00  
[02/19 06:46:09    247s] #  metal10       0(0.00%)   (0.00%)     0.00  
[02/19 06:46:09    247s] #  ----------------------------------------------
[02/19 06:46:09    247s] #     Total      0(0.00%)   (0.00%)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/19 06:46:09    247s] #  Overflow after GR: 0.00% H + 0.00% V
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### cal_base_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_flow_edge starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### cal_flow starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### export_cong_map starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### PDZT_Export::export_cong_map starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:943.6 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### import_cong_map starts on Wed Feb 19 06:46:09 2025 with memory = 943.64 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Hotspot report including placement blocked areas
[02/19 06:46:09    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:1203.9M
[02/19 06:46:09    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:46:09    247s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/19 06:46:09    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:46:09    247s] [hotspot] |   metal1(H)    |              2.00 |              2.00 |    11.20    11.20    22.39    16.80 |
[02/19 06:46:09    247s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[02/19 06:46:09    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:46:09    247s] [hotspot] |      worst     | (metal1)     2.00 | (metal1)     2.00 |                                     |
[02/19 06:46:09    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:46:09    247s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/19 06:46:09    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/19 06:46:09    247s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:46:09    247s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/19 06:46:09    247s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/19 06:46:09    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1203.9M
[02/19 06:46:09    247s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:943.7 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### update starts on Wed Feb 19 06:46:09 2025 with memory = 943.65 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Complete Global Routing.
[02/19 06:46:09    247s] #Total wire length = 218 um.
[02/19 06:46:09    247s] #Total half perimeter of net bounding box = 262 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal1 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal2 = 116 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal3 = 103 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:46:09    247s] #Total number of vias = 247
[02/19 06:46:09    247s] #Up-Via Summary (total 247):
[02/19 06:46:09    247s] #           
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] # metal1            167
[02/19 06:46:09    247s] # metal2             80
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] #                   247 
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### update cpu:00:00:00, real:00:00:00, mem:943.9 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### report_overcon starts on Wed Feb 19 06:46:09 2025 with memory = 944.07 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:944.1 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### report_overcon starts on Wed Feb 19 06:46:09 2025 with memory = 944.07 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Max overcon = 0 track.
[02/19 06:46:09    247s] #Total overcon = 0.00%.
[02/19 06:46:09    247s] #Worst layer Gcell overcon rate = 0.00%.
[02/19 06:46:09    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:944.1 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### route_end cpu:00:00:00, real:00:00:00, mem:944.1 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### global_route design signature (38): route=1867758015 net_attr=1234091831
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Global routing statistics:
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 0.39 (MB)
[02/19 06:46:09    247s] #Total memory = 943.65 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Finished global routing on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### Time Record (Global Routing) is uninstalled.
[02/19 06:46:09    247s] ### Time Record (Data Preparation) is installed.
[02/19 06:46:09    247s] ### Time Record (Data Preparation) is uninstalled.
[02/19 06:46:09    247s] ### track-assign external-init starts on Wed Feb 19 06:46:09 2025 with memory = 943.65 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### Time Record (Track Assignment) is installed.
[02/19 06:46:09    247s] ### Time Record (Track Assignment) is uninstalled.
[02/19 06:46:09    247s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:943.7 MB, peak:989.2 MB
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.65 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### track-assign engine-init starts on Wed Feb 19 06:46:09 2025 with memory = 943.65 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### Time Record (Track Assignment) is installed.
[02/19 06:46:09    247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:943.7 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### track-assign core-engine starts on Wed Feb 19 06:46:09 2025 with memory = 943.65 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Start Track Assignment.
[02/19 06:46:09    247s] #Done with 50 horizontal wires in 1 hboxes and 50 vertical wires in 1 hboxes.
[02/19 06:46:09    247s] #Done with 12 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
[02/19 06:46:09    247s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Track assignment summary:
[02/19 06:46:09    247s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/19 06:46:09    247s] #------------------------------------------------------------------------
[02/19 06:46:09    247s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal2       113.61 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal3        98.48 	  0.14%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/19 06:46:09    247s] #------------------------------------------------------------------------
[02/19 06:46:09    247s] # All         212.09  	  0.07% 	  0.00% 	  0.00%
[02/19 06:46:09    247s] #Complete Track Assignment.
[02/19 06:46:09    247s] #Total wire length = 238 um.
[02/19 06:46:09    247s] #Total half perimeter of net bounding box = 262 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal1 = 18 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal2 = 112 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal3 = 108 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:46:09    247s] #Total number of vias = 247
[02/19 06:46:09    247s] #Up-Via Summary (total 247):
[02/19 06:46:09    247s] #           
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] # metal1            167
[02/19 06:46:09    247s] # metal2             80
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] #                   247 
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### track_assign design signature (41): route=1363602793
[02/19 06:46:09    247s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:943.9 MB, peak:989.2 MB
[02/19 06:46:09    247s] ### Time Record (Track Assignment) is uninstalled.
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.68 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 4.24 (MB)
[02/19 06:46:09    247s] #Total memory = 943.68 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] ### Time Record (Detail Routing) is installed.
[02/19 06:46:09    247s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start Detail Routing..
[02/19 06:46:09    247s] #start initial detail routing ...
[02/19 06:46:09    247s] ### Design has 0 dirty nets, has valid drcs
[02/19 06:46:09    247s] #   number of violations = 0
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.82 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #Complete Detail Routing.
[02/19 06:46:09    247s] #Total wire length = 243 um.
[02/19 06:46:09    247s] #Total half perimeter of net bounding box = 262 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal1 = 17 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal2 = 147 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal3 = 78 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:46:09    247s] #Total number of vias = 259
[02/19 06:46:09    247s] #Up-Via Summary (total 259):
[02/19 06:46:09    247s] #           
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] # metal1            179
[02/19 06:46:09    247s] # metal2             80
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] #                   259 
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Total number of DRC violations = 0
[02/19 06:46:09    247s] ### Time Record (Detail Routing) is uninstalled.
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 2.03 (MB)
[02/19 06:46:09    247s] #Total memory = 945.70 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] ### Time Record (Post Route Wire Spreading) is installed.
[02/19 06:46:09    247s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start Post Route wire spreading..
[02/19 06:46:09    247s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start DRC checking..
[02/19 06:46:09    247s] #   number of violations = 0
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 948.10 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:46:09    247s] #Total number of DRC violations = 0
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start data preparation for wire spreading...
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Data preparation is done on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### track-assign engine-init starts on Wed Feb 19 06:46:09 2025 with memory = 948.10 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:948.1 MB, peak:989.2 MB
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start Post Route Wire Spread.
[02/19 06:46:09    247s] #Done with 4 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[02/19 06:46:09    247s] #Complete Post Route Wire Spread.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Total wire length = 245 um.
[02/19 06:46:09    247s] #Total half perimeter of net bounding box = 262 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal1 = 17 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal2 = 148 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal3 = 79 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:46:09    247s] #Total number of vias = 259
[02/19 06:46:09    247s] #Up-Via Summary (total 259):
[02/19 06:46:09    247s] #           
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] # metal1            179
[02/19 06:46:09    247s] # metal2             80
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] #                   259 
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #Start DRC checking..
[02/19 06:46:09    247s] #   number of violations = 0
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.41 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:46:09    247s] #Total number of DRC violations = 0
[02/19 06:46:09    247s] #   number of violations = 0
[02/19 06:46:09    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.41 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] #CELL_VIEW RCA_8,init has no DRC violation.
[02/19 06:46:09    247s] #Total number of DRC violations = 0
[02/19 06:46:09    247s] #Post Route wire spread is done.
[02/19 06:46:09    247s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/19 06:46:09    247s] #Total wire length = 245 um.
[02/19 06:46:09    247s] #Total half perimeter of net bounding box = 262 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal1 = 17 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal2 = 148 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal3 = 79 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal4 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal5 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal6 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal7 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal8 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal9 = 0 um.
[02/19 06:46:09    247s] #Total wire length on LAYER metal10 = 0 um.
[02/19 06:46:09    247s] #Total number of vias = 259
[02/19 06:46:09    247s] #Up-Via Summary (total 259):
[02/19 06:46:09    247s] #           
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] # metal1            179
[02/19 06:46:09    247s] # metal2             80
[02/19 06:46:09    247s] #-----------------------
[02/19 06:46:09    247s] #                   259 
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #detailRoute Statistics:
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 1.62 (MB)
[02/19 06:46:09    247s] #Total memory = 945.29 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] ### global_detail_route design signature (59): route=278243061 flt_obj=0 vio=1905142130 shield_wire=1
[02/19 06:46:09    247s] ### Time Record (DB Export) is installed.
[02/19 06:46:09    247s] ### export design design signature (60): route=278243061 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2084922370 dirty_area=0, del_dirty_area=0 cell=714113385 placement=955242471 pin_access=1429555824
[02/19 06:46:09    247s] ### Time Record (DB Export) is uninstalled.
[02/19 06:46:09    247s] ### Time Record (Post Callback) is installed.
[02/19 06:46:09    247s] ### Time Record (Post Callback) is uninstalled.
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] #globalDetailRoute statistics:
[02/19 06:46:09    247s] #Cpu time = 00:00:00
[02/19 06:46:09    247s] #Elapsed time = 00:00:00
[02/19 06:46:09    247s] #Increased memory = 5.57 (MB)
[02/19 06:46:09    247s] #Total memory = 944.40 (MB)
[02/19 06:46:09    247s] #Peak memory = 989.21 (MB)
[02/19 06:46:09    247s] #Number of warnings = 22
[02/19 06:46:09    247s] #Total number of warnings = 46
[02/19 06:46:09    247s] #Number of fails = 0
[02/19 06:46:09    247s] #Total number of fails = 0
[02/19 06:46:09    247s] #Complete globalDetailRoute on Wed Feb 19 06:46:09 2025
[02/19 06:46:09    247s] #
[02/19 06:46:09    247s] ### import design signature (61): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1429555824
[02/19 06:46:09    247s] ### Time Record (globalDetailRoute) is uninstalled.
[02/19 06:46:09    247s] #Default setup view is reset to worst.
[02/19 06:46:09    247s] #Default setup view is reset to worst.
[02/19 06:46:09    247s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.10 (MB), peak = 989.21 (MB)
[02/19 06:46:09    247s] 
[02/19 06:46:09    247s] *** Summary of all messages that are not suppressed in this session:
[02/19 06:46:09    247s] Severity  ID               Count  Summary                                  
[02/19 06:46:09    247s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/19 06:46:09    247s] *** Message Summary: 1 warning(s), 0 error(s)
[02/19 06:46:09    247s] 
[02/19 06:46:09    247s] ### Time Record (routeDesign) is uninstalled.
[02/19 06:46:09    247s] ### 
[02/19 06:46:09    247s] ###   Scalability Statistics
[02/19 06:46:09    247s] ### 
[02/19 06:46:09    247s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:46:09    247s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/19 06:46:09    247s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:46:09    247s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[02/19 06:46:09    247s] ### --------------------------------+----------------+----------------+----------------+
[02/19 06:46:09    247s] ### 
[02/19 06:46:11    247s] <CMD> selectWire 6.4700 6.4800 28.4900 8.2800 7 VDD
[02/19 06:46:12    248s] <CMD> deselectAll
[02/19 06:46:15    248s] <CMD> zoomBox -21.65500 1.96550 56.61450 38.00150
[02/19 06:46:15    248s] <CMD> zoomBox -44.06400 -3.83750 64.26850 46.04000
[02/19 06:46:17    248s] <CMD> zoomBox -33.45600 2.42200 44.81450 38.45850
[02/19 06:46:18    248s] <CMD> zoomBox -25.79150 6.81650 30.75900 32.85300
[02/19 06:46:19    248s] <CMD> zoomBox -20.94100 8.59100 27.12700 30.72200
[02/19 06:46:20    248s] <CMD> zoomSelected -margin 50
[02/19 06:46:22    248s] <CMD> fit
[02/19 06:46:35    249s] <CMD> zoomBox -57.38550 -17.95800 92.55550 51.07650
[02/19 06:46:36    249s] <CMD> zoomBox -18.71400 1.45950 59.55750 37.49650
[02/19 06:46:36    249s] <CMD> zoomBox -13.10200 4.16800 53.42900 34.79950
[02/19 06:46:36    249s] <CMD> zoomBox -4.32100 8.37300 43.74750 30.50400
[02/19 06:46:37    249s] <CMD> zoomBox 1.25950 10.51150 35.98950 26.50150
[02/19 06:46:38    249s] <CMD> zoomBox 4.53750 12.52750 29.63050 24.08050
[02/19 06:46:39    249s] <CMD> zoomBox 6.23750 13.42150 27.56650 23.24150
[02/19 06:46:52    250s] <CMD> zoomBox -5.78800 9.26500 42.28350 31.39750
[02/19 06:46:52    250s] <CMD> zoomBox -9.61100 7.92950 46.94400 33.96800
[02/19 06:46:53    250s] <CMD> zoomBox -14.10850 6.35900 52.42700 36.99250
[02/19 06:46:53    250s] <CMD> zoomBox -19.39950 4.51100 58.87750 40.55050
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -quiet -area
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -check_only -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/19 06:46:57    250s] <CMD> get_verify_drc_mode -limit -quiet
[02/19 06:46:58    250s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report RCA_8.drc.rpt -limit 1000
[02/19 06:46:58    250s] <CMD> verify_drc
[02/19 06:46:58    250s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/19 06:46:58    250s] #-report RCA_8.drc.rpt                   # string, default="", user setting
[02/19 06:46:58    250s]  *** Starting Verify DRC (MEM: 1193.6) ***
[02/19 06:46:58    250s] 
[02/19 06:46:58    250s]   VERIFY DRC ...... Starting Verification
[02/19 06:46:58    250s]   VERIFY DRC ...... Initializing
[02/19 06:46:58    250s]   VERIFY DRC ...... Deleting Existing Violations
[02/19 06:46:58    250s]   VERIFY DRC ...... Creating Sub-Areas
[02/19 06:46:58    250s]   VERIFY DRC ...... Using new threading
[02/19 06:46:58    250s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.960 32.760} 1 of 1
[02/19 06:46:58    250s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/19 06:46:58    250s] 
[02/19 06:46:58    250s]   Verification Complete : 0 Viols.
[02/19 06:46:58    250s] 
[02/19 06:46:58    250s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[02/19 06:46:58    250s] 
[02/19 06:46:58    250s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/19 06:47:35    252s] <CMD> win off
[02/19 06:47:42    252s] 
[02/19 06:47:42    252s] *** Memory Usage v#1 (Current mem = 1191.648M, initial mem = 268.238M) ***
[02/19 06:47:42    252s] 
[02/19 06:47:42    252s] *** Summary of all messages that are not suppressed in this session:
[02/19 06:47:42    252s] Severity  ID               Count  Summary                                  
[02/19 06:47:42    252s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[02/19 06:47:42    252s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/19 06:47:42    252s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/19 06:47:42    252s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[02/19 06:47:42    252s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[02/19 06:47:42    252s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[02/19 06:47:42    252s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[02/19 06:47:42    252s] WARNING   IMPSR-511           57  instance %s is not placed in the correct...
[02/19 06:47:42    252s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/19 06:47:42    252s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[02/19 06:47:42    252s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/19 06:47:42    252s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[02/19 06:47:42    252s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[02/19 06:47:42    252s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[02/19 06:47:42    252s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/19 06:47:42    252s] *** Message Summary: 102 warning(s), 1 error(s)
[02/19 06:47:42    252s] 
[02/19 06:47:42    252s] --- Ending "Innovus" (totcpu=0:04:13, real=1:23:35, mem=1191.6M) ---
