{"vcs1":{"timestamp_begin":1698964151.084283549, "rt":0.37, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1698964151.501594820, "rt":0.43, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698964151.970315504, "rt":0.26, "ut":0.07, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698964150.744603423}
{"VCS_COMP_START_TIME": 1698964150.744603423}
{"VCS_COMP_END_TIME": 1698964152.287707944}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222600}}
