Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  4 17:10:09 2024
| Host         : LAPTOP-6F71AJLF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           20 |
| No           | No                    | Yes                    |              69 |           26 |
| No           | Yes                   | No                     |             155 |           44 |
| Yes          | No                    | No                     |              39 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+
|  music_ctrl/E[0] |                                     |                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | deb_s1/total                        |                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG   | deb_s1/sec_out_reg                  | deb_s1/sec_out_reg_0             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG   | music_ctrl/current_song_reg[1]_2[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | music_ctrl/current_song_reg[1]_0[0] |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | music_ctrl/count1                   |                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG   | deb_s1/sec_out_reg                  |                                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG   |                                     | music_ctrl/current_song_reg[1]_1 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG   |                                     | music_ctrl/current_song_reg[0]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG   |                                     | music_ctrl/current_song_reg[0]_1 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG   | music_ctrl/count1                   | Music2/count1[16]_i_1_n_0        |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG   |                                     | Music2/count2[0]_i_1__0_n_0      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG   |                                     | Music1/count2[0]_i_1_n_0         |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG   |                                     | Music3/count2[0]_i_1__1_n_0      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG   |                                     | sec_cnt/n[25]_i_1_n_0            |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG   |                                     |                                  |               18 |             42 |         2.33 |
|  clk_IBUF_BUFG   |                                     | deb_s4/run_stop                  |               26 |             69 |         2.65 |
+------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+


