(PCB Caculator
 (parser
  (host_cad ARES)
  (host_version 8.6 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -94.33560 -2.64160 -18.94840 27.55900))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.63500)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-DIL14_LCD1" (place LCD1 -35.56000 -1.27000 front 0))
  (component DIL40_U1 (place U1 -91.44000 11.43000 front 0))
 )
 (library
  (image "CONN-DIL14_LCD1" (side front)
   (outline (rect TOP -1.37160 -1.37160 16.61160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 15.24000 2.54000)
   (pin PS0 (rotate 0) 8 12.70000 2.54000)
   (pin PS0 (rotate 0) 9 10.16000 2.54000)
   (pin PS0 (rotate 0) 10 7.62000 2.54000)
   (pin PS0 (rotate 0) 11 5.08000 2.54000)
   (pin PS0 (rotate 0) 12 2.54000 2.54000)
   (pin PS0 (rotate 0) 13 0.00000 2.54000)
  )
  (image DIL40_U1 (side front)
   (outline (rect TOP -1.37160 -0.88900 49.63160 16.12900))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 0) 14 35.56000 0.00000)
   (pin PS2 (rotate 0) 15 38.10000 0.00000)
   (pin PS2 (rotate 0) 16 40.64000 0.00000)
   (pin PS2 (rotate 0) 17 43.18000 0.00000)
   (pin PS2 (rotate 0) 18 45.72000 0.00000)
   (pin PS2 (rotate 0) 19 48.26000 0.00000)
   (pin PS2 (rotate 0) 20 48.26000 15.24000)
   (pin PS2 (rotate 0) 21 45.72000 15.24000)
   (pin PS2 (rotate 0) 22 43.18000 15.24000)
   (pin PS2 (rotate 0) 23 40.64000 15.24000)
   (pin PS2 (rotate 0) 24 38.10000 15.24000)
   (pin PS2 (rotate 0) 25 35.56000 15.24000)
   (pin PS2 (rotate 0) 26 33.02000 15.24000)
   (pin PS2 (rotate 0) 27 30.48000 15.24000)
   (pin PS2 (rotate 0) 28 27.94000 15.24000)
   (pin PS2 (rotate 0) 29 25.40000 15.24000)
   (pin PS2 (rotate 0) 30 22.86000 15.24000)
   (pin PS2 (rotate 0) 31 20.32000 15.24000)
   (pin PS2 (rotate 0) 32 17.78000 15.24000)
   (pin PS2 (rotate 0) 33 15.24000 15.24000)
   (pin PS2 (rotate 0) 34 12.70000 15.24000)
   (pin PS2 (rotate 0) 35 10.16000 15.24000)
   (pin PS2 (rotate 0) 36 7.62000 15.24000)
   (pin PS2 (rotate 0) 37 5.08000 15.24000)
   (pin PS2 (rotate 0) 38 2.54000 15.24000)
   (pin PS2 (rotate 0) 39 0.00000 15.24000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I1 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I2 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I3 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I4 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I5 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I6 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I7 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I8 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I9 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I10 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I11 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I12 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I13 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect I14 -0.88900 -0.88900 0.88900 0.88900))
   (shape (rect BOT -0.88900 -0.88900 0.88900 0.88900))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
 )
 (network
  (net "1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4)
  )
  (net "2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5)
  )
  (net "3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-6)
  )
  (net "4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-7)
  )
  (net "A"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-0)
  )
  (net "B"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1)
  )
  (net "C"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2)
  )
  (net "D"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3)
  )
  (net "D0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-6 U1-20)
  )
  (net "D1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-7 U1-21)
  )
  (net "D2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-8 U1-22)
  )
  (net "D3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-9 U1-23)
  )
  (net "D4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-10 U1-24)
  )
  (net "D5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-11 U1-25)
  )
  (net "D6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-12 U1-26)
  )
  (net "D7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-13 U1-27)
  )
  (net "E"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-5 U1-9)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-19)
  )
  (net "RS"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-3 U1-10)
  )
  (net "RW"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-4 U1-11)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-39)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63500)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "1"
   "2"
   "3"
   "4"
   "A"
   "B"
   "C"
   "D"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "E"
   "RS"
   "RW"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63500)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
