<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/macromem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">macromem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="macromem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2014 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_MACROMEM_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __ARCH_ARM_MACROMEM_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">   52</a></span>&#160;<a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(int32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    uint32_t ones = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++ )</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">if</span> ( val &amp; (1&lt;&lt;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) )</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            ones++;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> ones;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOp.html">   66</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">   69</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">MicroOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            : <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOp.html#a0d53f13840c4dd8d184efb6614b93fc7">   76</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroOp.html#a0d53f13840c4dd8d184efb6614b93fc7">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const override</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLastMicroop]) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            pcState.uEnd();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop]) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            pcState.uAdvance();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            pcState.advance();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOpX.html">   88</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOpX.html#a100a8874e374690116f1628050960bfd">   91</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroOpX.html#a100a8874e374690116f1628050960bfd">MicroOpX</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    {}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroOpX.html#a19a4bc105a9cb0e42469e40fc253b9ea">   97</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroOpX.html#a19a4bc105a9cb0e42469e40fc253b9ea">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const override</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLastMicroop]) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            pcState.uEnd();</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop]) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            pcState.uAdvance();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            pcState.advance();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMemOp.html">  112</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMemOp.html">MicroNeonMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">  115</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> dest, <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ura</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">  116</a></span>&#160;    uint32_t <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">imm</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">  117</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">memAccessFlags</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">  119</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">MicroNeonMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                   <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dest, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, uint32_t _imm)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;              dest(_dest), ura(_ura), imm(_imm),</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;              memAccessFlags(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp.html">  131</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixOp.html">MicroNeonMixOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">  134</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> dest, <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">op1</a>;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">  135</a></span>&#160;    uint32_t <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">step</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">  137</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">MicroNeonMixOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                   <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dest, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _op1, uint32_t _step)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              dest(_dest), op1(_op1), step(_step)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;};</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp.html">  145</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html">MicroNeonMixLaneOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html">MicroNeonMixOp</a></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">  148</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">lane</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">  150</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">MicroNeonMixLaneOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                       OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dest, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _op1,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                       uint32_t _step, <span class="keywordtype">unsigned</span> _lane)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            : <a class="code" href="classArmISA_1_1MicroNeonMixOp.html">MicroNeonMixOp</a>(mnem, machInst, __opClass, _dest, _op1, _step),</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;              lane(_lane)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;};</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp64.html">  162</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html">MicroNeonMixOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">  165</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> dest, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">op1</a>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">  166</a></span>&#160;    uint8_t eSize, dataSize, numStructElems, numRegs, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">step</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixOp64.html#a30a23672d2cdbcf2f66191c256733b13">  168</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a30a23672d2cdbcf2f66191c256733b13">MicroNeonMixOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                     <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dest, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _op1, uint8_t _eSize,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                     uint8_t _dataSize, uint8_t _numStructElems,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                     uint8_t _numRegs, uint8_t _step)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass), dest(_dest), op1(_op1),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;          eSize(_eSize), dataSize(_dataSize), numStructElems(_numStructElems),</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;          numRegs(_numRegs), step(_step)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;};</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp64.html">  179</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html">MicroNeonMixLaneOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">  182</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> dest, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">op1</a>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">  183</a></span>&#160;    uint8_t eSize, dataSize, numStructElems, lane, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">step</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">  184</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">replicate</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8de7c1c8efead776da7b6dc94a3e985e">  186</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8de7c1c8efead776da7b6dc94a3e985e">MicroNeonMixLaneOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                         OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dest, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _op1,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                         uint8_t _eSize, uint8_t _dataSize,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                         uint8_t _numStructElems, uint8_t _lane, uint8_t _step,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                         <span class="keywordtype">bool</span> _replicate = <span class="keyword">false</span>)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass), dest(_dest), op1(_op1),</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          eSize(_eSize), dataSize(_dataSize), numStructElems(_numStructElems),</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;          lane(_lane), step(_step), replicate(_replicate)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;};</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp64.html">  201</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">  204</a></span>&#160;    uint8_t eSize, dataSize, <a class="code" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">numStructElems</a>, numRegs;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">  205</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">wb</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                uint8_t dataSize, uint8_t numStructElems, uint8_t numRegs,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <span class="keywordtype">bool</span> wb);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;};</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp64.html">  213</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VstMultOp64.html">VstMultOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">  216</a></span>&#160;    uint8_t eSize, dataSize, <a class="code" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">numStructElems</a>, numRegs;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">  217</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">wb</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="classArmISA_1_1VstMultOp64.html">VstMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                uint8_t dataSize, uint8_t numStructElems, uint8_t numRegs,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                <span class="keywordtype">bool</span> wb);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;};</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp64.html">  225</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VldSingleOp64.html">VldSingleOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">  228</a></span>&#160;    uint8_t eSize, dataSize, <a class="code" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">numStructElems</a>, <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">  229</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">wb</a>, replicate;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="classArmISA_1_1VldSingleOp64.html">VldSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                  <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                  uint8_t dataSize, uint8_t numStructElems, uint8_t index,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                  <span class="keywordtype">bool</span> wb, <span class="keywordtype">bool</span> replicate = <span class="keyword">false</span>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;};</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp64.html">  237</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VstSingleOp64.html">VstSingleOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">  240</a></span>&#160;    uint8_t eSize, dataSize, <a class="code" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">numStructElems</a>, <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">  241</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">wb</a>, replicate;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classArmISA_1_1VstSingleOp64.html">VstSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                  <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                  uint8_t dataSize, uint8_t numStructElems, uint8_t index,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                  <span class="keywordtype">bool</span> wb, <span class="keywordtype">bool</span> replicate = <span class="keyword">false</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;};</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroSetPCCPSR.html">  254</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html">MicroSetPCCPSR</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">protected</span>:</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">  257</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ura, urb, <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">urc</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">  259</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">MicroSetPCCPSR</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _ura, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urb, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urc)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;          ura(_ura), urb(_urb), urc(_urc)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;};</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntMov.html">  273</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntMov.html">MicroIntMov</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">  276</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">  278</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">MicroIntMov</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;               <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;              ura(_ura), urb(_urb)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;};</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmOp.html">  292</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntImmOp.html">MicroIntImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">  295</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">  296</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">imm</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmOp.html#a3b1989e9676dfbdcbbfb74e808880731">  298</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a3b1989e9676dfbdcbbfb74e808880731">MicroIntImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                  <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, int32_t _imm)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;              ura(_ura), urb(_urb), imm(_imm)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;};</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmXOp.html">  309</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntImmXOp.html">MicroIntImmXOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">  312</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">urb</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">  313</a></span>&#160;    int64_t <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">imm</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmXOp.html#a790fe2675a2b1d33e48be6b802fc5bca">  315</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a790fe2675a2b1d33e48be6b802fc5bca">MicroIntImmXOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                   <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, int64_t _imm)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;              ura(_ura), urb(_urb), imm(_imm)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;};</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntOp.html">  329</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntOp.html">MicroIntOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">  332</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, urb, <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">  334</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">MicroIntOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;               <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urc)</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;              ura(_ura), urb(_urb), urc(_urc)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;};</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html">  345</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntRegXOp.html">MicroIntRegXOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">  348</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, urb, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">urc</a>;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">  349</a></span>&#160;    <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">type</a>;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">  350</a></span>&#160;    uint32_t <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">shiftAmt</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html#a6d4702c70d2d785ab32ccadb8746e6f2">  352</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a6d4702c70d2d785ab32ccadb8746e6f2">MicroIntRegXOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                   <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urc,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                   <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> _type, uint32_t _shiftAmt)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;              ura(_ura), urb(_urb), urc(_urc),</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;              type(_type), shiftAmt(_shiftAmt)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;};</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegOp.html">  368</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntRegOp.html">MicroIntRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">  371</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ura, urb, <a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">urc</a>;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">  372</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">shiftAmt</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">  373</a></span>&#160;    <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">shiftType</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">  375</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">MicroIntRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;               <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urc,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;               int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;              ura(_ura), urb(_urb), urc(_urc),</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;              shiftAmt(_shiftAmt), shiftType(_shiftType)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;};</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemOp.html">  388</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroMemOp.html">MicroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroIntImmOp.html">MicroIntImmOp</a></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">  391</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">up</a>;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">  392</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">memAccessFlags</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">  394</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">MicroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;               <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _ura, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _urb, <span class="keywordtype">bool</span> _up, uint8_t _imm)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            : <a class="code" href="classArmISA_1_1MicroIntImmOp.html">MicroIntImmOp</a>(mnem, machInst, __opClass, _ura, _urb, _imm),</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;              up(_up), memAccessFlags(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne | <a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AlignWord)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;};</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html">  405</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroMemPairOp.html">MicroMemPairOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">  408</a></span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> dest, dest2, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">urb</a>;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">  409</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">up</a>;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">  410</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">imm</a>;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">  411</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">memAccessFlags</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#ab7ee03088db0a69f6e7236ba9902896c">  413</a></span>&#160;    <a class="code" href="classArmISA_1_1MicroMemPairOp.html#ab7ee03088db0a69f6e7236ba9902896c">MicroMemPairOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dreg1, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _dreg2, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _base,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="keywordtype">bool</span> _up, uint8_t _imm)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        : <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        dest(_dreg1), dest2(_dreg2), urb(_base), up(_up), imm(_imm),</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        memAccessFlags(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne | <a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AlignWord)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;};</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="classArmISA_1_1MacroMemOp.html">  429</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;               <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t reglist);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;};</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html">  440</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1PairMemOp.html">PairMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">  443</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> {</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">  444</a></span>&#160;        <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">AddrMd_Offset</a>,</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7">  445</a></span>&#160;        <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7">AddrMd_PreIndex</a>,</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">  446</a></span>&#160;        AddrMd_PostIndex</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    };</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="classArmISA_1_1PairMemOp.html">PairMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;              uint32_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>, <span class="keywordtype">bool</span> load, <span class="keywordtype">bool</span> noAlloc, <span class="keywordtype">bool</span> signExt,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;              <span class="keywordtype">bool</span> exclusive, <span class="keywordtype">bool</span> acrel, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;};</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemImmOp.html">  456</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemImmOp.html">BigFpMemImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classArmISA_1_1BigFpMemImmOp.html">BigFpMemImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                  <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;};</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemPostOp.html">  463</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemPostOp.html">BigFpMemPostOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classArmISA_1_1BigFpMemPostOp.html">BigFpMemPostOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                   <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;};</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemPreOp.html">  470</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemPreOp.html">BigFpMemPreOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classArmISA_1_1BigFpMemPreOp.html">BigFpMemPreOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                  <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;};</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemRegOp.html">  477</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemRegOp.html">BigFpMemRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classArmISA_1_1BigFpMemRegOp.html">BigFpMemRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                  <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>, <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;};</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemLitOp.html">  485</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemLitOp.html">BigFpMemLitOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;{</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="classArmISA_1_1BigFpMemLitOp.html">BigFpMemLitOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;};</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp.html">  495</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VldMultOp.html">VldMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;{</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classArmISA_1_1VldMultOp.html">VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;              <span class="keywordtype">unsigned</span> elems, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;};</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp.html">  503</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;};</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp.html">  515</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VstMultOp.html">VstMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;{</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="classArmISA_1_1VstMultOp.html">VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;};</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp.html">  523</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size,</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;};</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classArmISA_1_1MacroVFPMemOp.html">  535</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroVFPMemOp.html">MacroVFPMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="classArmISA_1_1MacroVFPMemOp.html">MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                  <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;};</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_MACROMEM_HH__</span></div><div class="ttc" id="classArmISA_1_1MicroOpX_html_a100a8874e374690116f1628050960bfd"><div class="ttname"><a href="classArmISA_1_1MicroOpX.html#a100a8874e374690116f1628050960bfd">ArmISA::MicroOpX::MicroOpX</a></div><div class="ttdeci">MicroOpX(const char *mnem, ExtMachInst machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00091">macromem.hh:91</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_aa7054417700802c439a1f957bc392a5e"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">ArmISA::MicroMemPairOp::up</a></div><div class="ttdeci">bool up</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00409">macromem.hh:409</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemOp_html_a1ff90783cf61dda26a19345807050ee6"><div class="ttname"><a href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">ArmISA::MicroMemOp::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00392">macromem.hh:392</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp_html_a541332dee3c8bf183680ad03277d3c18"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">ArmISA::MicroNeonMixOp::step</a></div><div class="ttdeci">uint32_t step</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00135">macromem.hh:135</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemLitOp_html"><div class="ttname"><a href="classArmISA_1_1BigFpMemLitOp.html">ArmISA::BigFpMemLitOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00485">macromem.hh:485</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31087ac9a3b292028c4ad67325c10f42"><div class="ttname"><a href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">ArmISA::rt</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; rt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html">ArmISA::MicroMemPairOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00405">macromem.hh:405</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp64_html_a8de7c1c8efead776da7b6dc94a3e985e"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8de7c1c8efead776da7b6dc94a3e985e">ArmISA::MicroNeonMixLaneOp64::MicroNeonMixLaneOp64</a></div><div class="ttdeci">MicroNeonMixLaneOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dest, RegIndex _op1, uint8_t _eSize, uint8_t _dataSize, uint8_t _numStructElems, uint8_t _lane, uint8_t _step, bool _replicate=false)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00186">macromem.hh:186</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegOp_html_a0372b3f49364de91ebcb96ac285457f2"><div class="ttname"><a href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">ArmISA::MicroIntRegOp::MicroIntRegOp</a></div><div class="ttdeci">MicroIntRegOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, RegIndex _urc, int32_t _shiftAmt, ArmShiftType _shiftType)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00375">macromem.hh:375</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntMov_html_a4c6227192abca3f22e5afc055a3bdcf9"><div class="ttname"><a href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">ArmISA::MicroIntMov::urb</a></div><div class="ttdeci">RegIndex urb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00276">macromem.hh:276</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html"><div class="ttname"><a href="classArmISA_1_1TLB.html">ArmISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00102">tlb.hh:102</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemOp_html_a353a6ee3307802bb02a6795982eaeda3"><div class="ttname"><a href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">ArmISA::MicroMemOp::up</a></div><div class="ttdeci">bool up</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00391">macromem.hh:391</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegOp_html_a0fb81f5694e4039d1a886569634d6f3f"><div class="ttname"><a href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">ArmISA::MicroIntRegOp::shiftType</a></div><div class="ttdeci">ArmShiftType shiftType</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00373">macromem.hh:373</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">ArmISA::PairMemOp::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00443">macromem.hh:443</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html"><div class="ttname"><a href="classArmISA_1_1PredOp.html">ArmISA::PredOp</a></div><div class="ttdoc">Base class for predicated integer operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00211">pred_inst.hh:211</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html">ArmISA::VldSingleOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00225">macromem.hh:225</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp_html"><div class="ttname"><a href="classArmISA_1_1VstMultOp.html">ArmISA::VstMultOp</a></div><div class="ttdoc">Base class for microcoded integer memory instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00515">macromem.hh:515</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_aade7253e66923aa34e2419f8d00324fd"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">ArmISA::MicroMemPairOp::urb</a></div><div class="ttdeci">RegIndex urb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00408">macromem.hh:408</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMemOp_html_ad2b859d30230fa9e65eb0fb03986fd40"><div class="ttname"><a href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">ArmISA::MicroNeonMemOp::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00116">macromem.hh:116</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemOp_html_a95d75e0f91b83259b048f507a9e716eb"><div class="ttname"><a href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">ArmISA::MicroMemOp::MicroMemOp</a></div><div class="ttdeci">MicroMemOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, bool _up, uint8_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00394">macromem.hh:394</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp64_html_a8b4319b768172329b38ab49c00f2c412"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">ArmISA::MicroNeonMixLaneOp64::op1</a></div><div class="ttdeci">RegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00182">macromem.hh:182</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmOp_html_af8da0c1e90346858b5bdb6331fa9c440"><div class="ttname"><a href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">ArmISA::MicroIntImmOp::imm</a></div><div class="ttdeci">int32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00296">macromem.hh:296</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmXOp_html"><div class="ttname"><a href="classArmISA_1_1MicroIntImmXOp.html">ArmISA::MicroIntImmXOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00309">macromem.hh:309</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp64_html_a21dbf40733a286bc56cde66a20624c5c"><div class="ttname"><a href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">ArmISA::VstSingleOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00241">macromem.hh:241</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_ab4f71fd2b1f22e51e0ac793153bc3ca1"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">ArmISA::VstMultOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00217">macromem.hh:217</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html">ArmISA::VstMultOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00213">macromem.hh:213</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp64_html_a7d2afc67768faa7c12b4f8dd8ded7b74"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">ArmISA::MicroNeonMixOp64::step</a></div><div class="ttdeci">uint8_t step</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00166">macromem.hh:166</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp_html_a8a46f2db88948cd58865cc1d091a41b3"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">ArmISA::MicroNeonMixOp::op1</a></div><div class="ttdeci">RegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00134">macromem.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp_html"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp.html">ArmISA::MicroNeonMixOp</a></div><div class="ttdoc">Microops for Neon load/store (de)interleaving. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00131">macromem.hh:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a294787b82a4a15394e65702f8e8cde80"><div class="ttname"><a href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">ArmISA::number_of_ones</a></div><div class="ttdeci">static unsigned int number_of_ones(int32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00052">macromem.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_a7e53e22da563e874e0ef11eb4ef5dbbf"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">ArmISA::VstMultOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00216">macromem.hh:216</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMemOp_html_a2dff894b1b583939e0a1a227581a5726"><div class="ttname"><a href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">ArmISA::MicroNeonMemOp::MicroNeonMemOp</a></div><div class="ttdeci">MicroNeonMemOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dest, RegIndex _ura, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00119">macromem.hh:119</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html_abb2656d05f41dc31409a1014bfe8c3a8"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">ArmISA::MicroIntRegXOp::shiftAmt</a></div><div class="ttdeci">uint32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00350">macromem.hh:350</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegOp_html_a9aafda2e34442049ba4b5e44b87ff0ef"><div class="ttname"><a href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">ArmISA::MicroIntRegOp::shiftAmt</a></div><div class="ttdeci">int32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00372">macromem.hh:372</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp64_html"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp64.html">ArmISA::MicroNeonMixLaneOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00179">macromem.hh:179</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp64_html_ac749e02c6229c42c08f61cef3ca3f1f9"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">ArmISA::MicroNeonMixLaneOp64::step</a></div><div class="ttdeci">uint8_t step</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00183">macromem.hh:183</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOpX_html_a19a4bc105a9cb0e42469e40fc253b9ea"><div class="ttname"><a href="classArmISA_1_1MicroOpX.html#a19a4bc105a9cb0e42469e40fc253b9ea">ArmISA::MicroOpX::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const override</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00097">macromem.hh:97</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5cc244c12e01dc5f49d25a5c28c45b91"><div class="ttname"><a href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">ArmISA::rm</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; rm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00128">types.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html">ArmISA::MicroIntRegXOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00345">macromem.hh:345</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmXOp_html_a790fe2675a2b1d33e48be6b802fc5bca"><div class="ttname"><a href="classArmISA_1_1MicroIntImmXOp.html#a790fe2675a2b1d33e48be6b802fc5bca">ArmISA::MicroIntImmXOp::MicroIntImmXOp</a></div><div class="ttdeci">MicroIntImmXOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00315">macromem.hh:315</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a55aecadcf632501b3aa27a2c9a0a3a4f"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">ArmISA::VldMultOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00204">macromem.hh:204</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemPostOp_html"><div class="ttname"><a href="classArmISA_1_1BigFpMemPostOp.html">ArmISA::BigFpMemPostOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00463">macromem.hh:463</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp_html_ac873d1fda473262ef63a95df129d125b"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">ArmISA::MicroNeonMixLaneOp::lane</a></div><div class="ttdeci">unsigned lane</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00148">macromem.hh:148</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemImmOp_html"><div class="ttname"><a href="classArmISA_1_1BigFpMemImmOp.html">ArmISA::BigFpMemImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00456">macromem.hh:456</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespacesc__dt_html_aa9043fd24fd8a5cc2c4ac46cec2da4ea"><div class="ttname"><a href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">sc_dt::inc</a></div><div class="ttdeci">void inc(scfx_mant &amp;mant)</div><div class="ttdef"><b>Definition:</b> <a href="scfx__mant_8hh_source.html#l00309">scfx_mant.hh:309</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="namespacesc__dt_html_aa8a2795f5850365931bf233ada09c94d"><div class="ttname"><a href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">sc_dt::align</a></div><div class="ttdeci">void align(const scfx_rep &amp;lhs, const scfx_rep &amp;rhs, int &amp;new_wp, int &amp;len_mant, scfx_mant_ref &amp;lhs_mant, scfx_mant_ref &amp;rhs_mant)</div><div class="ttdef"><b>Definition:</b> <a href="scfx__rep_8cc_source.html#l02051">scfx_rep.cc:2051</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroSetPCCPSR_html_a54fa9ed5f9c5d9921204837be61347c1"><div class="ttname"><a href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">ArmISA::MicroSetPCCPSR::MicroSetPCCPSR</a></div><div class="ttdeci">MicroSetPCCPSR(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _ura, IntRegIndex _urb, IntRegIndex _urc)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00259">macromem.hh:259</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmOp_html"><div class="ttname"><a href="classArmISA_1_1MicroIntImmOp.html">ArmISA::MicroIntImmOp</a></div><div class="ttdoc">Microops of the form IntRegA = IntRegB op Imm. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00292">macromem.hh:292</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroSetPCCPSR_html_abc08a8ac251f48c1b5f4e578c0a1ccef"><div class="ttname"><a href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">ArmISA::MicroSetPCCPSR::urc</a></div><div class="ttdeci">IntRegIndex urc</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00257">macromem.hh:257</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntMov_html_a8b3d3ec7eb83db4f6504e8f8aba324b5"><div class="ttname"><a href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">ArmISA::MicroIntMov::MicroIntMov</a></div><div class="ttdeci">MicroIntMov(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00278">macromem.hh:278</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae0fcbaa83545f8509301d6dee28c0775"><div class="ttname"><a href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">ArmISA::rn</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; rn</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00123">types.hh:123</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOp_html_a0d53f13840c4dd8d184efb6614b93fc7"><div class="ttname"><a href="classArmISA_1_1MicroOp.html#a0d53f13840c4dd8d184efb6614b93fc7">ArmISA::MicroOp::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const override</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00076">macromem.hh:76</a></div></div>
<div class="ttc" id="classArmISA_1_1MacroVFPMemOp_html"><div class="ttname"><a href="classArmISA_1_1MacroVFPMemOp.html">ArmISA::MacroVFPMemOp</a></div><div class="ttdoc">Base class for microcoded floating point memory instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00535">macromem.hh:535</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMemOp_html"><div class="ttname"><a href="classArmISA_1_1MicroNeonMemOp.html">ArmISA::MicroNeonMemOp</a></div><div class="ttdoc">Microops for Neon loads/stores. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00112">macromem.hh:112</a></div></div>
<div class="ttc" id="classArmISA_1_1MacroMemOp_html"><div class="ttname"><a href="classArmISA_1_1MacroMemOp.html">ArmISA::MacroMemOp</a></div><div class="ttdoc">Base class for microcoded integer memory instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00429">macromem.hh:429</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntOp_html_ae67d33058a17e23a997a8e9ea6641cf0"><div class="ttname"><a href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">ArmISA::MicroIntOp::urc</a></div><div class="ttdeci">RegIndex urc</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00332">macromem.hh:332</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroSetPCCPSR_html"><div class="ttname"><a href="classArmISA_1_1MicroSetPCCPSR.html">ArmISA::MicroSetPCCPSR</a></div><div class="ttdoc">Microops of the form PC = IntRegA CPSR = IntRegB. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00254">macromem.hh:254</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOp_html_abefe7ceb04c57e03ff54cbaa2142c349"><div class="ttname"><a href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">ArmISA::MicroOp::MicroOp</a></div><div class="ttdeci">MicroOp(const char *mnem, ExtMachInst machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00069">macromem.hh:69</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemOp_html"><div class="ttname"><a href="classArmISA_1_1MicroMemOp.html">ArmISA::MicroMemOp</a></div><div class="ttdoc">Memory microops which use IntReg + Imm addressing. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00388">macromem.hh:388</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html">ArmISA::PairMemOp</a></div><div class="ttdoc">Base class for pair load/store instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00440">macromem.hh:440</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp_html"><div class="ttname"><a href="classArmISA_1_1VstSingleOp.html">ArmISA::VstSingleOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00523">macromem.hh:523</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp64_html"><div class="ttname"><a href="classArmISA_1_1VstSingleOp64.html">ArmISA::VstSingleOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00237">macromem.hh:237</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp64_html_afac12ad80d8ef006e434dbb338178c6e"><div class="ttname"><a href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">ArmISA::VstSingleOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00240">macromem.hh:240</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp64_html_a4222e81e44e4b9af904161865452e86a"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">ArmISA::MicroNeonMixOp64::op1</a></div><div class="ttdeci">RegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00165">macromem.hh:165</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegOp_html"><div class="ttname"><a href="classArmISA_1_1MicroIntRegOp.html">ArmISA::MicroIntRegOp</a></div><div class="ttdoc">Microops of the form IntRegA = IntRegB op shifted IntRegC. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00368">macromem.hh:368</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fcf5d70f200e4511a440bf788ea99e8"><div class="ttname"><a href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp64_html_a30a23672d2cdbcf2f66191c256733b13"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp64.html#a30a23672d2cdbcf2f66191c256733b13">ArmISA::MicroNeonMixOp64::MicroNeonMixOp64</a></div><div class="ttdeci">MicroNeonMixOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dest, RegIndex _op1, uint8_t _eSize, uint8_t _dataSize, uint8_t _numStructElems, uint8_t _numRegs, uint8_t _step)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00168">macromem.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31a577e5d458b463ab6c796507845dc0"><div class="ttname"><a href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">ArmISA::writeback</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; writeback</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00136">types.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html">ArmISA::VldMultOp64</a></div><div class="ttdoc">Base classes for microcoded AArch64 NEON memory instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00201">macromem.hh:201</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp64_html_a1941bfcdc58b99d2edf96b8f3b1b9f59"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">ArmISA::MicroNeonMixLaneOp64::replicate</a></div><div class="ttdeci">bool replicate</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00184">macromem.hh:184</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_a8e1a56d0e149fedca29768bc9eef9052"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">ArmISA::MicroMemPairOp::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00411">macromem.hh:411</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMemOp_html_ada5d7d992f44541c0b0571a8074934d8"><div class="ttname"><a href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">ArmISA::MicroNeonMemOp::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00117">macromem.hh:117</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7">ArmISA::PairMemOp::AddrMd_PreIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00445">macromem.hh:445</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp_html"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp.html">ArmISA::MicroNeonMixLaneOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00145">macromem.hh:145</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmOp_html_a20193c0a075c9248e90774ddfa2700c9"><div class="ttname"><a href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">ArmISA::MicroIntImmOp::urb</a></div><div class="ttdeci">RegIndex urb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00295">macromem.hh:295</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmXOp_html_a069acf8d8f90e43d4caf35ef590cf7df"><div class="ttname"><a href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">ArmISA::MicroIntImmXOp::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00313">macromem.hh:313</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ada1c544cde4504a8678c1ef37e06e4c3"><div class="ttname"><a href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">ArmISA::up</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; up</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00134">types.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntMov_html"><div class="ttname"><a href="classArmISA_1_1MicroIntMov.html">ArmISA::MicroIntMov</a></div><div class="ttdoc">Microops of the form IntRegA = IntRegB. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00273">macromem.hh:273</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_aebbfc24cec9300b651609ab5255239b0"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">ArmISA::VldSingleOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00229">macromem.hh:229</a></div></div>
<div class="ttc" id="pred__inst_8hh_html"><div class="ttname"><a href="pred__inst_8hh.html">pred_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_a5937cb75d03afabb7ef54c9fb8d60b6f"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">ArmISA::MicroMemPairOp::imm</a></div><div class="ttdeci">int32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00410">macromem.hh:410</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemRegOp_html"><div class="ttname"><a href="classArmISA_1_1BigFpMemRegOp.html">ArmISA::BigFpMemRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00477">macromem.hh:477</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_ab7ee03088db0a69f6e7236ba9902896c"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#ab7ee03088db0a69f6e7236ba9902896c">ArmISA::MicroMemPairOp::MicroMemPairOp</a></div><div class="ttdeci">MicroMemPairOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dreg1, RegIndex _dreg2, RegIndex _base, bool _up, uint8_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00413">macromem.hh:413</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html">ArmISA::PredMacroOp</a></div><div class="ttdoc">Base class for predicated macro-operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00337">pred_inst.hh:337</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">ArmISA::PairMemOp::AddrMd_Offset</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00444">macromem.hh:444</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a77116cde271a023cd7d7fe502e929587"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">ArmISA::VldMultOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00205">macromem.hh:205</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOpX_html"><div class="ttname"><a href="classArmISA_1_1MicroOpX.html">ArmISA::MicroOpX</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00088">macromem.hh:88</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOp_html"><div class="ttname"><a href="classArmISA_1_1MicroOp.html">ArmISA::MicroOp</a></div><div class="ttdoc">Base class for Memory microops. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00066">macromem.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_1_1Kernel_html_ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d"><div class="ttname"><a href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">AlphaISA::Kernel::user</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2kernel__stats_8hh_source.html#l00048">kernel_stats.hh:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntOp_html"><div class="ttname"><a href="classArmISA_1_1MicroIntOp.html">ArmISA::MicroIntOp</a></div><div class="ttdoc">Microops of the form IntRegA = IntRegB op IntRegC. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00329">macromem.hh:329</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp_html_a1d964de2c869173af3a58c2bf4858d70"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">ArmISA::MicroNeonMixOp::MicroNeonMixOp</a></div><div class="ttdeci">MicroNeonMixOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dest, RegIndex _op1, uint32_t _step)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00137">macromem.hh:137</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntOp_html_aeb3df14179978ffb3323a84b627f7817"><div class="ttname"><a href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">ArmISA::MicroIntOp::MicroIntOp</a></div><div class="ttdeci">MicroIntOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, RegIndex _urc)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00334">macromem.hh:334</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abc9d5266b21d878b506e99288cd73da8"><div class="ttname"><a href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">ArmISA::width</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; width</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00071">miscregs_types.hh:71</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html_a3eb80a0100fe2e5b3ebeb6a372abb41d"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">ArmISA::MicroIntRegXOp::type</a></div><div class="ttdeci">ArmExtendType type</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00349">macromem.hh:349</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixLaneOp_html_a1d4ae451285bf90b87763d38fa07f67c"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">ArmISA::MicroNeonMixLaneOp::MicroNeonMixLaneOp</a></div><div class="ttdeci">MicroNeonMixLaneOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _dest, RegIndex _op1, uint32_t _step, unsigned _lane)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00150">macromem.hh:150</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></div><div class="ttdeci">ArmExtendType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00539">types.hh:539</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp_html"><div class="ttname"><a href="classArmISA_1_1VldMultOp.html">ArmISA::VldMultOp</a></div><div class="ttdoc">Base classes for microcoded integer memory instructions. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00495">macromem.hh:495</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a2b949b20644edba3a5af9c22410ab872"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">ArmISA::ArmStaticInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">static_inst.cc:621</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmOp_html_a3b1989e9676dfbdcbbfb74e808880731"><div class="ttname"><a href="classArmISA_1_1MicroIntImmOp.html#a3b1989e9676dfbdcbbfb74e808880731">ArmISA::MicroIntImmOp::MicroIntImmOp</a></div><div class="ttdeci">MicroIntImmOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00298">macromem.hh:298</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_ae2c305afadf46ef850874d9ff2595433"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">ArmISA::VldSingleOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00228">macromem.hh:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMixOp64_html"><div class="ttname"><a href="classArmISA_1_1MicroNeonMixOp64.html">ArmISA::MicroNeonMixOp64</a></div><div class="ttdoc">Microops for AArch64 NEON load/store (de)interleaving. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00162">macromem.hh:162</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmXOp_html_ab7b999d2011238b45a0a106c3d5b8857"><div class="ttname"><a href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">ArmISA::MicroIntImmXOp::urb</a></div><div class="ttdeci">RegIndex urb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00312">macromem.hh:312</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemPreOp_html"><div class="ttname"><a href="classArmISA_1_1BigFpMemPreOp.html">ArmISA::BigFpMemPreOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00470">macromem.hh:470</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp_html"><div class="ttname"><a href="classArmISA_1_1VldSingleOp.html">ArmISA::VldSingleOp</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00503">macromem.hh:503</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html_a80c293891488c2e6ba5f66faad85c79e"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">ArmISA::MicroIntRegXOp::urc</a></div><div class="ttdeci">RegIndex urc</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00348">macromem.hh:348</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></div><div class="ttdeci">ArmShiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00531">types.hh:531</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html_a6d4702c70d2d785ab32ccadb8746e6f2"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html#a6d4702c70d2d785ab32ccadb8746e6f2">ArmISA::MicroIntRegXOp::MicroIntRegXOp</a></div><div class="ttdeci">MicroIntRegXOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex _ura, RegIndex _urb, RegIndex _urc, ArmExtendType _type, uint32_t _shiftAmt)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00352">macromem.hh:352</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegOp_html_ab7d78f3fce8a10d329878ad4138d9c95"><div class="ttname"><a href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">ArmISA::MicroIntRegOp::urc</a></div><div class="ttdeci">RegIndex urc</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00371">macromem.hh:371</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroNeonMemOp_html_a32339c9f8fcab5fb50421a8f85463e64"><div class="ttname"><a href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ArmISA::MicroNeonMemOp::ura</a></div><div class="ttdeci">RegIndex ura</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00115">macromem.hh:115</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
