Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 25 21:43:11 2019
| Host         : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov5640_rgb565_1024x768_vga_timing_summary_routed.rpt -rpx ov5640_rgb565_1024x768_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : ov5640_rgb565_1024x768_vga
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 413 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7638 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.867        0.000                      0                 6043        0.088        0.000                      0                 6043        1.667        0.000                       0                   611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 7.689}        15.377          65.031          
    CLKFBIN             {0.000 7.689}        15.377          65.031          
    PixelClkIO          {0.000 7.689}        15.377          65.031          
    SerialClkIO         {0.000 1.538}        3.075           325.153         
    myrgb/U0/SerialClk  {0.000 1.538}        3.075           325.153         
  clk_out2_clk_wiz_1    {0.000 18.491}       36.981          27.041          
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1        1.867        0.000                      0                 6001        0.108        0.000                      0                 6001        4.689        0.000                       0                   583  
    CLKFBIN                                                                                                                                                            14.307        0.000                       0                     2  
    PixelClkIO                                                                                                                                                         13.969        0.000                       0                    10  
    SerialClkIO                                                                                                                                                         1.667        0.000                       0                    10  
  clk_out2_clk_wiz_1                                                                                                                                                   35.573        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  PixelClkIO                9.028        0.000                      0                   38        0.088        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1       13.791        0.000                      0                    4        0.682        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 addrb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 0.223ns (1.747%)  route 12.542ns (98.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 13.489 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.407    -2.379    clk_65m
    SLICE_X130Y230       FDCE                                         r  addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y230       FDCE (Prop_fdce_C_Q)         0.223    -2.156 r  addrb_reg[12]/Q
                         net (fo=363, routed)        12.542    10.386    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y23         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.146    13.489    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.737    
                         clock uncertainty           -0.068    12.669    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    12.253    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 addrb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 0.223ns (1.784%)  route 12.277ns (98.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 13.485 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.407    -2.379    clk_65m
    SLICE_X130Y230       FDCE                                         r  addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y230       FDCE (Prop_fdce_C_Q)         0.223    -2.156 r  addrb_reg[12]/Q
                         net (fo=363, routed)        12.277    10.121    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y24         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.142    13.485    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.752    12.733    
                         clock uncertainty           -0.068    12.665    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    12.249    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[258].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 addrb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.443ns  (logic 0.223ns (1.792%)  route 12.220ns (98.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 13.543 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.407    -2.379    clk_65m
    SLICE_X130Y230       FDCE                                         r  addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y230       FDCE (Prop_fdce_C_Q)         0.223    -2.156 r  addrb_reg[12]/Q
                         net (fo=363, routed)        12.220    10.064    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y24         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.200    13.543    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.791    
                         clock uncertainty           -0.068    12.723    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    12.307    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 addrb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.441ns  (logic 0.223ns (1.792%)  route 12.218ns (98.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 13.542 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.407    -2.379    clk_65m
    SLICE_X130Y230       FDCE                                         r  addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y230       FDCE (Prop_fdce_C_Q)         0.223    -2.156 r  addrb_reg[12]/Q
                         net (fo=363, routed)        12.218    10.061    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y25         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.199    13.542    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.790    
                         clock uncertainty           -0.068    12.722    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    12.306    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 addrb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.428ns  (logic 0.223ns (1.794%)  route 12.205ns (98.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 13.557 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.408    -2.378    clk_65m
    SLICE_X130Y231       FDCE                                         r  addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y231       FDCE (Prop_fdce_C_Q)         0.223    -2.155 r  addrb_reg[15]/Q
                         net (fo=447, routed)        12.205    10.049    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y29         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.214    13.557    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.805    
                         clock uncertainty           -0.068    12.737    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.391    12.346    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[254].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 addrb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.406ns  (logic 0.223ns (1.797%)  route 12.183ns (98.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 13.555 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.408    -2.378    clk_65m
    SLICE_X130Y231       FDCE                                         r  addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y231       FDCE (Prop_fdce_C_Q)         0.223    -2.155 r  addrb_reg[15]/Q
                         net (fo=447, routed)        12.183    10.028    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y28         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.212    13.555    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.752    12.803    
                         clock uncertainty           -0.068    12.735    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.391    12.344    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 addrb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 0.223ns (1.799%)  route 12.173ns (98.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 13.552 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.408    -2.378    clk_65m
    SLICE_X130Y231       FDCE                                         r  addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y231       FDCE (Prop_fdce_C_Q)         0.223    -2.155 r  addrb_reg[15]/Q
                         net (fo=447, routed)        12.173    10.018    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y27         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.209    13.552    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y27         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.800    
                         clock uncertainty           -0.068    12.732    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.391    12.341    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 addrb_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.355ns  (logic 0.223ns (1.805%)  route 12.132ns (98.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 13.555 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.408    -2.378    clk_65m
    SLICE_X130Y231       FDCE                                         r  addrb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y231       FDCE (Prop_fdce_C_Q)         0.223    -2.155 r  addrb_reg[14]/Q
                         net (fo=363, routed)        12.132     9.976    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y28         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.212    13.555    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.752    12.803    
                         clock uncertainty           -0.068    12.735    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    12.319    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 addrb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 0.223ns (1.804%)  route 12.139ns (98.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 13.548 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.408    -2.378    clk_65m
    SLICE_X130Y231       FDCE                                         r  addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y231       FDCE (Prop_fdce_C_Q)         0.223    -2.155 r  addrb_reg[15]/Q
                         net (fo=447, routed)        12.139     9.984    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y26         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.205    13.548    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.752    12.796    
                         clock uncertainty           -0.068    12.728    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.391    12.337    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 addrb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 0.223ns (1.823%)  route 12.012ns (98.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 13.480 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.407    -2.379    clk_65m
    SLICE_X130Y230       FDCE                                         r  addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y230       FDCE (Prop_fdce_C_Q)         0.223    -2.156 r  addrb_reg[12]/Q
                         net (fo=363, routed)        12.012     9.856    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y25         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.137    13.480    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.752    12.728    
                         clock uncertainty           -0.068    12.660    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    12.244    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.662    -0.850    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.100    -0.750 r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.695    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.887    -0.722    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.127    -0.850    
    SLICE_X145Y234       FDPE (Hold_fdpe_C_D)         0.047    -0.803    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.667    -0.845    myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X144Y201       FDRE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y201       FDRE (Prop_fdre_C_Q)         0.100    -0.745 r  myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.684    myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X144Y201       FDRE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X144Y201       FDRE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.129    -0.845    
    SLICE_X144Y201       FDRE (Hold_fdre_C_D)         0.047    -0.798    myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.118    -0.534 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.479    myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.128    -0.481    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.170    -0.652    
    SLICE_X170Y309       FDPE (Hold_fdpe_C_D)         0.042    -0.610    myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.707%)  route 0.106ns (45.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.849    -0.663    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X167Y322       FDRE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y322       FDRE (Prop_fdre_C_Q)         0.100    -0.563 r  myrgb/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.457    myrgb/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X168Y322       LUT3 (Prop_lut3_I1_O)        0.028    -0.429 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.429    myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0_n_0
    SLICE_X168Y322       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.116    -0.493    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X168Y322       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.135    -0.629    
    SLICE_X168Y322       FDSE (Hold_fdse_C_D)         0.061    -0.568    myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vid_pHSync_delay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.859    -0.653    clk_65m
    SLICE_X168Y311       FDCE                                         r  vid_pHSync_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y311       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  vid_pHSync_delay_reg/Q
                         net (fo=1, routed)           0.100    -0.452    myrgb/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X168Y310       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.127    -0.482    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X168Y310       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.156    -0.639    
    SLICE_X168Y310       FDRE (Hold_fdre_C_D)         0.040    -0.599    myrgb/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.422%)  route 0.127ns (46.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.854    -0.658    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X166Y317       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y317       FDRE (Prop_fdre_C_Q)         0.118    -0.540 r  myrgb/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.127    -0.412    myrgb/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X170Y317       LUT5 (Prop_lut5_I2_O)        0.028    -0.384 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X170Y317       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.121    -0.488    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X170Y317       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.135    -0.624    
    SLICE_X170Y317       FDRE (Hold_fdre_C_D)         0.087    -0.537    myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.157ns (72.130%)  route 0.061ns (27.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.667    -0.845    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y201       FDPE (Prop_fdpe_C_Q)         0.091    -0.754 f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.061    -0.693    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X145Y201       LUT3 (Prop_lut3_I2_O)        0.066    -0.627 r  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.627    myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.129    -0.845    
    SLICE_X145Y201       FDPE (Hold_fdpe_C_D)         0.060    -0.785    myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 addrb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.833%)  route 0.303ns (75.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.627    -0.885    clk_65m
    SLICE_X129Y229       FDCE                                         r  addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y229       FDCE (Prop_fdce_C_Q)         0.100    -0.785 r  addrb_reg[0]/Q
                         net (fo=363, routed)         0.303    -0.482    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y46         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.879    -0.731    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y46         RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.095    -0.826    
    RAMB36_X5Y46         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.643    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.297%)  route 0.103ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.694    -0.818    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X108Y272       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y272       FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.103    -0.615    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X108Y272       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.938    -0.671    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X108Y272       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.146    -0.818    
    SLICE_X108Y272       FDRE (Hold_fdre_C_D)         0.038    -0.780    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.565%)  route 0.106ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.696    -0.816    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X108Y270       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y270       FDRE (Prop_fdre_C_Q)         0.100    -0.716 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=2, routed)           0.106    -0.610    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X108Y270       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.940    -0.669    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X108Y270       FDRE                                         r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                         clock pessimism             -0.146    -0.816    
    SLICE_X108Y270       FDRE (Hold_fdre_C_D)         0.040    -0.776    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.689 }
Period(ns):         15.377
Sources:            { u_pll_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X2Y28     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X2Y54     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X5Y31     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X4Y24     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X6Y16     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X4Y26     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[262].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X5Y16     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[273].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X1Y24     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X2Y55     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         15.377      13.352     RAMB36_X5Y32     mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       15.377      84.623     MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.377      197.983    MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         7.689       4.689      MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         7.689       4.689      MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.689       7.289      SLICE_X144Y201   myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.689       7.289      SLICE_X144Y201   myrgb/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         7.689       7.289      SLICE_X145Y201   myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         7.689       7.289      SLICE_X145Y201   myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.689       7.289      SLICE_X162Y309   myrgb/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         7.689       7.289      SLICE_X170Y309   myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         7.689       7.289      SLICE_X168Y309   vga/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         7.689       7.289      SLICE_X168Y309   vga/cnt_h_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         7.689       4.689      MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         7.689       4.689      MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.350         7.689       7.339      SLICE_X94Y177    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1417_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X162Y309   myrgb/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X168Y310   myrgb/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X168Y310   myrgb/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X162Y308   myrgb/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X162Y309   myrgb/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X162Y309   myrgb/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.689       7.339      SLICE_X109Y272   mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 7.689 }
Period(ns):         15.377
Sources:            { myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         15.377      14.307     MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         15.377      14.307     MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.377      84.623     MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.377      197.983    MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 7.689 }
Period(ns):         15.377
Sources:            { myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         15.377      13.969     BUFGCTRL_X0Y0    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y324    myrgb/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y323    myrgb/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y318    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y317    myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y322    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y321    myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y320    myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         15.377      14.128     OLOGIC_X1Y319    myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         15.377      14.307     MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.377      197.983    MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.075
Sources:            { myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.075       1.667      BUFGCTRL_X0Y1    myrgb/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         3.075       2.005      MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y324    myrgb/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y323    myrgb/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y318    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y317    myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y322    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y321    myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y320    myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.075       2.005      OLOGIC_X1Y319    myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.075       210.285    MMCME2_ADV_X0Y0  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 18.491 }
Period(ns):         36.981
Sources:            { u_pll_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         36.981      35.573     BUFGCTRL_X0Y16   u_pll_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         36.981      35.910     MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       36.981      176.379    MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_pll_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18   u_pll_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  u_pll_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        9.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 0.223ns (2.388%)  route 9.114ns (97.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 17.828 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.836    -1.950    myrgb/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X171Y319       FDSE                                         r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y319       FDSE (Prop_fdse_C_Q)         0.223    -1.727 r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           9.114     7.387    myrgb/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.673    17.828    myrgb/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.752    17.076    
                         clock uncertainty           -0.267    16.809    
    OLOGIC_X1Y319        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.415    myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 0.223ns (2.712%)  route 8.001ns (97.288%))
  Logic Levels:           0  
  Clock Path Skew:        3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 17.830 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.947ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.839    -1.947    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X171Y316       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y316       FDRE (Prop_fdre_C_Q)         0.223    -1.724 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           8.001     6.277    myrgb/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.675    17.830    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.078    
                         clock uncertainty           -0.267    16.811    
    OLOGIC_X1Y318        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.394    16.417    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.276ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 0.223ns (2.757%)  route 7.866ns (97.243%))
  Logic Levels:           0  
  Clock Path Skew:        3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 17.828 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.836    -1.950    myrgb/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X169Y319       FDSE                                         r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y319       FDSE (Prop_fdse_C_Q)         0.223    -1.727 r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           7.866     6.139    myrgb/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.673    17.828    myrgb/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.752    17.076    
                         clock uncertainty           -0.267    16.809    
    OLOGIC_X1Y319        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    16.415    myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 10.276    

Slack (MET) :             10.327ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 0.259ns (3.222%)  route 7.778ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 17.830 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.947ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.839    -1.947    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X170Y316       FDRE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y316       FDRE (Prop_fdre_C_Q)         0.259    -1.688 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.778     6.090    myrgb/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.675    17.830    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.078    
                         clock uncertainty           -0.267    16.811    
    OLOGIC_X1Y318        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.417    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 10.327    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 0.223ns (2.847%)  route 7.609ns (97.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 17.827 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.832    -1.954    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X168Y322       FDRE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y322       FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.609     5.878    myrgb/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.672    17.827    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.075    
                         clock uncertainty           -0.267    16.808    
    OLOGIC_X1Y322        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    16.414    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 10.536    

Slack (MET) :             10.586ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.223ns (2.866%)  route 7.559ns (97.134%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 17.827 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.832    -1.954    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X168Y322       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y322       FDSE (Prop_fdse_C_Q)         0.223    -1.731 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.559     5.828    myrgb/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.672    17.827    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.075    
                         clock uncertainty           -0.267    16.808    
    OLOGIC_X1Y322        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    16.414    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                 10.586    

Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 0.204ns (2.679%)  route 7.409ns (97.321%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 17.827 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.832    -1.954    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X168Y322       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y322       FDSE (Prop_fdse_C_Q)         0.204    -1.750 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           7.409     5.659    myrgb/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.672    17.827    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.075    
                         clock uncertainty           -0.267    16.808    
    OLOGIC_X1Y322        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.474    16.334    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.334    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                 10.675    

Slack (MET) :             10.785ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 0.259ns (3.417%)  route 7.321ns (96.583%))
  Logic Levels:           0  
  Clock Path Skew:        3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 17.830 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.947ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.839    -1.947    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X170Y316       FDSE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y316       FDSE (Prop_fdse_C_Q)         0.259    -1.688 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           7.321     5.632    myrgb/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y317        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.675    17.830    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y317        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.752    17.078    
                         clock uncertainty           -0.267    16.811    
    OLOGIC_X1Y317        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    16.417    myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                 10.785    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 0.223ns (2.986%)  route 7.246ns (97.014%))
  Logic Levels:           0  
  Clock Path Skew:        3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 17.830 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.948ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.838    -1.948    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X171Y317       FDSE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y317       FDSE (Prop_fdse_C_Q)         0.223    -1.725 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           7.246     5.521    myrgb/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.675    17.830    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.078    
                         clock uncertainty           -0.267    16.811    
    OLOGIC_X1Y318        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    16.417    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.377ns  (PixelClkIO rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.223ns (3.010%)  route 7.187ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 17.828 - 15.377 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.836    -1.950    myrgb/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X171Y319       FDRE                                         r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y319       FDRE (Prop_fdre_C_Q)         0.223    -1.727 r  myrgb/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           7.187     5.459    myrgb/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y320        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.627    13.970    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.043 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.029    16.072    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.155 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.673    17.828    myrgb/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y320        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.752    17.076    
                         clock uncertainty           -0.267    16.809    
    OLOGIC_X1Y320        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    16.415    myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                 10.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.178ns (3.695%)  route 4.640ns (96.305%))
  Logic Levels:           0  
  Clock Path Skew:        4.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     0.624 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.610    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.906 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.118    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.035 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.603    -1.432    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X169Y321       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y321       FDSE (Prop_fdse_C_Q)         0.178    -1.254 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.640     3.386    myrgb/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y321        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.787    -1.999    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.922 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.162     0.240    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.333 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.956     2.289    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y321        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.752     3.040    
                         clock uncertainty            0.267     3.307    
    OLOGIC_X1Y321        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.009     3.298    myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.107ns (3.024%)  route 3.431ns (96.976%))
  Logic Levels:           0  
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.431     2.886    myrgb/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.151     1.625    myrgb/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y319        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.098     1.722    
                         clock uncertainty            0.267     1.989    
    OLOGIC_X1Y319        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.560    myrgb/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.107ns (3.022%)  route 3.433ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433     2.889    myrgb/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.153     1.627    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.098     1.724    
                         clock uncertainty            0.267     1.991    
    OLOGIC_X1Y318        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.562    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.107ns (2.987%)  route 3.476ns (97.013%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.476     2.931    myrgb/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y317        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.153     1.627    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y317        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.098     1.724    
                         clock uncertainty            0.267     1.991    
    OLOGIC_X1Y317        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.562    myrgb/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.107ns (2.984%)  route 3.478ns (97.016%))
  Logic Levels:           0  
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.478     2.934    myrgb/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y320        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.151     1.625    myrgb/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y320        OSERDESE2                                    r  myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.098     1.722    
                         clock uncertainty            0.267     1.989    
    OLOGIC_X1Y320        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.560    myrgb/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.107ns (2.945%)  route 3.526ns (97.055%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.526     2.981    myrgb/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y321        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.150     1.624    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y321        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.098     1.721    
                         clock uncertainty            0.267     1.988    
    OLOGIC_X1Y321        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.559    myrgb/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.107ns (2.907%)  route 3.573ns (97.093%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.573     3.029    myrgb/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.150     1.624    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.098     1.721    
                         clock uncertainty            0.267     1.988    
    OLOGIC_X1Y322        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.559    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.178ns (3.420%)  route 5.027ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        4.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    -1.433ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     0.624 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.610    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.906 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.118    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.035 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.602    -1.433    myrgb/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X168Y322       FDSE                                         r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y322       FDSE (Prop_fdse_C_Q)         0.178    -1.255 r  myrgb/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.027     3.772    myrgb/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.787    -1.999    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.922 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.162     0.240    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.333 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.956     2.289    myrgb/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y322        OSERDESE2                                    r  myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.752     3.040    
                         clock uncertainty            0.267     3.307    
    OLOGIC_X1Y322        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.009     3.298    myrgb/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.206ns (3.946%)  route 5.014ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        4.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     0.624 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.610    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.906 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.118    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.035 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.607    -1.428    myrgb/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X170Y317       FDSE                                         r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y317       FDSE (Prop_fdse_C_Q)         0.206    -1.222 r  myrgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.014     3.792    myrgb/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.787    -1.999    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.922 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.162     0.240    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.333 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.960     2.293    myrgb/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y318        OSERDESE2                                    r  myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.752     3.044    
                         clock uncertainty            0.267     3.311    
    OLOGIC_X1Y318        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.009     3.302    myrgb/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.107ns (2.870%)  route 3.621ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.860    -0.652    myrgb/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X170Y309       FDPE                                         r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y309       FDPE (Prop_fdpe_C_Q)         0.107    -0.545 r  myrgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.621     3.076    myrgb/U0/ClockSerializer/aRst
    OLOGIC_X1Y323        OSERDESE2                                    r  myrgb/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.973    -0.636    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.583 r  myrgb/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.027     0.444    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.474 r  myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.149     1.623    myrgb/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y323        OSERDESE2                                    r  myrgb/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.098     1.720    
                         clock uncertainty            0.267     1.987    
    OLOGIC_X1Y323        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     2.558    myrgb/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.204ns (16.789%)  route 1.011ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 13.640 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.462    -2.324    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.204    -2.120 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.011    -1.109    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.297    13.640    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.629    13.011    
                         clock uncertainty           -0.068    12.943    
    SLICE_X145Y201       FDPE (Recov_fdpe_C_PRE)     -0.261    12.682    myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.204ns (16.789%)  route 1.011ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 13.640 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.462    -2.324    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.204    -2.120 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.011    -1.109    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.297    13.640    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.629    13.011    
                         clock uncertainty           -0.068    12.943    
    SLICE_X145Y201       FDPE (Recov_fdpe_C_PRE)     -0.261    12.682    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.204ns (16.789%)  route 1.011ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 13.640 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.462    -2.324    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.204    -2.120 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.011    -1.109    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.297    13.640    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.629    13.011    
                         clock uncertainty           -0.068    12.943    
    SLICE_X145Y201       FDPE (Recov_fdpe_C_PRE)     -0.261    12.682    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.377ns  (clk_out1_clk_wiz_1 rise@15.377ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.204ns (16.789%)  route 1.011ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 13.640 - 15.377 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.462    -2.324    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.204    -2.120 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.011    -1.109    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.377    15.377 r  
    C8                                                0.000    15.377 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.377    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    16.002 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    16.988    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    10.472 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.260    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.343 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         1.297    13.640    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.629    13.011    
                         clock uncertainty           -0.068    12.943    
    SLICE_X145Y201       FDPE (Recov_fdpe_C_PRE)     -0.261    12.682    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                 13.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.091ns (14.892%)  route 0.520ns (85.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.662    -0.850    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.091    -0.759 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.520    -0.239    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.095    -0.811    
    SLICE_X145Y201       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.921    myrgb/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.091ns (14.892%)  route 0.520ns (85.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.662    -0.850    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.091    -0.759 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.520    -0.239    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.095    -0.811    
    SLICE_X145Y201       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.921    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.091ns (14.892%)  route 0.520ns (85.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.662    -0.850    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.091    -0.759 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.520    -0.239    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.095    -0.811    
    SLICE_X145Y201       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.921    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Destination:            myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@7.689ns period=15.377ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.091ns (14.892%)  route 0.520ns (85.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.662    -0.850    myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X145Y234       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y234       FDPE (Prop_fdpe_C_Q)         0.091    -0.759 f  myrgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.520    -0.239    myrgb/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X145Y201       FDPE                                         f  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_pll_clk/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  u_pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    u_pll_clk/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  u_pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    u_pll_clk/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  u_pll_clk/inst/clkout1_buf/O
                         net (fo=581, routed)         0.894    -0.715    myrgb/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X145Y201       FDPE                                         r  myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.095    -0.811    
    SLICE_X145Y201       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.921    myrgb/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.682    





