// Seed: 653143692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  supply1 id_7 = 1, id_8 = id_4;
  id_9 :
  assert property (@(posedge (1)) 1)
  else;
  id_10(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(id_4),
      .id_4(~id_5),
      .id_5(1'd0 ? id_6 : 1),
      .id_6(1),
      .id_7(),
      .id_8(1),
      .id_9(1)
  );
  wire id_11;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
