# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../zybo-tp1.srcs/sim_1/imports/pulse_gen/test_pulse_gen.vhd" \

# Do not sort compile order
nosort
