
---------- Begin Simulation Statistics ----------
final_tick                               2542011272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   219495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.12                       # Real time elapsed on the host
host_tick_rate                              627681638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196790                       # Number of instructions simulated
sim_ops                                       4196790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012001                       # Number of seconds simulated
sim_ticks                                 12001427500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.787204                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417784                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892945                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2361                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93673                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            816904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53011                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226388                       # Number of indirect misses.
system.cpu.branchPred.lookups                  994874                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66025                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26934                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196790                       # Number of instructions committed
system.cpu.committedOps                       4196790                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.716154                       # CPI: cycles per instruction
system.cpu.discardedOps                        200579                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608735                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456372                       # DTB hits
system.cpu.dtb.data_misses                       7345                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407258                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853616                       # DTB read hits
system.cpu.dtb.read_misses                       6546                       # DTB read misses
system.cpu.dtb.write_accesses                  201477                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602756                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3433414                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054662                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665073                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16806696                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174943                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026682                       # ITB accesses
system.cpu.itb.fetch_acv                          788                       # ITB acv
system.cpu.itb.fetch_hits                     1019830                       # ITB hits
system.cpu.itb.fetch_misses                      6852                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.33%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2685     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11074185000     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9266000      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18715000      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               906007000      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12008173000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900186                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945256                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590075                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742198                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8082601000     67.31%     67.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3925521000     32.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23989497                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85413      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541976     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839539     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592667     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104856      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196790                       # Class of committed instruction
system.cpu.quiesceCycles                        13358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7182801                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22961457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22961457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22961457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22961457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117751.061538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117751.061538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117751.061538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117751.061538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13197492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13197492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13197492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13197492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67679.446154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67679.446154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67679.446154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67679.446154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22611960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22611960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117770.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117770.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12997995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12997995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67697.890625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67697.890625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290852                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539541762000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290852                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205678                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205678                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129443                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34919                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87744                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28962                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28962                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41002                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11265088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11265088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6700928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17977721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052460                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158277     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158715                       # Request fanout histogram
system.membus.reqLayer0.occupancy              344000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828657037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376361750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468326000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5649472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5649472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5649472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470733336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373070287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843803623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470733336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470733336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186212515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186212515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186212515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470733336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373070287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030016138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10589                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2183                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2029533250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4797839500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13746.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32496.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81048                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.137725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.953232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.569448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35009     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24423     29.65%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9965     12.10%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4710      5.72%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2529      3.07%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      1.78%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          884      1.07%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.72%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2794      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.954318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.351210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.674127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1343     18.15%     18.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5570     75.28%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      3.99%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.23%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6598     89.17%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.09%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              455      6.15%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.64%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.88%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7399                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9449152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  677696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7695680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10126848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7836544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12001422500                       # Total gap between requests
system.mem_ctrls.avgGap                      42758.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5005824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4443328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7695680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417102382.195784628391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370233290.998091697693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641230386.968550205231                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2547873000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249966500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 295053799250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28863.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32161.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2409664.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315709380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167780745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561268260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309859200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5241274260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194843520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7737895605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.747936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455274250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11145493250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272448120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144802020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492902760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317819700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5192990700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235503360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7603626900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.560208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    558249500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11042518000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11994227500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1734594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1734594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1734594                       # number of overall hits
system.cpu.icache.overall_hits::total         1734594                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88336                       # number of overall misses
system.cpu.icache.overall_misses::total         88336                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5434714000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5434714000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5434714000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5434714000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1822930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1822930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1822930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1822930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61523.206847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61523.206847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61523.206847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61523.206847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87744                       # number of writebacks
system.cpu.icache.writebacks::total             87744                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5346379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5346379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5346379000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5346379000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048458                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60523.218167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60523.218167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60523.218167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60523.218167                       # average overall mshr miss latency
system.cpu.icache.replacements                  87744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1734594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1734594                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88336                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5434714000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5434714000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1822930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1822930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61523.206847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61523.206847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5346379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5346379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60523.218167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60523.218167                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.835026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1791636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.400533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.835026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3734195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3734195                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316972                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105717                       # number of overall misses
system.cpu.dcache.overall_misses::total        105717                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779248500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779248500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779248500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779248500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422689                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422689                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64126.379863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64126.379863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64126.379863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64126.379863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34743                       # number of writebacks
system.cpu.dcache.writebacks::total             34743                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36645                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4400927499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4400927499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4400927499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4400927499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048550                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63715.072663                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63715.072663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63715.072663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63715.072663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103730.769231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103730.769231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67077.457503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67077.457503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66910.876397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66910.876397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472464000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472464000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61547.776458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61547.776458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718068999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718068999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59292.828513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59292.828513                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69739.226519                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69739.226519                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62209000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62209000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080883                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080883                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68739.226519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68739.226519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542011272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.599522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1384769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.088039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.599522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2959961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2959961                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3231712509000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   229453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.34                       # Real time elapsed on the host
host_tick_rate                              387208628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   407358657                       # Number of instructions simulated
sim_ops                                     407358657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.687429                       # Number of seconds simulated
sim_ticks                                687428857500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.901341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                61927018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91201465                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             139523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8155460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          78015878                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4139492                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14970558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10831066                       # Number of indirect misses.
system.cpu.branchPred.lookups               111472572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9880904                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       511381                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   402422398                       # Number of instructions committed
system.cpu.committedOps                     402422398                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.416075                       # CPI: cycles per instruction
system.cpu.discardedOps                      12654218                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110319295                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    114200877                       # DTB hits
system.cpu.dtb.data_misses                    1164918                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 75358799                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75692163                       # DTB read hits
system.cpu.dtb.read_misses                    1144983                       # DTB read misses
system.cpu.dtb.write_accesses                34960496                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38508714                       # DTB write hits
system.cpu.dtb.write_misses                     19935                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              371443                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          298805889                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          87295815                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         40319002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       638032342                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292734                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               214410344                       # ITB accesses
system.cpu.itb.fetch_acv                          269                       # ITB acv
system.cpu.itb.fetch_hits                   214408662                       # ITB hits
system.cpu.itb.fetch_misses                      1682                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24652      6.91%      6.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    1592      0.45%      7.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rti                     3733      1.05%      8.45% # number of callpals executed
system.cpu.kern.callpal::callsys                  191      0.05%      8.51% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.51% # number of callpals executed
system.cpu.kern.callpal::rdunique              326596     91.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 356968                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1450742                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10520     36.10%     36.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.18%     36.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     704      2.42%     38.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17865     61.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29141                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10519     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.24%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      704      3.23%     51.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10519     48.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21794                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             672694414500     97.89%     97.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87489000      0.01%     97.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               851320500      0.12%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13546147000      1.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         687179371000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.588805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.747881                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3637                      
system.cpu.kern.mode_good::user                  3637                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3921                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3637                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927569                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962424                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        52489243000      7.64%      7.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         634689928000     92.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1374705060                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31044716      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               242830630     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 225668      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                236147      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44993      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15003      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               78136297     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38389198      9.54%     97.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             46096      0.01%     97.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            46116      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11407534      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                402422398                       # Class of committed instruction
system.cpu.quiesceCycles                       152655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       736672718                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6720595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13441048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3851847086                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3851847086                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3851847086                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3851847086                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117728.684088                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117728.684088                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117728.684088                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117728.684088                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             1                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2214075301                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2214075301                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2214075301                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2214075301                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67671.474448                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67671.474448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67671.474448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67671.474448                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8980966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8980966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115140.589744                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115140.589744                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5080966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5080966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65140.589744                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65140.589744                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3842866120                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3842866120                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117734.868873                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117734.868873                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2208994335                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2208994335                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67677.522518                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67677.522518                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6197892                       # Transaction distribution
system.membus.trans_dist::WriteReq               1655                       # Transaction distribution
system.membus.trans_dist::WriteResp              1655                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1050115                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3809963                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1860373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            491135                       # Transaction distribution
system.membus.trans_dist::ReadExResp           491135                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3809964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2386713                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11429891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11429891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8633326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8639066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20134393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    487675328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    487675328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    249295680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    249304742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               739069030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6723338                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004723                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6723188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6723338                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5324500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         34187907246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15586334000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19796028750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      243837696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      184177280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          428014976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    243837696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     243837696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67207360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67207360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3809964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2877770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6687734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1050115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1050115                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         354709718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         267921950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             622631668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    354709718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        354709718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97766277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97766277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97766277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        354709718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        267921950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            720397945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4462449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2178711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2866118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109167500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263695                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263695                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14775270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4204030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6687734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4860040                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6687734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4860040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1642905                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                397591                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            175502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            258291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            342820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            152592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            196455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            372399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            296176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            504951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            196791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           614476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           305258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           441808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           474241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            116386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            369428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            285183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            156707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            630393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           469841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           301963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           277375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           131245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           453411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           560055                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  69885328000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25224145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164475871750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13852.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32602.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       129                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3178683                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3123411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6687734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4860040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4848661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  91154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 249404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 267219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 265877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 268371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 282223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 266818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    463                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3205170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.838193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.931448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.708546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1223982     38.19%     38.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1248824     38.96%     77.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312365      9.75%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162554      5.07%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       108896      3.40%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36915      1.15%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25478      0.79%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16378      0.51%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69778      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3205170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       263695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.131254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.200363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15165      5.75%      5.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          85297     32.35%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         95038     36.04%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38532     14.61%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22171      8.41%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4733      1.79%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           937      0.36%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           551      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           322      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           245      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           192      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           137      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          115      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           87      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           57      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           38      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           56      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263695                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.922714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.874312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.313795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166290     63.06%     63.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3694      1.40%     64.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58070     22.02%     86.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21217      8.05%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13049      4.95%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              983      0.37%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              185      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               54      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263695                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              322869056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105145920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               285595840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               428014976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            311042560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       469.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    622.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    452.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  687428797500                       # Total gap between requests
system.mem_ctrls.avgGap                      59529.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    139437504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    183431552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    285595840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 202839177.434444546700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 266837142.489322960377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415455122.205136656761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3809964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2877770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4860040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  69242137250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  95233734500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16624206076750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18173.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33092.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3420590.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12245164260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6508447770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19604019540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12340492380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54264721680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     296840492010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14002248480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       415805586120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.870717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33805540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22954620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 630670019750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10639820940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5655179970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16416188040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10953533160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54264721680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     293458594230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16849716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       408237754980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.861824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41222671500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22954620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 623251727500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34295                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34295                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9062                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2098646                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1964500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4085000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170588086                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1585000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1582500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    689619636500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    213959595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        213959595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    213959595                       # number of overall hits
system.cpu.icache.overall_hits::total       213959595                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3809963                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3809963                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3809963                       # number of overall misses
system.cpu.icache.overall_misses::total       3809963                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 180308979500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 180308979500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 180308979500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 180308979500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    217769558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    217769558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    217769558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    217769558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017495                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017495                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017495                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017495                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47325.651063                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47325.651063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47325.651063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47325.651063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3809963                       # number of writebacks
system.cpu.icache.writebacks::total           3809963                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3809963                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3809963                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3809963                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3809963                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 176499015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 176499015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 176499015500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 176499015500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017495                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46325.650800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46325.650800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46325.650800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46325.650800                       # average overall mshr miss latency
system.cpu.icache.replacements                3809963                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    213959595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       213959595                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3809963                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3809963                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 180308979500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 180308979500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    217769558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    217769558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47325.651063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47325.651063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3809963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3809963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 176499015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 176499015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46325.650800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46325.650800                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           217808466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3810475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.160450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         439349080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        439349080                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    107085919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        107085919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    107085919                       # number of overall hits
system.cpu.dcache.overall_hits::total       107085919                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3266344                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3266344                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3266344                       # number of overall misses
system.cpu.dcache.overall_misses::total       3266344                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 214074908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214074908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 214074908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214074908000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110352263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110352263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110352263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110352263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65539.608810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65539.608810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65539.608810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65539.608810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1017475                       # number of writebacks
system.cpu.dcache.writebacks::total           1017475                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       396950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       396950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       396950                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       396950                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2869394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2869394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2869394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2869394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2870                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2870                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 186531643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186531643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 186531643000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186531643000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242884500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242884500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65007.330119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65007.330119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65007.330119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65007.330119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 84628.745645                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 84628.745645                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2877770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     71208110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        71208110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2384277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2384277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 159685532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 159685532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73592387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73592387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66974.404610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66974.404610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2378246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2378246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 156869769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156869769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242884500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242884500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65960.278920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65960.278920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199904.938272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199904.938272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35877809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35877809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       882067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       882067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54389375500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54389375500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36759876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36759876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61661.274597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61661.274597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       390919                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390919                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       491148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       491148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1655                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1655                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29661873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29661873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60392.943675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60392.943675                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1645116                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1645116                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    630696500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    630696500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1653508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1653508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75154.492374                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75154.492374                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    622304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    622304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74154.492374                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74154.492374                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1653209                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1653209                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1653209                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1653209                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 689701236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113285433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2878794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.351698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230195730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230195730                       # Number of data accesses

---------- End Simulation Statistics   ----------
