#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jan  2 10:57:57 2023
# Process ID: 2576
# Current directory: D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log SYSTEM_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SYSTEM_TOP.tcl
# Log file: D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/SYSTEM_TOP.vds
# Journal file: D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SYSTEM_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado_project/ip_package/odintop'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado_project/TEST_project'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SYSTEM_TOP:1.0'. The one found in IP location 'd:/vivado_project' will take precedence over the same IP in location d:/vivado_project/ip_package/odintop
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ODIN:1.0'. The one found in IP location 'd:/vivado_project/odin' will take precedence over the same IP in location d:/vivado_project/test_ODIN5_9
Command: synth_design -top SYSTEM_TOP -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14744
WARNING: [Synth 8-2611] redeclaration of ansi port AEROUT_CTRL_BUSY is not allowed [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:39]
CRITICAL WARNING: [Synth 8-976] AEROUT_CTRL_BUSY has already been declared [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:39]
CRITICAL WARNING: [Synth 8-2654] second declaration of AEROUT_CTRL_BUSY ignored [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:39]
INFO: [Synth 8-994] AEROUT_CTRL_BUSY is declared here [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1645.059 ; gain = 130.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SYSTEM_TOP' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'ODIN' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aer_out' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/aer_out.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aer_out' (1#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/aer_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/spi_slave.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (2#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/spi_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/controller.v:4]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'scheduler' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:1]
	Parameter prio_num bound to: 57 - type: integer 
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/fifo.v:13]
	Parameter width bound to: 9 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter depth_addr bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/fifo.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/fifo.v:13]
	Parameter width bound to: 13 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter depth_addr bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (4#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/fifo.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[56].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[55].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[54].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[53].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[52].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[51].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[50].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[49].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[48].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[47].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[46].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[45].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[44].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[43].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[42].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[41].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[40].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[39].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[38].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[37].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[36].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[35].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[34].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[33].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[32].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[31].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[30].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[29].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[28].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[27].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[26].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[25].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[24].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[23].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[22].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[21].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[20].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[19].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[18].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[17].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[16].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[15].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[14].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[13].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[12].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[11].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[10].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[9].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[8].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[7].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[6].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[5].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[4].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[3].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[2].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[1].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[0].fifo_burst'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:205]
INFO: [Synth 8-6155] done synthesizing module 'scheduler' (5#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/scheduler.v:1]
INFO: [Synth 8-6157] synthesizing module 'synaptic_core' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/synaptic_core.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdsp_update' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/sdsp_update.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sdsp_update' (6#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/sdsp_update.v:1]
INFO: [Synth 8-6157] synthesizing module 'synapse_mem_0' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/.Xil/Vivado-2576-LAPTOP-07KLTU7T/realtime/synapse_mem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'synapse_mem_0' (7#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/.Xil/Vivado-2576-LAPTOP-07KLTU7T/realtime/synapse_mem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'synaptic_core' (8#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/synaptic_core.v:1]
INFO: [Synth 8-6157] synthesizing module 'neuron_core' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/neuron_core.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lif_neuron' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/lif_neuron.v:1]
INFO: [Synth 8-6157] synthesizing module 'lif_calcium' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/LIF_neuron_blocks/lif_calcium.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lif_calcium' (9#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/LIF_neuron_blocks/lif_calcium.v:1]
INFO: [Synth 8-6157] synthesizing module 'lif_neuron_state' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/LIF_neuron_blocks/lif_neuron_state.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lif_neuron_state' (10#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/LIF_neuron_blocks/lif_neuron_state.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'neuron_state_0'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/lif_neuron.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'calcium_0'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/lif_neuron.v:44]
INFO: [Synth 8-6155] done synthesizing module 'lif_neuron' (11#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/lif_neuron.v:1]
INFO: [Synth 8-6157] synthesizing module 'neuron_mem_0' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/.Xil/Vivado-2576-LAPTOP-07KLTU7T/realtime/neuron_mem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'neuron_mem_0' (12#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/.Xil/Vivado-2576-LAPTOP-07KLTU7T/realtime/neuron_mem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'neuron_core' (13#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/neuron_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ODIN' (14#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/imports/test_ODIN5_9/src/ODIN.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'CTRL_NEURMEM_ADDR' does not match port width (8) of module 'ODIN' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:80]
WARNING: [Synth 8-7071] port 'CTRL_AEROUT_POP_NEUR' of module 'ODIN' is unconnected for instance 'ODIN_test' [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:57]
WARNING: [Synth 8-7023] instance 'ODIN_test' of module 'ODIN' has 17 connections declared, but only 16 given [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ODIN_test'. This will prevent further optimization [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:57]
INFO: [Synth 8-6155] done synthesizing module 'SYSTEM_TOP' (15#1) [D:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/new/SYSTEM_TOP.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1759.496 ; gain = 244.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1777.406 ; gain = 262.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1777.406 ; gain = 262.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1777.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/ip/neuron_mem_0/neuron_mem_0/neuron_mem_0_in_context.xdc] for cell 'ODIN_test/neuron_core_0/neuarray_0'
Finished Parsing XDC File [d:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/ip/neuron_mem_0/neuron_mem_0/neuron_mem_0_in_context.xdc] for cell 'ODIN_test/neuron_core_0/neuarray_0'
Parsing XDC File [d:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/ip/synapse_mem_0/synapse_mem_0/synapse_mem_0_in_context.xdc] for cell 'ODIN_test/synaptic_core_0/synarray_0'
Finished Parsing XDC File [d:/Vivado_project/test_ODIN5_9/project_1/project_1.srcs/sources_1/ip/synapse_mem_0/synapse_mem_0/synapse_mem_0_in_context.xdc] for cell 'ODIN_test/synaptic_core_0/synarray_0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1921.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1921.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1921.910 ; gain = 407.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1921.910 ; gain = 407.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ODIN_test/neuron_core_0/neuarray_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ODIN_test/synaptic_core_0/synarray_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1921.910 ; gain = 407.086
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                             0000 |                             0000
                  W_NEUR |                             0001 |                             0001
                  R_NEUR |                             0010 |                             0010
                   W_SYN |                             0011 |                             0011
                   R_SYN |                             0100 |                             0100
              WAIT_SPIDN |                             0101 |                             1011
                POP_VIRT |                             0110 |                             1010
                POP_NEUR |                             0111 |                             1001
                    TREF |                             1000 |                             0101
                 SYNAPSE |                             1001 |                             0111
                    PUSH |                             1010 |                             1000
                    BIST |                             1011 |                             0110
              WAIT_REQDN |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1921.910 ; gain = 407.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 176   
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	               13 Bit    Registers := 32    
	                9 Bit    Registers := 228   
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 174   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 600   
+---Muxes : 
	   8 Input   57 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 3     
	   8 Input   49 Bit        Muxes := 2     
	   8 Input   41 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   25 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	  10 Input   13 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 57    
	   2 Input    8 Bit        Muxes := 43    
	  11 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	  13 Input    4 Bit        Muxes := 1     
	  38 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 78    
	   2 Input    1 Bit        Muxes := 167   
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1921.910 ; gain = 407.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 2388.895 ; gain = 874.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 2397.484 ; gain = 882.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2427.152 ; gain = 912.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |neuron_mem_0  |         1|
|2     |synapse_mem_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |neuron_mem  |     1|
|2     |synapse_mem |     1|
|3     |BUFG        |     2|
|4     |CARRY8      |    13|
|5     |LUT1        |   373|
|6     |LUT2        |   306|
|7     |LUT3        |   192|
|8     |LUT4        |   401|
|9     |LUT5        |   617|
|10    |LUT6        |  1958|
|11    |MUXF7       |   238|
|12    |MUXF8       |    67|
|13    |FDCE        |   851|
|15    |FDC         |    28|
|16    |FDPE        |    58|
|17    |FDRE        |  3085|
|18    |IBUF        |    23|
|19    |OBUF        |    22|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2441.809 ; gain = 782.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2441.809 ; gain = 926.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2453.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2477.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDCE_1 => FDCE (inverted pins: C): 20 instances
  FDC_1 => FDCE (inverted pins: C): 28 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 23 instances

Synth Design complete, checksum: 2704db93
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 28 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2477.441 ; gain = 1194.285
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/test_ODIN5_9/project_1/project_1.runs/synth_1/SYSTEM_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SYSTEM_TOP_utilization_synth.rpt -pb SYSTEM_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  2 10:59:01 2023...
