<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ErrataFix.cpp source code [llvm/lld/ELF/AArch64ErrataFix.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="lld::elf::Patch843419Section "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/lld/ELF/AArch64ErrataFix.cpp'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>llvm</a>/<a href='..'>lld</a>/<a href='./'>ELF</a>/<a href='AArch64ErrataFix.cpp.html'>AArch64ErrataFix.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64ErrataFix.cpp -----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// This file implements Section Patching for the purpose of working around</i></td></tr>
<tr><th id="9">9</th><td><i>// errata in CPUs. The general principle is that an erratum sequence of one or</i></td></tr>
<tr><th id="10">10</th><td><i>// more instructions is detected in the instruction stream, one of the</i></td></tr>
<tr><th id="11">11</th><td><i>// instructions in the sequence is replaced with a branch to a patch sequence</i></td></tr>
<tr><th id="12">12</th><td><i>// of replacement instructions. At the end of the replacement sequence the</i></td></tr>
<tr><th id="13">13</th><td><i>// patch branches back to the instruction stream.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>// This technique is only suitable for fixing an erratum when:</i></td></tr>
<tr><th id="16">16</th><td><i>// - There is a set of necessary conditions required to trigger the erratum that</i></td></tr>
<tr><th id="17">17</th><td><i>// can be detected at static link time.</i></td></tr>
<tr><th id="18">18</th><td><i>// - There is a set of replacement instructions that can be used to remove at</i></td></tr>
<tr><th id="19">19</th><td><i>// least one of the necessary conditions that trigger the erratum.</i></td></tr>
<tr><th id="20">20</th><td><i>// - We can overwrite an instruction in the erratum sequence with a branch to</i></td></tr>
<tr><th id="21">21</th><td><i>// the replacement sequence.</i></td></tr>
<tr><th id="22">22</th><td><i>// - We can place the replacement sequence within range of the branch.</i></td></tr>
<tr><th id="23">23</th><td><i></i></td></tr>
<tr><th id="24">24</th><td><i>// FIXME:</i></td></tr>
<tr><th id="25">25</th><td><i>// - The implementation here only supports one patch, the AArch64 Cortex-53</i></td></tr>
<tr><th id="26">26</th><td><i>// errata 843419 that affects r0p0, r0p1, r0p2 and r0p4 versions of the core.</i></td></tr>
<tr><th id="27">27</th><td><i>// To keep the initial version simple there is no support for multiple</i></td></tr>
<tr><th id="28">28</th><td><i>// architectures or selection of different patches.</i></td></tr>
<tr><th id="29">29</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="AArch64ErrataFix.h.html">"AArch64ErrataFix.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="Config.h.html">"Config.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="LinkerScript.h.html">"LinkerScript.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="OutputSections.h.html">"OutputSections.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="Relocations.h.html">"Relocations.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="Symbols.h.html">"Symbols.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="SyntheticSections.h.html">"SyntheticSections.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="Target.h.html">"Target.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../include/lld/Common/Memory.h.html">"lld/Common/Memory.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../include/lld/Common/Strings.h.html">"lld/Common/Strings.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../llvm/include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../llvm/include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="46">46</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::ELF</span>;</td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::object</span>;</td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::support</span>;</td></tr>
<tr><th id="49">49</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::support::endian</span>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">lld</span>;</td></tr>
<tr><th id="52">52</th><td><b>using</b> <b>namespace</b> <span class="namespace">lld::elf</span>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i  data-doc="_ZL6isADRPj">// Helper functions to identify instructions and conditions needed to trigger</i></td></tr>
<tr><th id="55">55</th><td><i  data-doc="_ZL6isADRPj">// the Cortex-A53-843419 erratum.</i></td></tr>
<tr><th id="56">56</th><td><i  data-doc="_ZL6isADRPj"></i></td></tr>
<tr><th id="57">57</th><td><i  data-doc="_ZL6isADRPj">// ADRP</i></td></tr>
<tr><th id="58">58</th><td><i  data-doc="_ZL6isADRPj">// | 1 | immlo (2) | 1 | 0 0 0 0 | immhi (19) | Rd (5) |</i></td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL6isADRPj" title='isADRP' data-type='bool isADRP(uint32_t Instr)' data-ref="_ZL6isADRPj">isADRP</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="609Instr" title='Instr' data-type='uint32_t' data-ref="609Instr">Instr</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <b>return</b> (<a class="local col9 ref" href="#609Instr" title='Instr' data-ref="609Instr">Instr</a> &amp; <var>0x9f000000</var>) == <var>0x90000000</var>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i  data-doc="_ZL16isLoadStoreClassj">// Load and store bit patterns from ARMv8-A ARM ARM.</i></td></tr>
<tr><th id="64">64</th><td><i  data-doc="_ZL16isLoadStoreClassj">// Instructions appear in order of appearance starting from table in</i></td></tr>
<tr><th id="65">65</th><td><i  data-doc="_ZL16isLoadStoreClassj">// C4.1.3 Loads and Stores.</i></td></tr>
<tr><th id="66">66</th><td><i  data-doc="_ZL16isLoadStoreClassj"></i></td></tr>
<tr><th id="67">67</th><td><i  data-doc="_ZL16isLoadStoreClassj">// All loads and stores have 1 (at bit postion 27), (0 at bit position 25).</i></td></tr>
<tr><th id="68">68</th><td><i  data-doc="_ZL16isLoadStoreClassj">// | op0 x op1 (2) | 1 op2 0 op3 (2) | x | op4 (5) | xxxx | op5 (2) | x (10) |</i></td></tr>
<tr><th id="69">69</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isLoadStoreClassj" title='isLoadStoreClass' data-type='bool isLoadStoreClass(uint32_t Instr)' data-ref="_ZL16isLoadStoreClassj">isLoadStoreClass</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="610Instr" title='Instr' data-type='uint32_t' data-ref="610Instr">Instr</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>return</b> (<a class="local col0 ref" href="#610Instr" title='Instr' data-ref="610Instr">Instr</a> &amp; <var>0x0a000000</var>) == <var>0x08000000</var>;</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// LDN/STN multiple no offset</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// | 0 Q 00 | 1100 | 0 L 00 | 0000 | opcode (4) | size (2) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// LDN/STN multiple post-indexed</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// | 0 Q 00 | 1100 | 1 L 0 | Rm (5)| opcode (4) | size (2) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// L == 0 for stores.</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="_ZL19isST1MultipleOpcodej"></i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// Utility routine to decode opcode field of LDN/STN multiple structure</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// instructions to find the ST1 instructions.</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// opcode == 0010 ST1 4 registers.</i></td></tr>
<tr><th id="82">82</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// opcode == 0110 ST1 3 registers.</i></td></tr>
<tr><th id="83">83</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// opcode == 0111 ST1 1 register.</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="_ZL19isST1MultipleOpcodej">// opcode == 1010 ST1 2 registers.</i></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isST1MultipleOpcodej" title='isST1MultipleOpcode' data-type='bool isST1MultipleOpcode(uint32_t Instr)' data-ref="_ZL19isST1MultipleOpcodej">isST1MultipleOpcode</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="611Instr" title='Instr' data-type='uint32_t' data-ref="611Instr">Instr</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> (<a class="local col1 ref" href="#611Instr" title='Instr' data-ref="611Instr">Instr</a> &amp; <var>0x0000f000</var>) == <var>0x00002000</var> ||</td></tr>
<tr><th id="87">87</th><td>         (<a class="local col1 ref" href="#611Instr" title='Instr' data-ref="611Instr">Instr</a> &amp; <var>0x0000f000</var>) == <var>0x00006000</var> ||</td></tr>
<tr><th id="88">88</th><td>         (<a class="local col1 ref" href="#611Instr" title='Instr' data-ref="611Instr">Instr</a> &amp; <var>0x0000f000</var>) == <var>0x00007000</var> ||</td></tr>
<tr><th id="89">89</th><td>         (<a class="local col1 ref" href="#611Instr" title='Instr' data-ref="611Instr">Instr</a> &amp; <var>0x0000f000</var>) == <var>0x0000a000</var>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isST1Multiplej" title='isST1Multiple' data-type='bool isST1Multiple(uint32_t Instr)' data-ref="_ZL13isST1Multiplej">isST1Multiple</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="612Instr" title='Instr' data-type='uint32_t' data-ref="612Instr">Instr</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <b>return</b> (<a class="local col2 ref" href="#612Instr" title='Instr' data-ref="612Instr">Instr</a> &amp; <var>0xbfff0000</var>) == <var>0x0c000000</var> &amp;&amp; <a class="tu ref" href="#_ZL19isST1MultipleOpcodej" title='isST1MultipleOpcode' data-use='c' data-ref="_ZL19isST1MultipleOpcodej">isST1MultipleOpcode</a>(<a class="local col2 ref" href="#612Instr" title='Instr' data-ref="612Instr">Instr</a>);</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i  data-doc="_ZL17isST1MultiplePostj">// Writes to Rn (writeback).</i></td></tr>
<tr><th id="97">97</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isST1MultiplePostj" title='isST1MultiplePost' data-type='bool isST1MultiplePost(uint32_t Instr)' data-ref="_ZL17isST1MultiplePostj">isST1MultiplePost</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="613Instr" title='Instr' data-type='uint32_t' data-ref="613Instr">Instr</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>return</b> (<a class="local col3 ref" href="#613Instr" title='Instr' data-ref="613Instr">Instr</a> &amp; <var>0xbfe00000</var>) == <var>0x0c800000</var> &amp;&amp; <a class="tu ref" href="#_ZL19isST1MultipleOpcodej" title='isST1MultipleOpcode' data-use='c' data-ref="_ZL19isST1MultipleOpcodej">isST1MultipleOpcode</a>(<a class="local col3 ref" href="#613Instr" title='Instr' data-ref="613Instr">Instr</a>);</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// LDN/STN single no offset</i></td></tr>
<tr><th id="102">102</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// | 0 Q 00 | 1101 | 0 L R 0 | 0000 | opc (3) S | size (2) | Rn (5) | Rt (5)|</i></td></tr>
<tr><th id="103">103</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// LDN/STN single post-indexed</i></td></tr>
<tr><th id="104">104</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// | 0 Q 00 | 1101 | 1 L R | Rm (5) | opc (3) S | size (2) | Rn (5) | Rt (5)|</i></td></tr>
<tr><th id="105">105</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// L == 0 for stores</i></td></tr>
<tr><th id="106">106</th><td><i  data-doc="_ZL17isST1SingleOpcodej"></i></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// Utility routine to decode opcode field of LDN/STN single structure</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// instructions to find the ST1 instructions.</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// R == 0 for ST1 and ST3, R == 1 for ST2 and ST4.</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// opcode == 000 ST1 8-bit.</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// opcode == 010 ST1 16-bit.</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZL17isST1SingleOpcodej">// opcode == 100 ST1 32 or 64-bit (Size determines which).</i></td></tr>
<tr><th id="113">113</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isST1SingleOpcodej" title='isST1SingleOpcode' data-type='bool isST1SingleOpcode(uint32_t Instr)' data-ref="_ZL17isST1SingleOpcodej">isST1SingleOpcode</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="614Instr" title='Instr' data-type='uint32_t' data-ref="614Instr">Instr</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> (<a class="local col4 ref" href="#614Instr" title='Instr' data-ref="614Instr">Instr</a> &amp; <var>0x0040e000</var>) == <var>0x00000000</var> ||</td></tr>
<tr><th id="115">115</th><td>         (<a class="local col4 ref" href="#614Instr" title='Instr' data-ref="614Instr">Instr</a> &amp; <var>0x0040e000</var>) == <var>0x00004000</var> ||</td></tr>
<tr><th id="116">116</th><td>         (<a class="local col4 ref" href="#614Instr" title='Instr' data-ref="614Instr">Instr</a> &amp; <var>0x0040e000</var>) == <var>0x00008000</var>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isST1Singlej" title='isST1Single' data-type='bool isST1Single(uint32_t Instr)' data-ref="_ZL11isST1Singlej">isST1Single</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="615Instr" title='Instr' data-type='uint32_t' data-ref="615Instr">Instr</dfn>) {</td></tr>
<tr><th id="120">120</th><td>  <b>return</b> (<a class="local col5 ref" href="#615Instr" title='Instr' data-ref="615Instr">Instr</a> &amp; <var>0xbfff0000</var>) == <var>0x0d000000</var> &amp;&amp; <a class="tu ref" href="#_ZL17isST1SingleOpcodej" title='isST1SingleOpcode' data-use='c' data-ref="_ZL17isST1SingleOpcodej">isST1SingleOpcode</a>(<a class="local col5 ref" href="#615Instr" title='Instr' data-ref="615Instr">Instr</a>);</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i  data-doc="_ZL15isST1SinglePostj">// Writes to Rn (writeback).</i></td></tr>
<tr><th id="124">124</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isST1SinglePostj" title='isST1SinglePost' data-type='bool isST1SinglePost(uint32_t Instr)' data-ref="_ZL15isST1SinglePostj">isST1SinglePost</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="616Instr" title='Instr' data-type='uint32_t' data-ref="616Instr">Instr</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> (<a class="local col6 ref" href="#616Instr" title='Instr' data-ref="616Instr">Instr</a> &amp; <var>0xbfe00000</var>) == <var>0x0d800000</var> &amp;&amp; <a class="tu ref" href="#_ZL17isST1SingleOpcodej" title='isST1SingleOpcode' data-use='c' data-ref="_ZL17isST1SingleOpcodej">isST1SingleOpcode</a>(<a class="local col6 ref" href="#616Instr" title='Instr' data-ref="616Instr">Instr</a>);</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL5isST1j" title='isST1' data-type='bool isST1(uint32_t Instr)' data-ref="_ZL5isST1j">isST1</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="617Instr" title='Instr' data-type='uint32_t' data-ref="617Instr">Instr</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13isST1Multiplej" title='isST1Multiple' data-use='c' data-ref="_ZL13isST1Multiplej">isST1Multiple</a>(<a class="local col7 ref" href="#617Instr" title='Instr' data-ref="617Instr">Instr</a>) || <a class="tu ref" href="#_ZL17isST1MultiplePostj" title='isST1MultiplePost' data-use='c' data-ref="_ZL17isST1MultiplePostj">isST1MultiplePost</a>(<a class="local col7 ref" href="#617Instr" title='Instr' data-ref="617Instr">Instr</a>) ||</td></tr>
<tr><th id="130">130</th><td>         <a class="tu ref" href="#_ZL11isST1Singlej" title='isST1Single' data-use='c' data-ref="_ZL11isST1Singlej">isST1Single</a>(<a class="local col7 ref" href="#617Instr" title='Instr' data-ref="617Instr">Instr</a>) || <a class="tu ref" href="#_ZL15isST1SinglePostj" title='isST1SinglePost' data-use='c' data-ref="_ZL15isST1SinglePostj">isST1SinglePost</a>(<a class="local col7 ref" href="#617Instr" title='Instr' data-ref="617Instr">Instr</a>);</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i  data-doc="_ZL20isLoadStoreExclusivej">// Load/store exclusive</i></td></tr>
<tr><th id="134">134</th><td><i  data-doc="_ZL20isLoadStoreExclusivej">// | size (2) 00 | 1000 | o2 L o1 | Rs (5) | o0 | Rt2 (5) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="_ZL20isLoadStoreExclusivej">// L == 0 for Stores.</i></td></tr>
<tr><th id="136">136</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isLoadStoreExclusivej" title='isLoadStoreExclusive' data-type='bool isLoadStoreExclusive(uint32_t Instr)' data-ref="_ZL20isLoadStoreExclusivej">isLoadStoreExclusive</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="618Instr" title='Instr' data-type='uint32_t' data-ref="618Instr">Instr</dfn>) {</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> (<a class="local col8 ref" href="#618Instr" title='Instr' data-ref="618Instr">Instr</a> &amp; <var>0x3f000000</var>) == <var>0x08000000</var>;</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isLoadExclusivej" title='isLoadExclusive' data-type='bool isLoadExclusive(uint32_t Instr)' data-ref="_ZL15isLoadExclusivej">isLoadExclusive</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="619Instr" title='Instr' data-type='uint32_t' data-ref="619Instr">Instr</dfn>) {</td></tr>
<tr><th id="141">141</th><td>  <b>return</b> (<a class="local col9 ref" href="#619Instr" title='Instr' data-ref="619Instr">Instr</a> &amp; <var>0x3f400000</var>) == <var>0x08400000</var>;</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i  data-doc="_ZL13isLoadLiteralj">// Load register literal</i></td></tr>
<tr><th id="145">145</th><td><i  data-doc="_ZL13isLoadLiteralj">// | opc (2) 01 | 1 V 00 | imm19 | Rt (5) |</i></td></tr>
<tr><th id="146">146</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isLoadLiteralj" title='isLoadLiteral' data-type='bool isLoadLiteral(uint32_t Instr)' data-ref="_ZL13isLoadLiteralj">isLoadLiteral</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="620Instr" title='Instr' data-type='uint32_t' data-ref="620Instr">Instr</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <b>return</b> (<a class="local col0 ref" href="#620Instr" title='Instr' data-ref="620Instr">Instr</a> &amp; <var>0x3b000000</var>) == <var>0x18000000</var>;</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i  data-doc="_ZL6isSTNPj">// Load/store no-allocate pair</i></td></tr>
<tr><th id="151">151</th><td><i  data-doc="_ZL6isSTNPj">// (offset)</i></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZL6isSTNPj">// | opc (2) 10 | 1 V 00 | 0 L | imm7 | Rt2 (5) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="153">153</th><td><i  data-doc="_ZL6isSTNPj">// L == 0 for stores.</i></td></tr>
<tr><th id="154">154</th><td><i  data-doc="_ZL6isSTNPj">// Never writes to register</i></td></tr>
<tr><th id="155">155</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL6isSTNPj" title='isSTNP' data-type='bool isSTNP(uint32_t Instr)' data-ref="_ZL6isSTNPj">isSTNP</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="621Instr" title='Instr' data-type='uint32_t' data-ref="621Instr">Instr</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> (<a class="local col1 ref" href="#621Instr" title='Instr' data-ref="621Instr">Instr</a> &amp; <var>0x3bc00000</var>) == <var>0x28000000</var>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i  data-doc="_ZL9isSTPPostj">// Load/store register pair</i></td></tr>
<tr><th id="160">160</th><td><i  data-doc="_ZL9isSTPPostj">// (post-indexed)</i></td></tr>
<tr><th id="161">161</th><td><i  data-doc="_ZL9isSTPPostj">// | opc (2) 10 | 1 V 00 | 1 L | imm7 | Rt2 (5) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="162">162</th><td><i  data-doc="_ZL9isSTPPostj">// L == 0 for stores, V == 0 for Scalar, V == 1 for Simd/FP</i></td></tr>
<tr><th id="163">163</th><td><i  data-doc="_ZL9isSTPPostj">// Writes to Rn.</i></td></tr>
<tr><th id="164">164</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isSTPPostj" title='isSTPPost' data-type='bool isSTPPost(uint32_t Instr)' data-ref="_ZL9isSTPPostj">isSTPPost</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="622Instr" title='Instr' data-type='uint32_t' data-ref="622Instr">Instr</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <b>return</b> (<a class="local col2 ref" href="#622Instr" title='Instr' data-ref="622Instr">Instr</a> &amp; <var>0x3bc00000</var>) == <var>0x28800000</var>;</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZL11isSTPOffsetj">// (offset)</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZL11isSTPOffsetj">// | opc (2) 10 | 1 V 01 | 0 L | imm7 | Rt2 (5) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="170">170</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isSTPOffsetj" title='isSTPOffset' data-type='bool isSTPOffset(uint32_t Instr)' data-ref="_ZL11isSTPOffsetj">isSTPOffset</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="623Instr" title='Instr' data-type='uint32_t' data-ref="623Instr">Instr</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <b>return</b> (<a class="local col3 ref" href="#623Instr" title='Instr' data-ref="623Instr">Instr</a> &amp; <var>0x3bc00000</var>) == <var>0x29000000</var>;</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i  data-doc="_ZL8isSTPPrej">// (pre-index)</i></td></tr>
<tr><th id="175">175</th><td><i  data-doc="_ZL8isSTPPrej">// | opc (2) 10 | 1 V 01 | 1 L | imm7 | Rt2 (5) | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="176">176</th><td><i  data-doc="_ZL8isSTPPrej">// Writes to Rn.</i></td></tr>
<tr><th id="177">177</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isSTPPrej" title='isSTPPre' data-type='bool isSTPPre(uint32_t Instr)' data-ref="_ZL8isSTPPrej">isSTPPre</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="624Instr" title='Instr' data-type='uint32_t' data-ref="624Instr">Instr</dfn>) {</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> (<a class="local col4 ref" href="#624Instr" title='Instr' data-ref="624Instr">Instr</a> &amp; <var>0x3bc00000</var>) == <var>0x29800000</var>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL5isSTPj" title='isSTP' data-type='bool isSTP(uint32_t Instr)' data-ref="_ZL5isSTPj">isSTP</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="625Instr" title='Instr' data-type='uint32_t' data-ref="625Instr">Instr</dfn>) {</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> <a class="tu ref" href="#_ZL9isSTPPostj" title='isSTPPost' data-use='c' data-ref="_ZL9isSTPPostj">isSTPPost</a>(<a class="local col5 ref" href="#625Instr" title='Instr' data-ref="625Instr">Instr</a>) || <a class="tu ref" href="#_ZL11isSTPOffsetj" title='isSTPOffset' data-use='c' data-ref="_ZL11isSTPOffsetj">isSTPOffset</a>(<a class="local col5 ref" href="#625Instr" title='Instr' data-ref="625Instr">Instr</a>) || <a class="tu ref" href="#_ZL8isSTPPrej" title='isSTPPre' data-use='c' data-ref="_ZL8isSTPPrej">isSTPPre</a>(<a class="local col5 ref" href="#625Instr" title='Instr' data-ref="625Instr">Instr</a>);</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i  data-doc="_ZL19isLoadStoreUnscaledj">// Load/store register (unscaled immediate)</i></td></tr>
<tr><th id="186">186</th><td><i  data-doc="_ZL19isLoadStoreUnscaledj">// | size (2) 11 | 1 V 00 | opc (2) 0 | imm9 | 00 | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="_ZL19isLoadStoreUnscaledj">// V == 0 for Scalar, V == 1 for Simd/FP.</i></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isLoadStoreUnscaledj" title='isLoadStoreUnscaled' data-type='bool isLoadStoreUnscaled(uint32_t Instr)' data-ref="_ZL19isLoadStoreUnscaledj">isLoadStoreUnscaled</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="626Instr" title='Instr' data-type='uint32_t' data-ref="626Instr">Instr</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> (<a class="local col6 ref" href="#626Instr" title='Instr' data-ref="626Instr">Instr</a> &amp; <var>0x3b000c00</var>) == <var>0x38000000</var>;</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i  data-doc="_ZL24isLoadStoreImmediatePostj">// Load/store register (immediate post-indexed)</i></td></tr>
<tr><th id="193">193</th><td><i  data-doc="_ZL24isLoadStoreImmediatePostj">// | size (2) 11 | 1 V 00 | opc (2) 0 | imm9 | 01 | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="194">194</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24isLoadStoreImmediatePostj" title='isLoadStoreImmediatePost' data-type='bool isLoadStoreImmediatePost(uint32_t Instr)' data-ref="_ZL24isLoadStoreImmediatePostj">isLoadStoreImmediatePost</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="627Instr" title='Instr' data-type='uint32_t' data-ref="627Instr">Instr</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <b>return</b> (<a class="local col7 ref" href="#627Instr" title='Instr' data-ref="627Instr">Instr</a> &amp; <var>0x3b200c00</var>) == <var>0x38000400</var>;</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i  data-doc="_ZL17isLoadStoreUnprivj">// Load/store register (unprivileged)</i></td></tr>
<tr><th id="199">199</th><td><i  data-doc="_ZL17isLoadStoreUnprivj">// | size (2) 11 | 1 V 00 | opc (2) 0 | imm9 | 10 | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="200">200</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isLoadStoreUnprivj" title='isLoadStoreUnpriv' data-type='bool isLoadStoreUnpriv(uint32_t Instr)' data-ref="_ZL17isLoadStoreUnprivj">isLoadStoreUnpriv</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="628Instr" title='Instr' data-type='uint32_t' data-ref="628Instr">Instr</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <b>return</b> (<a class="local col8 ref" href="#628Instr" title='Instr' data-ref="628Instr">Instr</a> &amp; <var>0x3b200c00</var>) == <var>0x38000800</var>;</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZL23isLoadStoreImmediatePrej">// Load/store register (immediate pre-indexed)</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZL23isLoadStoreImmediatePrej">// | size (2) 11 | 1 V 00 | opc (2) 0 | imm9 | 11 | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="206">206</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isLoadStoreImmediatePrej" title='isLoadStoreImmediatePre' data-type='bool isLoadStoreImmediatePre(uint32_t Instr)' data-ref="_ZL23isLoadStoreImmediatePrej">isLoadStoreImmediatePre</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="629Instr" title='Instr' data-type='uint32_t' data-ref="629Instr">Instr</dfn>) {</td></tr>
<tr><th id="207">207</th><td>  <b>return</b> (<a class="local col9 ref" href="#629Instr" title='Instr' data-ref="629Instr">Instr</a> &amp; <var>0x3b200c00</var>) == <var>0x38000c00</var>;</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i  data-doc="_ZL22isLoadStoreRegisterOffj">// Load/store register (register offset)</i></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZL22isLoadStoreRegisterOffj">// | size (2) 11 | 1 V 00 | opc (2) 1 | Rm (5) | option (3) S | 10 | Rn | Rt |</i></td></tr>
<tr><th id="212">212</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL22isLoadStoreRegisterOffj" title='isLoadStoreRegisterOff' data-type='bool isLoadStoreRegisterOff(uint32_t Instr)' data-ref="_ZL22isLoadStoreRegisterOffj">isLoadStoreRegisterOff</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="630Instr" title='Instr' data-type='uint32_t' data-ref="630Instr">Instr</dfn>) {</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> (<a class="local col0 ref" href="#630Instr" title='Instr' data-ref="630Instr">Instr</a> &amp; <var>0x3b200c00</var>) == <var>0x38200800</var>;</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZL27isLoadStoreRegisterUnsignedj">// Load/store register (unsigned immediate)</i></td></tr>
<tr><th id="217">217</th><td><i  data-doc="_ZL27isLoadStoreRegisterUnsignedj">// | size (2) 11 | 1 V 01 | opc (2) | imm12 | Rn (5) | Rt (5) |</i></td></tr>
<tr><th id="218">218</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL27isLoadStoreRegisterUnsignedj" title='isLoadStoreRegisterUnsigned' data-type='bool isLoadStoreRegisterUnsigned(uint32_t Instr)' data-ref="_ZL27isLoadStoreRegisterUnsignedj">isLoadStoreRegisterUnsigned</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="631Instr" title='Instr' data-type='uint32_t' data-ref="631Instr">Instr</dfn>) {</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> (<a class="local col1 ref" href="#631Instr" title='Instr' data-ref="631Instr">Instr</a> &amp; <var>0x3b000000</var>) == <var>0x39000000</var>;</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i  data-doc="_ZL5getRtj">// Rt is always in bit position 0 - 4.</i></td></tr>
<tr><th id="223">223</th><td><em>static</em> <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL5getRtj" title='getRt' data-type='uint32_t getRt(uint32_t Instr)' data-ref="_ZL5getRtj">getRt</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="632Instr" title='Instr' data-type='uint32_t' data-ref="632Instr">Instr</dfn>) { <b>return</b> (<a class="local col2 ref" href="#632Instr" title='Instr' data-ref="632Instr">Instr</a> &amp; <var>0x1f</var>); }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZL5getRnj">// Rn is always in bit position 5 - 9.</i></td></tr>
<tr><th id="226">226</th><td><em>static</em> <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL5getRnj" title='getRn' data-type='uint32_t getRn(uint32_t Instr)' data-ref="_ZL5getRnj">getRn</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="633Instr" title='Instr' data-type='uint32_t' data-ref="633Instr">Instr</dfn>) { <b>return</b> (<a class="local col3 ref" href="#633Instr" title='Instr' data-ref="633Instr">Instr</a> &gt;&gt; <var>5</var>) &amp; <var>0x1f</var>; }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i  data-doc="_ZL8isBranchj">// C4.1.2 Branches, Exception Generating and System instructions</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZL8isBranchj">// | op0 (3) 1 | 01 op1 (4) | x (22) |</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZL8isBranchj">// op0 == 010 101 op1 == 0xxx Conditional Branch.</i></td></tr>
<tr><th id="231">231</th><td><i  data-doc="_ZL8isBranchj">// op0 == 110 101 op1 == 1xxx Unconditional Branch Register.</i></td></tr>
<tr><th id="232">232</th><td><i  data-doc="_ZL8isBranchj">// op0 == x00 101 op1 == xxxx Unconditional Branch immediate.</i></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZL8isBranchj">// op0 == x01 101 op1 == 0xxx Compare and branch immediate.</i></td></tr>
<tr><th id="234">234</th><td><i  data-doc="_ZL8isBranchj">// op0 == x01 101 op1 == 1xxx Test and branch immediate.</i></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isBranchj" title='isBranch' data-type='bool isBranch(uint32_t Instr)' data-ref="_ZL8isBranchj">isBranch</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="634Instr" title='Instr' data-type='uint32_t' data-ref="634Instr">Instr</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <b>return</b> ((<a class="local col4 ref" href="#634Instr" title='Instr' data-ref="634Instr">Instr</a> &amp; <var>0xfe000000</var>) == <var>0xd6000000</var>) || <i>// Cond branch.</i></td></tr>
<tr><th id="237">237</th><td>         ((<a class="local col4 ref" href="#634Instr" title='Instr' data-ref="634Instr">Instr</a> &amp; <var>0xfe000000</var>) == <var>0x54000000</var>) || <i>// Uncond branch reg.</i></td></tr>
<tr><th id="238">238</th><td>         ((<a class="local col4 ref" href="#634Instr" title='Instr' data-ref="634Instr">Instr</a> &amp; <var>0x7c000000</var>) == <var>0x14000000</var>) || <i>// Uncond branch imm.</i></td></tr>
<tr><th id="239">239</th><td>         ((<a class="local col4 ref" href="#634Instr" title='Instr' data-ref="634Instr">Instr</a> &amp; <var>0x7c000000</var>) == <var>0x34000000</var>);   <i>// Compare and test branch.</i></td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL39isV8SingleRegisterNonStructureLoadStorej" title='isV8SingleRegisterNonStructureLoadStore' data-type='bool isV8SingleRegisterNonStructureLoadStore(uint32_t Instr)' data-ref="_ZL39isV8SingleRegisterNonStructureLoadStorej">isV8SingleRegisterNonStructureLoadStore</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="635Instr" title='Instr' data-type='uint32_t' data-ref="635Instr">Instr</dfn>) {</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19isLoadStoreUnscaledj" title='isLoadStoreUnscaled' data-use='c' data-ref="_ZL19isLoadStoreUnscaledj">isLoadStoreUnscaled</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>) || <a class="tu ref" href="#_ZL24isLoadStoreImmediatePostj" title='isLoadStoreImmediatePost' data-use='c' data-ref="_ZL24isLoadStoreImmediatePostj">isLoadStoreImmediatePost</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>) ||</td></tr>
<tr><th id="244">244</th><td>         <a class="tu ref" href="#_ZL17isLoadStoreUnprivj" title='isLoadStoreUnpriv' data-use='c' data-ref="_ZL17isLoadStoreUnprivj">isLoadStoreUnpriv</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>) || <a class="tu ref" href="#_ZL23isLoadStoreImmediatePrej" title='isLoadStoreImmediatePre' data-use='c' data-ref="_ZL23isLoadStoreImmediatePrej">isLoadStoreImmediatePre</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>) ||</td></tr>
<tr><th id="245">245</th><td>         <a class="tu ref" href="#_ZL22isLoadStoreRegisterOffj" title='isLoadStoreRegisterOff' data-use='c' data-ref="_ZL22isLoadStoreRegisterOffj">isLoadStoreRegisterOff</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>) || <a class="tu ref" href="#_ZL27isLoadStoreRegisterUnsignedj" title='isLoadStoreRegisterUnsigned' data-use='c' data-ref="_ZL27isLoadStoreRegisterUnsignedj">isLoadStoreRegisterUnsigned</a>(<a class="local col5 ref" href="#635Instr" title='Instr' data-ref="635Instr">Instr</a>);</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZL20isV8NonStructureLoadj">// Note that this function refers to v8.0 only and does not include the</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="_ZL20isV8NonStructureLoadj">// additional load and store instructions added for in later revisions of</i></td></tr>
<tr><th id="250">250</th><td><i  data-doc="_ZL20isV8NonStructureLoadj">// the architecture such as the Atomic memory operations introduced</i></td></tr>
<tr><th id="251">251</th><td><i  data-doc="_ZL20isV8NonStructureLoadj">// in v8.1.</i></td></tr>
<tr><th id="252">252</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isV8NonStructureLoadj" title='isV8NonStructureLoad' data-type='bool isV8NonStructureLoad(uint32_t Instr)' data-ref="_ZL20isV8NonStructureLoadj">isV8NonStructureLoad</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="636Instr" title='Instr' data-type='uint32_t' data-ref="636Instr">Instr</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15isLoadExclusivej" title='isLoadExclusive' data-use='c' data-ref="_ZL15isLoadExclusivej">isLoadExclusive</a>(<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a>))</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL13isLoadLiteralj" title='isLoadLiteral' data-use='c' data-ref="_ZL13isLoadLiteralj">isLoadLiteral</a>(<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a>))</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="257">257</th><td>  <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL39isV8SingleRegisterNonStructureLoadStorej" title='isV8SingleRegisterNonStructureLoadStore' data-use='c' data-ref="_ZL39isV8SingleRegisterNonStructureLoadStorej">isV8SingleRegisterNonStructureLoadStore</a>(<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a>)) {</td></tr>
<tr><th id="258">258</th><td>    <i>// For Load and Store single register, Loads are derived from a</i></td></tr>
<tr><th id="259">259</th><td><i>    // combination of the Size, V and Opc fields.</i></td></tr>
<tr><th id="260">260</th><td>    <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="637Size" title='Size' data-type='uint32_t' data-ref="637Size">Size</dfn> = (<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a> &gt;&gt; <var>30</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="261">261</th><td>    <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="638V" title='V' data-type='uint32_t' data-ref="638V">V</dfn> = (<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a> &gt;&gt; <var>26</var>) &amp; <var>0x1</var>;</td></tr>
<tr><th id="262">262</th><td>    <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="639Opc" title='Opc' data-type='uint32_t' data-ref="639Opc">Opc</dfn> = (<a class="local col6 ref" href="#636Instr" title='Instr' data-ref="636Instr">Instr</a> &gt;&gt; <var>22</var>) &amp; <var>0x3</var>;</td></tr>
<tr><th id="263">263</th><td>    <i>// For the load and store instructions that we are decoding.</i></td></tr>
<tr><th id="264">264</th><td><i>    // Opc == 0 are all stores.</i></td></tr>
<tr><th id="265">265</th><td><i>    // Opc == 1 with a couple of exceptions are loads. The exceptions are:</i></td></tr>
<tr><th id="266">266</th><td><i>    // Size == 00 (0), V == 1, Opc == 10 (2) which is a store and</i></td></tr>
<tr><th id="267">267</th><td><i>    // Size == 11 (3), V == 0, Opc == 10 (2) which is a prefetch.</i></td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <a class="local col9 ref" href="#639Opc" title='Opc' data-ref="639Opc">Opc</a> != <var>0</var> &amp;&amp; !(<a class="local col7 ref" href="#637Size" title='Size' data-ref="637Size">Size</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#638V" title='V' data-ref="638V">V</a> == <var>1</var> &amp;&amp; <a class="local col9 ref" href="#639Opc" title='Opc' data-ref="639Opc">Opc</a> == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="269">269</th><td>           !(<a class="local col7 ref" href="#637Size" title='Size' data-ref="637Size">Size</a> == <var>3</var> &amp;&amp; <a class="local col8 ref" href="#638V" title='V' data-ref="638V">V</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#639Opc" title='Opc' data-ref="639Opc">Opc</a> == <var>2</var>);</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i  data-doc="_ZL12hasWritebackj">// The following decode instructions are only complete up to the instructions</i></td></tr>
<tr><th id="275">275</th><td><i  data-doc="_ZL12hasWritebackj">// needed for errata 843419.</i></td></tr>
<tr><th id="276">276</th><td><i  data-doc="_ZL12hasWritebackj"></i></td></tr>
<tr><th id="277">277</th><td><i  data-doc="_ZL12hasWritebackj">// Instruction with writeback updates the index register after the load/store.</i></td></tr>
<tr><th id="278">278</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12hasWritebackj" title='hasWriteback' data-type='bool hasWriteback(uint32_t Instr)' data-ref="_ZL12hasWritebackj">hasWriteback</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="640Instr" title='Instr' data-type='uint32_t' data-ref="640Instr">Instr</dfn>) {</td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <a class="tu ref" href="#_ZL23isLoadStoreImmediatePrej" title='isLoadStoreImmediatePre' data-use='c' data-ref="_ZL23isLoadStoreImmediatePrej">isLoadStoreImmediatePre</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>) || <a class="tu ref" href="#_ZL24isLoadStoreImmediatePostj" title='isLoadStoreImmediatePost' data-use='c' data-ref="_ZL24isLoadStoreImmediatePostj">isLoadStoreImmediatePost</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>) ||</td></tr>
<tr><th id="280">280</th><td>         <a class="tu ref" href="#_ZL8isSTPPrej" title='isSTPPre' data-use='c' data-ref="_ZL8isSTPPrej">isSTPPre</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>) || <a class="tu ref" href="#_ZL9isSTPPostj" title='isSTPPost' data-use='c' data-ref="_ZL9isSTPPostj">isSTPPost</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>) || <a class="tu ref" href="#_ZL15isST1SinglePostj" title='isST1SinglePost' data-use='c' data-ref="_ZL15isST1SinglePostj">isST1SinglePost</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>) ||</td></tr>
<tr><th id="281">281</th><td>         <a class="tu ref" href="#_ZL17isST1MultiplePostj" title='isST1MultiplePost' data-use='c' data-ref="_ZL17isST1MultiplePostj">isST1MultiplePost</a>(<a class="local col0 ref" href="#640Instr" title='Instr' data-ref="640Instr">Instr</a>);</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i  data-doc="_ZL23doesLoadStoreWriteToRegjj">// For the load and store class of instructions, a load can write to the</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZL23doesLoadStoreWriteToRegjj">// destination register, a load and a store can write to the base register when</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZL23doesLoadStoreWriteToRegjj">// the instruction has writeback.</i></td></tr>
<tr><th id="287">287</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23doesLoadStoreWriteToRegjj" title='doesLoadStoreWriteToReg' data-type='bool doesLoadStoreWriteToReg(uint32_t Instr, uint32_t Reg)' data-ref="_ZL23doesLoadStoreWriteToRegjj">doesLoadStoreWriteToReg</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="641Instr" title='Instr' data-type='uint32_t' data-ref="641Instr">Instr</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="642Reg" title='Reg' data-type='uint32_t' data-ref="642Reg">Reg</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> (<a class="tu ref" href="#_ZL20isV8NonStructureLoadj" title='isV8NonStructureLoad' data-use='c' data-ref="_ZL20isV8NonStructureLoadj">isV8NonStructureLoad</a>(<a class="local col1 ref" href="#641Instr" title='Instr' data-ref="641Instr">Instr</a>) &amp;&amp; <a class="tu ref" href="#_ZL5getRtj" title='getRt' data-use='c' data-ref="_ZL5getRtj">getRt</a>(<a class="local col1 ref" href="#641Instr" title='Instr' data-ref="641Instr">Instr</a>) == <a class="local col2 ref" href="#642Reg" title='Reg' data-ref="642Reg">Reg</a>) ||</td></tr>
<tr><th id="289">289</th><td>         (<a class="tu ref" href="#_ZL12hasWritebackj" title='hasWriteback' data-use='c' data-ref="_ZL12hasWritebackj">hasWriteback</a>(<a class="local col1 ref" href="#641Instr" title='Instr' data-ref="641Instr">Instr</a>) &amp;&amp; <a class="tu ref" href="#_ZL5getRnj" title='getRn' data-use='c' data-ref="_ZL5getRnj">getRn</a>(<a class="local col1 ref" href="#641Instr" title='Instr' data-ref="641Instr">Instr</a>) == <a class="local col2 ref" href="#642Reg" title='Reg' data-ref="642Reg">Reg</a>);</td></tr>
<tr><th id="290">290</th><td>}</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Scanner for Cortex-A53 errata 843419</i></td></tr>
<tr><th id="293">293</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Full details are available in the Cortex A53 MPCore revision 0 Software</i></td></tr>
<tr><th id="294">294</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Developers Errata Notice (ARM-EPM-048406).</i></td></tr>
<tr><th id="295">295</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">//</i></td></tr>
<tr><th id="296">296</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// The instruction sequence that triggers the erratum is common in compiled</i></td></tr>
<tr><th id="297">297</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// AArch64 code, however it is sensitive to the offset of the sequence within</i></td></tr>
<tr><th id="298">298</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// a 4k page. This means that by scanning and fixing the patch after we have</i></td></tr>
<tr><th id="299">299</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// assigned addresses we only need to disassemble and fix instances of the</i></td></tr>
<tr><th id="300">300</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// sequence in the range of affected offsets.</i></td></tr>
<tr><th id="301">301</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">//</i></td></tr>
<tr><th id="302">302</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// In summary the erratum conditions are a series of 4 instructions:</i></td></tr>
<tr><th id="303">303</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// 1.) An ADRP instruction that writes to register Rn with low 12 bits of</i></td></tr>
<tr><th id="304">304</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">//     address of instruction either 0xff8 or 0xffc.</i></td></tr>
<tr><th id="305">305</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// 2.) A load or store instruction that can be:</i></td></tr>
<tr><th id="306">306</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// - A single register load or store, of either integer or vector registers.</i></td></tr>
<tr><th id="307">307</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// - An STP or STNP, of either integer or vector registers.</i></td></tr>
<tr><th id="308">308</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// - An Advanced SIMD ST1 store instruction.</i></td></tr>
<tr><th id="309">309</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// - Must not write to Rn, but may optionally read from it.</i></td></tr>
<tr><th id="310">310</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// 3.) An optional instruction that is not a branch and does not write to Rn.</i></td></tr>
<tr><th id="311">311</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// 4.) A load or store from the  Load/store register (unsigned immediate) class</i></td></tr>
<tr><th id="312">312</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">//     that uses Rn as the base address register.</i></td></tr>
<tr><th id="313">313</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">//</i></td></tr>
<tr><th id="314">314</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Note that we do not attempt to scan for Sequence 2 as described in the</i></td></tr>
<tr><th id="315">315</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Software Developers Errata Notice as this has been assessed to be extremely</i></td></tr>
<tr><th id="316">316</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// unlikely to occur in compiled code. This matches gold and ld.bfd behavior.</i></td></tr>
<tr><th id="317">317</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj"></i></td></tr>
<tr><th id="318">318</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// Return true if the Instruction sequence Adrp, Instr2, and Instr4 match</i></td></tr>
<tr><th id="319">319</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// the erratum sequence. The Adrp, Instr2 and Instr4 correspond to 1.), 2.),</i></td></tr>
<tr><th id="320">320</th><td><i  data-doc="_ZL23is843419ErratumSequencejjj">// and 4.) in the Scanner for Cortex-A53 errata comment above.</i></td></tr>
<tr><th id="321">321</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23is843419ErratumSequencejjj" title='is843419ErratumSequence' data-type='bool is843419ErratumSequence(uint32_t Instr1, uint32_t Instr2, uint32_t Instr4)' data-ref="_ZL23is843419ErratumSequencejjj">is843419ErratumSequence</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="643Instr1" title='Instr1' data-type='uint32_t' data-ref="643Instr1">Instr1</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="644Instr2" title='Instr2' data-type='uint32_t' data-ref="644Instr2">Instr2</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                    <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="645Instr4" title='Instr4' data-type='uint32_t' data-ref="645Instr4">Instr4</dfn>) {</td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL6isADRPj" title='isADRP' data-use='c' data-ref="_ZL6isADRPj">isADRP</a>(<a class="local col3 ref" href="#643Instr1" title='Instr1' data-ref="643Instr1">Instr1</a>))</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="646Rn" title='Rn' data-type='uint32_t' data-ref="646Rn">Rn</dfn> = <a class="tu ref" href="#_ZL5getRtj" title='getRt' data-use='c' data-ref="_ZL5getRtj">getRt</a>(<a class="local col3 ref" href="#643Instr1" title='Instr1' data-ref="643Instr1">Instr1</a>);</td></tr>
<tr><th id="327">327</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16isLoadStoreClassj" title='isLoadStoreClass' data-use='c' data-ref="_ZL16isLoadStoreClassj">isLoadStoreClass</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) &amp;&amp;</td></tr>
<tr><th id="328">328</th><td>         (<a class="tu ref" href="#_ZL20isLoadStoreExclusivej" title='isLoadStoreExclusive' data-use='c' data-ref="_ZL20isLoadStoreExclusivej">isLoadStoreExclusive</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) || <a class="tu ref" href="#_ZL13isLoadLiteralj" title='isLoadLiteral' data-use='c' data-ref="_ZL13isLoadLiteralj">isLoadLiteral</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) ||</td></tr>
<tr><th id="329">329</th><td>          <a class="tu ref" href="#_ZL39isV8SingleRegisterNonStructureLoadStorej" title='isV8SingleRegisterNonStructureLoadStore' data-use='c' data-ref="_ZL39isV8SingleRegisterNonStructureLoadStorej">isV8SingleRegisterNonStructureLoadStore</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) || <a class="tu ref" href="#_ZL5isSTPj" title='isSTP' data-use='c' data-ref="_ZL5isSTPj">isSTP</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) ||</td></tr>
<tr><th id="330">330</th><td>          <a class="tu ref" href="#_ZL6isSTNPj" title='isSTNP' data-use='c' data-ref="_ZL6isSTNPj">isSTNP</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>) || <a class="tu ref" href="#_ZL5isST1j" title='isST1' data-use='c' data-ref="_ZL5isST1j">isST1</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>)) &amp;&amp;</td></tr>
<tr><th id="331">331</th><td>         !<a class="tu ref" href="#_ZL23doesLoadStoreWriteToRegjj" title='doesLoadStoreWriteToReg' data-use='c' data-ref="_ZL23doesLoadStoreWriteToRegjj">doesLoadStoreWriteToReg</a>(<a class="local col4 ref" href="#644Instr2" title='Instr2' data-ref="644Instr2">Instr2</a>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn">Rn</a>) &amp;&amp;</td></tr>
<tr><th id="332">332</th><td>         <a class="tu ref" href="#_ZL27isLoadStoreRegisterUnsignedj" title='isLoadStoreRegisterUnsigned' data-use='c' data-ref="_ZL27isLoadStoreRegisterUnsignedj">isLoadStoreRegisterUnsigned</a>(<a class="local col5 ref" href="#645Instr4" title='Instr4' data-ref="645Instr4">Instr4</a>) &amp;&amp; <a class="tu ref" href="#_ZL5getRnj" title='getRn' data-use='c' data-ref="_ZL5getRnj">getRn</a>(<a class="local col5 ref" href="#645Instr4" title='Instr4' data-ref="645Instr4">Instr4</a>) == <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn">Rn</a>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// Scan the instruction sequence starting at Offset Off from the base of</i></td></tr>
<tr><th id="336">336</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// InputSection IS. We update Off in this function rather than in the caller as</i></td></tr>
<tr><th id="337">337</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// we can skip ahead much further into the section when we know how many</i></td></tr>
<tr><th id="338">338</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// instructions we've scanned.</i></td></tr>
<tr><th id="339">339</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// Return the offset of the load or store instruction in IS that we want to</i></td></tr>
<tr><th id="340">340</th><td><i  data-doc="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">// patch or 0 if no patch required.</i></td></tr>
<tr><th id="341">341</th><td><em>static</em> <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm" title='scanCortexA53Errata843419' data-type='uint64_t scanCortexA53Errata843419(lld::elf::InputSection * IS, uint64_t &amp; Off, uint64_t Limit)' data-ref="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">scanCortexA53Errata843419</dfn>(<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col7 decl" id="647IS" title='IS' data-type='lld::elf::InputSection *' data-ref="647IS">IS</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col8 decl" id="648Off" title='Off' data-type='uint64_t &amp;' data-ref="648Off">Off</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                          <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="649Limit" title='Limit' data-type='uint64_t' data-ref="649Limit">Limit</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="650ISAddr" title='ISAddr' data-type='uint64_t' data-ref="650ISAddr">ISAddr</dfn> = <a class="local col7 ref" href="#647IS" title='IS' data-ref="647IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf11SectionBase5getVAEm" title='lld::elf::SectionBase::getVA' data-ref="_ZNK3lld3elf11SectionBase5getVAEm">getVA</a>(<var>0</var>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Advance Off so that (ISAddr + Off) modulo 0x1000 is at least 0xff8.</i></td></tr>
<tr><th id="346">346</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="651InitialPageOff" title='InitialPageOff' data-type='uint64_t' data-ref="651InitialPageOff">InitialPageOff</dfn> = (<a class="local col0 ref" href="#650ISAddr" title='ISAddr' data-ref="650ISAddr">ISAddr</a> + <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a>) &amp; <var>0xfff</var>;</td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (<a class="local col1 ref" href="#651InitialPageOff" title='InitialPageOff' data-ref="651InitialPageOff">InitialPageOff</a> &lt; <var>0xff8</var>)</td></tr>
<tr><th id="348">348</th><td>    <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> += <var>0xff8</var> - <a class="local col1 ref" href="#651InitialPageOff" title='InitialPageOff' data-ref="651InitialPageOff">InitialPageOff</a>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <em>bool</em> <dfn class="local col2 decl" id="652OptionalAllowed" title='OptionalAllowed' data-type='bool' data-ref="652OptionalAllowed">OptionalAllowed</dfn> = <a class="local col9 ref" href="#649Limit" title='Limit' data-ref="649Limit">Limit</a> - <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> &gt; <var>12</var>;</td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (<a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> &gt;= <a class="local col9 ref" href="#649Limit" title='Limit' data-ref="649Limit">Limit</a> || <a class="local col9 ref" href="#649Limit" title='Limit' data-ref="649Limit">Limit</a> - <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> &lt; <var>12</var>) {</td></tr>
<tr><th id="352">352</th><td>    <i>// Need at least 3 4-byte sized instructions to trigger erratum.</i></td></tr>
<tr><th id="353">353</th><td>    <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> = <a class="local col9 ref" href="#649Limit" title='Limit' data-ref="649Limit">Limit</a>;</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="653PatchOff" title='PatchOff' data-type='uint64_t' data-ref="653PatchOff">PatchOff</dfn> = <var>0</var>;</td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<dfn class="local col4 decl" id="654Buf" title='Buf' data-type='const uint8_t *' data-ref="654Buf">Buf</dfn> = <a class="local col7 ref" href="#647IS" title='IS' data-ref="647IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf16InputSectionBase4dataEv" title='lld::elf::InputSectionBase::data' data-ref="_ZNK3lld3elf16InputSectionBase4dataEv">data</a>().<a class="ref" href="../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>();</td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="typedef" href="../../llvm/include/llvm/Support/Endian.h.html#llvm::support::ulittle32_t" title='llvm::support::ulittle32_t' data-type='detail::packed_endian_specific_integral&lt;uint32_t, little, unaligned&gt;' data-ref="llvm::support::ulittle32_t">ulittle32_t</a> *<dfn class="local col5 decl" id="655InstBuf" title='InstBuf' data-type='const ulittle32_t *' data-ref="655InstBuf">InstBuf</dfn> = <b>reinterpret_cast</b>&lt;<em>const</em> <a class="typedef" href="../../llvm/include/llvm/Support/Endian.h.html#llvm::support::ulittle32_t" title='llvm::support::ulittle32_t' data-type='detail::packed_endian_specific_integral&lt;uint32_t, little, unaligned&gt;' data-ref="llvm::support::ulittle32_t">ulittle32_t</a> *&gt;(<a class="local col4 ref" href="#654Buf" title='Buf' data-ref="654Buf">Buf</a> + <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a>);</td></tr>
<tr><th id="360">360</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="656Instr1" title='Instr1' data-type='uint32_t' data-ref="656Instr1">Instr1</dfn> = <a class="ref fake" href="../../llvm/include/llvm/Support/Endian.h.html#_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev" title='llvm::support::detail::packed_endian_specific_integral::operator type-parameter-0-0' data-ref="_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev"></a>*<a class="local col5 ref" href="#655InstBuf" title='InstBuf' data-ref="655InstBuf">InstBuf</a>++;</td></tr>
<tr><th id="361">361</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="657Instr2" title='Instr2' data-type='uint32_t' data-ref="657Instr2">Instr2</dfn> = <a class="ref fake" href="../../llvm/include/llvm/Support/Endian.h.html#_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev" title='llvm::support::detail::packed_endian_specific_integral::operator type-parameter-0-0' data-ref="_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev"></a>*<a class="local col5 ref" href="#655InstBuf" title='InstBuf' data-ref="655InstBuf">InstBuf</a>++;</td></tr>
<tr><th id="362">362</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="658Instr3" title='Instr3' data-type='uint32_t' data-ref="658Instr3">Instr3</dfn> = <a class="ref fake" href="../../llvm/include/llvm/Support/Endian.h.html#_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev" title='llvm::support::detail::packed_endian_specific_integral::operator type-parameter-0-0' data-ref="_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev"></a>*<a class="local col5 ref" href="#655InstBuf" title='InstBuf' data-ref="655InstBuf">InstBuf</a>++;</td></tr>
<tr><th id="363">363</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23is843419ErratumSequencejjj" title='is843419ErratumSequence' data-use='c' data-ref="_ZL23is843419ErratumSequencejjj">is843419ErratumSequence</a>(<a class="local col6 ref" href="#656Instr1" title='Instr1' data-ref="656Instr1">Instr1</a>, <a class="local col7 ref" href="#657Instr2" title='Instr2' data-ref="657Instr2">Instr2</a>, <a class="local col8 ref" href="#658Instr3" title='Instr3' data-ref="658Instr3">Instr3</a>)) {</td></tr>
<tr><th id="364">364</th><td>    <a class="local col3 ref" href="#653PatchOff" title='PatchOff' data-ref="653PatchOff">PatchOff</a> = <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> + <var>8</var>;</td></tr>
<tr><th id="365">365</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#652OptionalAllowed" title='OptionalAllowed' data-ref="652OptionalAllowed">OptionalAllowed</a> &amp;&amp; !<a class="tu ref" href="#_ZL8isBranchj" title='isBranch' data-use='c' data-ref="_ZL8isBranchj">isBranch</a>(<a class="local col8 ref" href="#658Instr3" title='Instr3' data-ref="658Instr3">Instr3</a>)) {</td></tr>
<tr><th id="366">366</th><td>    <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="659Instr4" title='Instr4' data-type='uint32_t' data-ref="659Instr4">Instr4</dfn> = <a class="ref fake" href="../../llvm/include/llvm/Support/Endian.h.html#_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev" title='llvm::support::detail::packed_endian_specific_integral::operator type-parameter-0-0' data-ref="_ZNK4llvm7support6detail31packed_endian_specific_integralcvT_Ev"></a>*<a class="local col5 ref" href="#655InstBuf" title='InstBuf' data-ref="655InstBuf">InstBuf</a>++;</td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL23is843419ErratumSequencejjj" title='is843419ErratumSequence' data-use='c' data-ref="_ZL23is843419ErratumSequencejjj">is843419ErratumSequence</a>(<a class="local col6 ref" href="#656Instr1" title='Instr1' data-ref="656Instr1">Instr1</a>, <a class="local col7 ref" href="#657Instr2" title='Instr2' data-ref="657Instr2">Instr2</a>, <a class="local col9 ref" href="#659Instr4" title='Instr4' data-ref="659Instr4">Instr4</a>))</td></tr>
<tr><th id="368">368</th><td>      <a class="local col3 ref" href="#653PatchOff" title='PatchOff' data-ref="653PatchOff">PatchOff</a> = <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> + <var>12</var>;</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (((<a class="local col0 ref" href="#650ISAddr" title='ISAddr' data-ref="650ISAddr">ISAddr</a> + <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a>) &amp; <var>0xfff</var>) == <var>0xff8</var>)</td></tr>
<tr><th id="371">371</th><td>    <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> += <var>4</var>;</td></tr>
<tr><th id="372">372</th><td>  <b>else</b></td></tr>
<tr><th id="373">373</th><td>    <a class="local col8 ref" href="#648Off" title='Off' data-ref="648Off">Off</a> += <var>0xffc</var>;</td></tr>
<tr><th id="374">374</th><td>  <b>return</b> <a class="local col3 ref" href="#653PatchOff" title='PatchOff' data-ref="653PatchOff">PatchOff</a>;</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><b>class</b> <span class="namespace">lld::elf::</span><dfn class="type def" id="lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</dfn> : <b>public</b> <a class="type" href="SyntheticSections.h.html#lld::elf::SyntheticSection" title='lld::elf::SyntheticSection' data-ref="lld::elf::SyntheticSection">SyntheticSection</a> {</td></tr>
<tr><th id="378">378</th><td><b>public</b>:</td></tr>
<tr><th id="379">379</th><td>  <a class="decl" href="#_ZN3lld3elf18Patch843419SectionC1EPNS0_12InputSectionEm" title='lld::elf::Patch843419Section::Patch843419Section' data-ref="_ZN3lld3elf18Patch843419SectionC1EPNS0_12InputSectionEm">Patch843419Section</a>(<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col0 decl" id="660P" title='P' data-type='lld::elf::InputSection *' data-ref="660P">P</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="661Off" title='Off' data-type='uint64_t' data-ref="661Off">Off</dfn>);</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>void</em> <a class="virtual decl" href="#_ZN3lld3elf18Patch843419Section7writeToEPh" title='lld::elf::Patch843419Section::writeTo' data-ref="_ZN3lld3elf18Patch843419Section7writeToEPh">writeTo</a>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<dfn class="local col2 decl" id="662Buf" title='Buf' data-type='uint8_t *' data-ref="662Buf">Buf</dfn>) override;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="virtual decl def" id="_ZNK3lld3elf18Patch843419Section7getSizeEv" title='lld::elf::Patch843419Section::getSize' data-ref="_ZNK3lld3elf18Patch843419Section7getSizeEv">getSize</dfn>() <em>const</em> override { <b>return</b> <var>8</var>; }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="decl" href="#_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv" title='lld::elf::Patch843419Section::getLDSTAddr' data-ref="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv">getLDSTAddr</a>() <em>const</em>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// The Section we are patching.</i></td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="decl" id="lld::elf::Patch843419Section::Patchee" title='lld::elf::Patch843419Section::Patchee' data-ref="lld::elf::Patch843419Section::Patchee">Patchee</dfn>;</td></tr>
<tr><th id="389">389</th><td>  <i>// The offset of the instruction in the Patchee section we are patching.</i></td></tr>
<tr><th id="390">390</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="lld::elf::Patch843419Section::PatcheeOffset" title='lld::elf::Patch843419Section::PatcheeOffset' data-ref="lld::elf::Patch843419Section::PatcheeOffset">PatcheeOffset</dfn>;</td></tr>
<tr><th id="391">391</th><td>  <i>// A label for the start of the Patch that we can use as a relocation target.</i></td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="Symbols.h.html#lld::elf::Symbol" title='lld::elf::Symbol' data-ref="lld::elf::Symbol">Symbol</a> *<dfn class="decl" id="lld::elf::Patch843419Section::PatchSym" title='lld::elf::Patch843419Section::PatchSym' data-ref="lld::elf::Patch843419Section::PatchSym">PatchSym</dfn>;</td></tr>
<tr><th id="393">393</th><td>};</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><span class="namespace">lld::elf::</span><a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>::<dfn class="decl def" id="_ZN3lld3elf18Patch843419SectionC1EPNS0_12InputSectionEm" title='lld::elf::Patch843419Section::Patch843419Section' data-ref="_ZN3lld3elf18Patch843419SectionC1EPNS0_12InputSectionEm">Patch843419Section</dfn>(<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col3 decl" id="663P" title='P' data-type='lld::elf::InputSection *' data-ref="663P">P</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="664Off" title='Off' data-type='uint64_t' data-ref="664Off">Off</dfn>)</td></tr>
<tr><th id="396">396</th><td>    : <a class="type" href="SyntheticSections.h.html#lld::elf::SyntheticSection" title='lld::elf::SyntheticSection' data-ref="lld::elf::SyntheticSection">SyntheticSection</a><a class="ref" href="SyntheticSections.h.html#_ZN3lld3elf16SyntheticSectionC1EmjjN4llvm9StringRefE" title='lld::elf::SyntheticSection::SyntheticSection' data-ref="_ZN3lld3elf16SyntheticSectionC1EmjjN4llvm9StringRefE">(</a><a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_ALLOC" title='llvm::ELF::SHF_ALLOC' data-ref="llvm::ELF::SHF_ALLOC">SHF_ALLOC</a> | <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_EXECINSTR" title='llvm::ELF::SHF_EXECINSTR' data-ref="llvm::ELF::SHF_EXECINSTR">SHF_EXECINSTR</a>, <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHT_PROGBITS" title='llvm::ELF::SHT_PROGBITS' data-ref="llvm::ELF::SHT_PROGBITS">SHT_PROGBITS</a>, <var>4</var>,</td></tr>
<tr><th id="397">397</th><td>                       <a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".text.patch"</q>),</td></tr>
<tr><th id="398">398</th><td>      <a class="member" href="#lld::elf::Patch843419Section::Patchee" title='lld::elf::Patch843419Section::Patchee' data-ref="lld::elf::Patch843419Section::Patchee">Patchee</a>(<a class="local col3 ref" href="#663P" title='P' data-ref="663P">P</a>), <a class="member" href="#lld::elf::Patch843419Section::PatcheeOffset" title='lld::elf::Patch843419Section::PatcheeOffset' data-ref="lld::elf::Patch843419Section::PatcheeOffset">PatcheeOffset</a>(<a class="local col4 ref" href="#664Off" title='Off' data-ref="664Off">Off</a>) {</td></tr>
<tr><th id="399">399</th><td>  <b>this</b>-&gt;<a class="member" href="InputSection.h.html#lld::elf::InputSectionBase::Parent" title='lld::elf::InputSectionBase::Parent' data-ref="lld::elf::InputSectionBase::Parent">Parent</a> = <a class="local col3 ref" href="#663P" title='P' data-ref="663P">P</a>-&gt;<a class="member" href="InputSection.h.html#_ZNK3lld3elf12InputSection9getParentEv" title='lld::elf::InputSection::getParent' data-ref="_ZNK3lld3elf12InputSection9getParentEv">getParent</a>();</td></tr>
<tr><th id="400">400</th><td>  <a class="member" href="#lld::elf::Patch843419Section::PatchSym" title='lld::elf::Patch843419Section::PatchSym' data-ref="lld::elf::Patch843419Section::PatchSym">PatchSym</a> = <a class="ref" href="SyntheticSections.h.html#_ZN3lld3elf17addSyntheticLocalEN4llvm9StringRefEhmmRNS0_16InputSectionBaseE" title='lld::elf::addSyntheticLocal' data-ref="_ZN3lld3elf17addSyntheticLocalEN4llvm9StringRefEhmmRNS0_16InputSectionBaseE">addSyntheticLocal</a>(</td></tr>
<tr><th id="401">401</th><td>      <a class="ref" href="../include/lld/Common/Memory.h.html#lld::Saver" title='lld::Saver' data-ref="lld::Saver">Saver</a>.<a class="ref" href="../../llvm/include/llvm/Support/StringSaver.h.html#_ZN4llvm11StringSaver4saveERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringSaver::save' data-ref="_ZN4llvm11StringSaver4saveERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">save</a>(<q>"__CortexA53843419_"</q> <a class="ref" href="../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="ref" href="../../llvm/include/llvm/ADT/StringExtras.h.html#_ZN4llvm9utohexstrEmb" title='llvm::utohexstr' data-ref="_ZN4llvm9utohexstrEmb">utohexstr</a>(<a class="member" href="#_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv" title='lld::elf::Patch843419Section::getLDSTAddr' data-ref="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv">getLDSTAddr</a>())), <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_FUNC" title='llvm::ELF::STT_FUNC' data-ref="llvm::ELF::STT_FUNC">STT_FUNC</a>, <var>0</var>,</td></tr>
<tr><th id="402">402</th><td>      <a class="virtual member" href="#_ZNK3lld3elf18Patch843419Section7getSizeEv" title='lld::elf::Patch843419Section::getSize' data-ref="_ZNK3lld3elf18Patch843419Section7getSizeEv">getSize</a>(), <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="403">403</th><td>  <a class="ref" href="SyntheticSections.h.html#_ZN3lld3elf17addSyntheticLocalEN4llvm9StringRefEhmmRNS0_16InputSectionBaseE" title='lld::elf::addSyntheticLocal' data-ref="_ZN3lld3elf17addSyntheticLocalEN4llvm9StringRefEhmmRNS0_16InputSectionBaseE">addSyntheticLocal</a>(<a class="ref" href="../include/lld/Common/Memory.h.html#lld::Saver" title='lld::Saver' data-ref="lld::Saver">Saver</a>.<a class="ref" href="../../llvm/include/llvm/Support/StringSaver.h.html#_ZN4llvm11StringSaver4saveEPKc" title='llvm::StringSaver::save' data-ref="_ZN4llvm11StringSaver4saveEPKc">save</a>(<q>"$x"</q>), <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_NOTYPE" title='llvm::ELF::STT_NOTYPE' data-ref="llvm::ELF::STT_NOTYPE">STT_NOTYPE</a>, <var>0</var>, <var>0</var>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <span class="namespace">lld::elf::</span><a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>::<dfn class="decl def" id="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv" title='lld::elf::Patch843419Section::getLDSTAddr' data-ref="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv">getLDSTAddr</dfn>() <em>const</em> {</td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <a class="member" href="#lld::elf::Patch843419Section::Patchee" title='lld::elf::Patch843419Section::Patchee' data-ref="lld::elf::Patch843419Section::Patchee">Patchee</a>-&gt;<a class="member" href="InputSection.h.html#_ZNK3lld3elf11SectionBase5getVAEm" title='lld::elf::SectionBase::getVA' data-ref="_ZNK3lld3elf11SectionBase5getVAEm">getVA</a>(<a class="member" href="#lld::elf::Patch843419Section::PatcheeOffset" title='lld::elf::Patch843419Section::PatcheeOffset' data-ref="lld::elf::Patch843419Section::PatcheeOffset">PatcheeOffset</a>);</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>void</em> <span class="namespace">lld::elf::</span><a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>::<dfn class="virtual decl def" id="_ZN3lld3elf18Patch843419Section7writeToEPh" title='lld::elf::Patch843419Section::writeTo' data-ref="_ZN3lld3elf18Patch843419Section7writeToEPh">writeTo</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<dfn class="local col5 decl" id="665Buf" title='Buf' data-type='uint8_t *' data-ref="665Buf">Buf</dfn>) {</td></tr>
<tr><th id="411">411</th><td>  <i>// Copy the instruction that we will be replacing with a branch in the</i></td></tr>
<tr><th id="412">412</th><td><i>  // Patchee Section.</i></td></tr>
<tr><th id="413">413</th><td>  <a class="ref" href="../../llvm/include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian9write32leEPvj" title='llvm::support::endian::write32le' data-ref="_ZN4llvm7support6endian9write32leEPvj">write32le</a>(<a class="local col5 ref" href="#665Buf" title='Buf' data-ref="665Buf">Buf</a>, <a class="ref" href="../../llvm/include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="member" href="#lld::elf::Patch843419Section::Patchee" title='lld::elf::Patch843419Section::Patchee' data-ref="lld::elf::Patch843419Section::Patchee">Patchee</a>-&gt;<a class="member" href="InputSection.h.html#_ZNK3lld3elf16InputSectionBase4dataEv" title='lld::elf::InputSectionBase::data' data-ref="_ZNK3lld3elf16InputSectionBase4dataEv">data</a>().<a class="ref" href="../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>() + <a class="member" href="#lld::elf::Patch843419Section::PatcheeOffset" title='lld::elf::Patch843419Section::PatcheeOffset' data-ref="lld::elf::Patch843419Section::PatcheeOffset">PatcheeOffset</a>));</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i>// Apply any relocation transferred from the original PatcheeSection.</i></td></tr>
<tr><th id="416">416</th><td><i>  // For a SyntheticSection Buf already has OutSecOff added, but relocateAlloc</i></td></tr>
<tr><th id="417">417</th><td><i>  // also adds OutSecOff so we need to subtract to avoid double counting.</i></td></tr>
<tr><th id="418">418</th><td>  <b>this</b>-&gt;<a class="member" href="InputSection.h.html#_ZN3lld3elf16InputSectionBase13relocateAllocEPhS2_" title='lld::elf::InputSectionBase::relocateAlloc' data-ref="_ZN3lld3elf16InputSectionBase13relocateAllocEPhS2_">relocateAlloc</a>(<a class="local col5 ref" href="#665Buf" title='Buf' data-ref="665Buf">Buf</a> - <a class="member" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a>, <a class="local col5 ref" href="#665Buf" title='Buf' data-ref="665Buf">Buf</a> - <a class="member" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> + <a class="virtual member" href="#_ZNK3lld3elf18Patch843419Section7getSizeEv" title='lld::elf::Patch843419Section::getSize' data-ref="_ZNK3lld3elf18Patch843419Section7getSizeEv">getSize</a>());</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i>// Return address is the next instruction after the one we have just copied.</i></td></tr>
<tr><th id="421">421</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="666S" title='S' data-type='uint64_t' data-ref="666S">S</dfn> = <a class="member" href="#_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv" title='lld::elf::Patch843419Section::getLDSTAddr' data-ref="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv">getLDSTAddr</a>() + <var>4</var>;</td></tr>
<tr><th id="422">422</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="667P" title='P' data-type='uint64_t' data-ref="667P">P</dfn> = <a class="member" href="#lld::elf::Patch843419Section::PatchSym" title='lld::elf::Patch843419Section::PatchSym' data-ref="lld::elf::Patch843419Section::PatchSym">PatchSym</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol5getVAEl" title='lld::elf::Symbol::getVA' data-ref="_ZNK3lld3elf6Symbol5getVAEl">getVA</a>() + <var>4</var>;</td></tr>
<tr><th id="423">423</th><td>  <a class="ref" href="Target.h.html#lld::elf::Target" title='lld::elf::Target' data-ref="lld::elf::Target">Target</a>-&gt;<a class="virtual ref" href="Target.h.html#_ZNK3lld3elf10TargetInfo11relocateOneEPhjm" title='lld::elf::TargetInfo::relocateOne' data-ref="_ZNK3lld3elf10TargetInfo11relocateOneEPhjm">relocateOne</a>(<a class="local col5 ref" href="#665Buf" title='Buf' data-ref="665Buf">Buf</a> + <var>4</var>, <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELFRelocs/AArch64.def.html#34" title='llvm::ELF::R_AARCH64_JUMP26' data-ref="llvm::ELF::R_AARCH64_JUMP26">R_AARCH64_JUMP26</a>, <a class="local col6 ref" href="#666S" title='S' data-ref="666S">S</a> - <a class="local col7 ref" href="#667P" title='P' data-ref="667P">P</a>);</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><em>void</em> <a class="type" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher" title='lld::elf::AArch64Err843419Patcher' data-ref="lld::elf::AArch64Err843419Patcher">AArch64Err843419Patcher</a>::<dfn class="decl def" id="_ZN3lld3elf23AArch64Err843419Patcher4initEv" title='lld::elf::AArch64Err843419Patcher::init' data-ref="_ZN3lld3elf23AArch64Err843419Patcher4initEv">init</dfn>() {</td></tr>
<tr><th id="427">427</th><td>  <i>// The AArch64 ABI permits data in executable sections. We must avoid scanning</i></td></tr>
<tr><th id="428">428</th><td><i>  // this data as if it were instructions to avoid false matches. We use the</i></td></tr>
<tr><th id="429">429</th><td><i>  // mapping symbols in the InputObjects to identify this data, caching the</i></td></tr>
<tr><th id="430">430</th><td><i>  // results in SectionMap so we don't have to recalculate it each pass.</i></td></tr>
<tr><th id="431">431</th><td><i></i></td></tr>
<tr><th id="432">432</th><td><i>  // The ABI Section 4.5.4 Mapping symbols; defines local symbols that describe</i></td></tr>
<tr><th id="433">433</th><td><i>  // half open intervals [Symbol Value, Next Symbol Value) of code and data</i></td></tr>
<tr><th id="434">434</th><td><i>  // within sections. If there is no next symbol then the half open interval is</i></td></tr>
<tr><th id="435">435</th><td><i>  // [Symbol Value, End of section). The type, code or data, is determined by</i></td></tr>
<tr><th id="436">436</th><td><i>  // the mapping symbol name, $x for code, $d for data.</i></td></tr>
<tr><th id="437">437</th><td>  <em>auto</em> <dfn class="local col8 decl" id="668IsCodeMapSymbol" title='IsCodeMapSymbol' data-type='(lambda at /root/cheri/llvm-project/lld/ELF/AArch64ErrataFix.cpp:437:26)' data-ref="668IsCodeMapSymbol">IsCodeMapSymbol</dfn> = [](<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Symbol" title='lld::elf::Symbol' data-ref="lld::elf::Symbol">Symbol</a> *<dfn class="local col9 decl" id="669B" title='B' data-type='const lld::elf::Symbol *' data-ref="669B">B</dfn>) {</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> <a class="local col9 ref" href="#669B" title='B' data-ref="669B">B</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol7getNameEv" title='lld::elf::Symbol::getName' data-ref="_ZNK3lld3elf6Symbol7getNameEv">getName</a>() <a class="ref" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$x"</q> || <a class="local col9 ref" href="#669B" title='B' data-ref="669B">B</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol7getNameEv" title='lld::elf::Symbol::getName' data-ref="_ZNK3lld3elf6Symbol7getNameEv">getName</a>().<a class="ref" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$x."</q>);</td></tr>
<tr><th id="439">439</th><td>  };</td></tr>
<tr><th id="440">440</th><td>  <em>auto</em> <dfn class="local col0 decl" id="670IsDataMapSymbol" title='IsDataMapSymbol' data-type='(lambda at /root/cheri/llvm-project/lld/ELF/AArch64ErrataFix.cpp:440:26)' data-ref="670IsDataMapSymbol">IsDataMapSymbol</dfn> = [](<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Symbol" title='lld::elf::Symbol' data-ref="lld::elf::Symbol">Symbol</a> *<dfn class="local col1 decl" id="671B" title='B' data-type='const lld::elf::Symbol *' data-ref="671B">B</dfn>) {</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <a class="local col1 ref" href="#671B" title='B' data-ref="671B">B</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol7getNameEv" title='lld::elf::Symbol::getName' data-ref="_ZNK3lld3elf6Symbol7getNameEv">getName</a>() <a class="ref" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$d"</q> || <a class="local col1 ref" href="#671B" title='B' data-ref="671B">B</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol7getNameEv" title='lld::elf::Symbol::getName' data-ref="_ZNK3lld3elf6Symbol7getNameEv">getName</a>().<a class="ref" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$d."</q>);</td></tr>
<tr><th id="442">442</th><td>  };</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i>// Collect mapping symbols for every executable InputSection.</i></td></tr>
<tr><th id="445">445</th><td>  <b>for</b> (<a class="type" href="InputFiles.h.html#lld::elf::InputFile" title='lld::elf::InputFile' data-ref="lld::elf::InputFile">InputFile</a> *<dfn class="local col2 decl" id="672File" title='File' data-type='lld::elf::InputFile *' data-ref="672File">File</dfn> : <a class="ref" href="InputFiles.h.html#lld::elf::ObjectFiles" title='lld::elf::ObjectFiles' data-ref="lld::elf::ObjectFiles">ObjectFiles</a>) {</td></tr>
<tr><th id="446">446</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="673F" title='F' data-type='lld::elf::ObjFile&lt;llvm::object::ELFType&lt;llvm::support::endianness::little, true&gt; &gt; *' data-ref="673F">F</dfn> = <a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="InputSection.h.html#lld::elf::ObjFile" title='lld::elf::ObjFile' data-ref="lld::elf::ObjFile">ObjFile</a>&lt;<a class="typedef" href="../../llvm/include/llvm/Object/ELFTypes.h.html#llvm::object::ELF64LE" title='llvm::object::ELF64LE' data-type='ELFType&lt;support::little, true&gt;' data-ref="llvm::object::ELF64LE">ELF64LE</a>&gt;&gt;(<a class="local col2 ref" href="#672File" title='File' data-ref="672File">File</a>);</td></tr>
<tr><th id="447">447</th><td>    <b>for</b> (<a class="type" href="Symbols.h.html#lld::elf::Symbol" title='lld::elf::Symbol' data-ref="lld::elf::Symbol">Symbol</a> *<dfn class="local col4 decl" id="674B" title='B' data-type='lld::elf::Symbol *' data-ref="674B">B</dfn> : <a class="local col3 ref" href="#673F" title='F' data-ref="673F">F</a>-&gt;<a class="ref" href="InputFiles.h.html#_ZN3lld3elf7ObjFile15getLocalSymbolsEv" title='lld::elf::ObjFile::getLocalSymbols' data-ref="_ZN3lld3elf7ObjFile15getLocalSymbolsEv">getLocalSymbols</a>()) {</td></tr>
<tr><th id="448">448</th><td>      <em>auto</em> *<dfn class="local col5 decl" id="675Def" title='Def' data-type='lld::elf::Defined *' data-ref="675Def">Def</dfn> = <a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a>&gt;(<a class="local col4 ref" href="#674B" title='B' data-ref="674B">B</a>);</td></tr>
<tr><th id="449">449</th><td>      <b>if</b> (!<a class="local col5 ref" href="#675Def" title='Def' data-ref="675Def">Def</a>)</td></tr>
<tr><th id="450">450</th><td>        <b>continue</b>;</td></tr>
<tr><th id="451">451</th><td>      <b>if</b> (!<a class="local col8 ref" href="#668IsCodeMapSymbol" title='IsCodeMapSymbol' data-ref="668IsCodeMapSymbol">IsCodeMapSymbol</a>(<a class="local col5 ref" href="#675Def" title='Def' data-ref="675Def">Def</a>) &amp;&amp; !<a class="local col0 ref" href="#670IsDataMapSymbol" title='IsDataMapSymbol' data-ref="670IsDataMapSymbol">IsDataMapSymbol</a>(<a class="local col5 ref" href="#675Def" title='Def' data-ref="675Def">Def</a>))</td></tr>
<tr><th id="452">452</th><td>        <b>continue</b>;</td></tr>
<tr><th id="453">453</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="676Sec" title='Sec' data-type='lld::elf::InputSection *' data-ref="676Sec"><a class="local col6 ref" href="#676Sec" title='Sec' data-ref="676Sec">Sec</a></dfn> = <a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a>&gt;(<a class="local col5 ref" href="#675Def" title='Def' data-ref="675Def">Def</a>-&gt;<a class="ref" href="Symbols.h.html#lld::elf::Defined::Section" title='lld::elf::Defined::Section' data-ref="lld::elf::Defined::Section">Section</a>))</td></tr>
<tr><th id="454">454</th><td>        <b>if</b> (<a class="local col6 ref" href="#676Sec" title='Sec' data-ref="676Sec">Sec</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::SectionBase::Flags" title='lld::elf::SectionBase::Flags' data-ref="lld::elf::SectionBase::Flags">Flags</a> &amp; <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_EXECINSTR" title='llvm::ELF::SHF_EXECINSTR' data-ref="llvm::ELF::SHF_EXECINSTR">SHF_EXECINSTR</a>)</td></tr>
<tr><th id="455">455</th><td>          <a class="member" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher::SectionMap" title='lld::elf::AArch64Err843419Patcher::SectionMap' data-ref="lld::elf::AArch64Err843419Patcher::SectionMap">SectionMap</a><a class="ref" href="../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#676Sec" title='Sec' data-ref="676Sec">Sec</a>]</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col5 ref" href="#675Def" title='Def' data-ref="675Def">Def</a>);</td></tr>
<tr><th id="456">456</th><td>    }</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>  <i>// For each InputSection make sure the mapping symbols are in sorted in</i></td></tr>
<tr><th id="459">459</th><td><i>  // ascending order and free from consecutive runs of mapping symbols with</i></td></tr>
<tr><th id="460">460</th><td><i>  // the same type. For example we must remove the redundant $d.1 from $x.0</i></td></tr>
<tr><th id="461">461</th><td><i>  // $d.0 $d.1 $x.1.</i></td></tr>
<tr><th id="462">462</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="677KV" title='KV' data-type='std::pair&lt;lld::elf::InputSection *const, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt; &amp;' data-ref="677KV">KV</dfn> : <a class="member" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher::SectionMap" title='lld::elf::AArch64Err843419Patcher::SectionMap' data-ref="lld::elf::AArch64Err843419Patcher::SectionMap">SectionMap</a>) {</td></tr>
<tr><th id="463">463</th><td>    <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *&gt; &amp;<dfn class="local col8 decl" id="678MapSyms" title='MapSyms' data-type='std::vector&lt;const Defined *&gt; &amp;' data-ref="678MapSyms">MapSyms</dfn> = <a class="local col7 ref" href="#677KV" title='KV' data-ref="677KV">KV</a>.<a class="ref" href="../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;lld::elf::InputSection *const, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt;= <var>1</var>)</td></tr>
<tr><th id="465">465</th><td>      <b>continue</b>;</td></tr>
<tr><th id="466">466</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../llvm/include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(<span class='refarg'><a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a></span>, [](<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *<dfn class="local col9 decl" id="679A" title='A' data-type='const lld::elf::Defined *' data-ref="679A">A</dfn>, <em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *<dfn class="local col0 decl" id="680B" title='B' data-type='const lld::elf::Defined *' data-ref="680B">B</dfn>) {</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> <a class="local col9 ref" href="#679A" title='A' data-ref="679A">A</a>-&gt;<a class="ref" href="Symbols.h.html#lld::elf::Defined::Value" title='lld::elf::Defined::Value' data-ref="lld::elf::Defined::Value">Value</a> &lt; <a class="local col0 ref" href="#680B" title='B' data-ref="680B">B</a>-&gt;<a class="ref" href="Symbols.h.html#lld::elf::Defined::Value" title='lld::elf::Defined::Value' data-ref="lld::elf::Defined::Value">Value</a>;</td></tr>
<tr><th id="468">468</th><td>    });</td></tr>
<tr><th id="469">469</th><td>    <a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(</td></tr>
<tr><th id="470">470</th><td>        <a class="ref fake" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/stl_algo.h.html#_ZSt6uniqueT_S_T0_" title='std::unique' data-ref="_ZSt6uniqueT_S_T0_">unique</a>(<a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="471">471</th><td>                    [=](<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *<dfn class="local col1 decl" id="681A" title='A' data-type='const lld::elf::Defined *' data-ref="681A">A</dfn>, <em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *<dfn class="local col2 decl" id="682B" title='B' data-type='const lld::elf::Defined *' data-ref="682B">B</dfn>) {</td></tr>
<tr><th id="472">472</th><td>                      <b>return</b> (<a class="local col8 ref" href="#668IsCodeMapSymbol" title='IsCodeMapSymbol' data-ref="668IsCodeMapSymbol">IsCodeMapSymbol</a>(<a class="local col1 ref" href="#681A" title='A' data-ref="681A">A</a>) &amp;&amp; <a class="local col8 ref" href="#668IsCodeMapSymbol" title='IsCodeMapSymbol' data-ref="668IsCodeMapSymbol">IsCodeMapSymbol</a>(<a class="local col2 ref" href="#682B" title='B' data-ref="682B">B</a>)) ||</td></tr>
<tr><th id="473">473</th><td>                             (<a class="local col0 ref" href="#670IsDataMapSymbol" title='IsDataMapSymbol' data-ref="670IsDataMapSymbol">IsDataMapSymbol</a>(<a class="local col1 ref" href="#681A" title='A' data-ref="681A">A</a>) &amp;&amp; <a class="local col0 ref" href="#670IsDataMapSymbol" title='IsDataMapSymbol' data-ref="670IsDataMapSymbol">IsDataMapSymbol</a>(<a class="local col2 ref" href="#682B" title='B' data-ref="682B">B</a>));</td></tr>
<tr><th id="474">474</th><td>                    }),</td></tr>
<tr><th id="475">475</th><td>        <a class="ref fake" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col8 ref" href="#678MapSyms" title='MapSyms' data-ref="678MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <a class="member" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher::Initialized" title='lld::elf::AArch64Err843419Patcher::Initialized' data-ref="lld::elf::AArch64Err843419Patcher::Initialized">Initialized</a> = <b>true</b>;</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>// Insert the PatchSections we have created back into the</i></td></tr>
<tr><th id="481">481</th><td><i>// InputSectionDescription. As inserting patches alters the addresses of</i></td></tr>
<tr><th id="482">482</th><td><i>// InputSections that follow them, we try and place the patches after all the</i></td></tr>
<tr><th id="483">483</th><td><i>// executable sections, although we may need to insert them earlier if the</i></td></tr>
<tr><th id="484">484</th><td><i>// InputSectionDescription is larger than the maximum branch range.</i></td></tr>
<tr><th id="485">485</th><td><em>void</em> <a class="type" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher" title='lld::elf::AArch64Err843419Patcher' data-ref="lld::elf::AArch64Err843419Patcher">AArch64Err843419Patcher</a>::<dfn class="decl def" id="_ZN3lld3elf23AArch64Err843419Patcher13insertPatchesERNS0_23InputSectionDescriptionERSt6vectorIPNS0_18Patch843419SectionESaIS6_EE" title='lld::elf::AArch64Err843419Patcher::insertPatches' data-ref="_ZN3lld3elf23AArch64Err843419Patcher13insertPatchesERNS0_23InputSectionDescriptionERSt6vectorIPNS0_18Patch843419SectionESaIS6_EE">insertPatches</dfn>(</td></tr>
<tr><th id="486">486</th><td>    <a class="type" href="LinkerScript.h.html#lld::elf::InputSectionDescription" title='lld::elf::InputSectionDescription' data-ref="lld::elf::InputSectionDescription">InputSectionDescription</a> &amp;<dfn class="local col3 decl" id="683ISD" title='ISD' data-type='lld::elf::InputSectionDescription &amp;' data-ref="683ISD">ISD</dfn>, <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a> *&gt; &amp;<dfn class="local col4 decl" id="684Patches" title='Patches' data-type='std::vector&lt;Patch843419Section *&gt; &amp;' data-ref="684Patches">Patches</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="685ISLimit" title='ISLimit' data-type='uint64_t' data-ref="685ISLimit">ISLimit</dfn>;</td></tr>
<tr><th id="488">488</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="686PrevISLimit" title='PrevISLimit' data-type='uint64_t' data-ref="686PrevISLimit">PrevISLimit</dfn> = <a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a>;</td></tr>
<tr><th id="489">489</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="687PatchUpperBound" title='PatchUpperBound' data-type='uint64_t' data-ref="687PatchUpperBound">PatchUpperBound</dfn> = <a class="local col6 ref" href="#686PrevISLimit" title='PrevISLimit' data-ref="686PrevISLimit">PrevISLimit</a> + <a class="ref" href="Target.h.html#lld::elf::Target" title='lld::elf::Target' data-ref="lld::elf::Target">Target</a>-&gt;<a class="virtual ref" href="Target.h.html#_ZNK3lld3elf10TargetInfo22getThunkSectionSpacingEv" title='lld::elf::TargetInfo::getThunkSectionSpacing' data-ref="_ZNK3lld3elf10TargetInfo22getThunkSectionSpacingEv">getThunkSectionSpacing</a>();</td></tr>
<tr><th id="490">490</th><td>  <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="688OutSecAddr" title='OutSecAddr' data-type='uint64_t' data-ref="688OutSecAddr">OutSecAddr</dfn> = <a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf12InputSection9getParentEv" title='lld::elf::InputSection::getParent' data-ref="_ZNK3lld3elf12InputSection9getParentEv">getParent</a>()-&gt;<a class="ref" href="OutputSections.h.html#lld::elf::OutputSection::Addr" title='lld::elf::OutputSection::Addr' data-ref="lld::elf::OutputSection::Addr">Addr</a>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// Set the OutSecOff of patches to the place where we want to insert them.</i></td></tr>
<tr><th id="493">493</th><td><i>  // We use a similar strategy to Thunk placement. Place patches roughly</i></td></tr>
<tr><th id="494">494</th><td><i>  // every multiple of maximum branch range.</i></td></tr>
<tr><th id="495">495</th><td>  <em>auto</em> <dfn class="local col9 decl" id="689PatchIt" title='PatchIt' data-type='__gnu_cxx::__normal_iterator&lt;lld::elf::Patch843419Section **, std::vector&lt;lld::elf::Patch843419Section *, std::allocator&lt;lld::elf::Patch843419Section *&gt; &gt; &gt;' data-ref="689PatchIt">PatchIt</dfn> = <a class="local col4 ref" href="#684Patches" title='Patches' data-ref="684Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>();</td></tr>
<tr><th id="496">496</th><td>  <em>auto</em> <dfn class="local col0 decl" id="690PatchEnd" title='PatchEnd' data-type='__gnu_cxx::__normal_iterator&lt;lld::elf::Patch843419Section **, std::vector&lt;lld::elf::Patch843419Section *, std::allocator&lt;lld::elf::Patch843419Section *&gt; &gt; &gt;' data-ref="690PatchEnd">PatchEnd</dfn> = <a class="local col4 ref" href="#684Patches" title='Patches' data-ref="684Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>();</td></tr>
<tr><th id="497">497</th><td>  <b>for</b> (<em>const</em> <a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col1 decl" id="691IS" title='IS' data-type='const lld::elf::InputSection *' data-ref="691IS">IS</dfn> : <a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>) {</td></tr>
<tr><th id="498">498</th><td>    <a class="local col5 ref" href="#685ISLimit" title='ISLimit' data-ref="685ISLimit">ISLimit</a> = <a class="local col1 ref" href="#691IS" title='IS' data-ref="691IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> + <a class="local col1 ref" href="#691IS" title='IS' data-ref="691IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf16InputSectionBase7getSizeEv" title='lld::elf::InputSectionBase::getSize' data-ref="_ZNK3lld3elf16InputSectionBase7getSizeEv">getSize</a>();</td></tr>
<tr><th id="499">499</th><td>    <b>if</b> (<a class="local col5 ref" href="#685ISLimit" title='ISLimit' data-ref="685ISLimit">ISLimit</a> &gt; <a class="local col7 ref" href="#687PatchUpperBound" title='PatchUpperBound' data-ref="687PatchUpperBound">PatchUpperBound</a>) {</td></tr>
<tr><th id="500">500</th><td>      <b>while</b> (<a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#690PatchEnd" title='PatchEnd' data-ref="690PatchEnd">PatchEnd</a>) {</td></tr>
<tr><th id="501">501</th><td>        <b>if</b> ((<a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a>)-&gt;<a class="ref" href="#_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv" title='lld::elf::Patch843419Section::getLDSTAddr' data-ref="_ZNK3lld3elf18Patch843419Section11getLDSTAddrEv">getLDSTAddr</a>() - <a class="local col8 ref" href="#688OutSecAddr" title='OutSecAddr' data-ref="688OutSecAddr">OutSecAddr</a> &gt;= <a class="local col6 ref" href="#686PrevISLimit" title='PrevISLimit' data-ref="686PrevISLimit">PrevISLimit</a>)</td></tr>
<tr><th id="502">502</th><td>          <b>break</b>;</td></tr>
<tr><th id="503">503</th><td>        (<a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a>)-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> = <a class="local col6 ref" href="#686PrevISLimit" title='PrevISLimit' data-ref="686PrevISLimit">PrevISLimit</a>;</td></tr>
<tr><th id="504">504</th><td>        <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a>;</td></tr>
<tr><th id="505">505</th><td>      }</td></tr>
<tr><th id="506">506</th><td>      <a class="local col7 ref" href="#687PatchUpperBound" title='PatchUpperBound' data-ref="687PatchUpperBound">PatchUpperBound</a> = <a class="local col6 ref" href="#686PrevISLimit" title='PrevISLimit' data-ref="686PrevISLimit">PrevISLimit</a> + <a class="ref" href="Target.h.html#lld::elf::Target" title='lld::elf::Target' data-ref="lld::elf::Target">Target</a>-&gt;<a class="virtual ref" href="Target.h.html#_ZNK3lld3elf10TargetInfo22getThunkSectionSpacingEv" title='lld::elf::TargetInfo::getThunkSectionSpacing' data-ref="_ZNK3lld3elf10TargetInfo22getThunkSectionSpacingEv">getThunkSectionSpacing</a>();</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td>    <a class="local col6 ref" href="#686PrevISLimit" title='PrevISLimit' data-ref="686PrevISLimit">PrevISLimit</a> = <a class="local col5 ref" href="#685ISLimit" title='ISLimit' data-ref="685ISLimit">ISLimit</a>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td>  <b>for</b> (; <a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#690PatchEnd" title='PatchEnd' data-ref="690PatchEnd">PatchEnd</a>; <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a>) {</td></tr>
<tr><th id="511">511</th><td>    (<a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#689PatchIt" title='PatchIt' data-ref="689PatchIt">PatchIt</a>)-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> = <a class="local col5 ref" href="#685ISLimit" title='ISLimit' data-ref="685ISLimit">ISLimit</a>;</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <i>// merge all patch sections. We use the OutSecOff assigned above to</i></td></tr>
<tr><th id="515">515</th><td><i>  // determine the insertion point. This is ok as we only merge into an</i></td></tr>
<tr><th id="516">516</th><td><i>  // InputSectionDescription once per pass, and at the end of the pass</i></td></tr>
<tr><th id="517">517</th><td><i>  // assignAddresses() will recalculate all the OutSecOff values.</i></td></tr>
<tr><th id="518">518</th><td>  <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *&gt; <a class="ref fake" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="692Tmp" title='Tmp' data-type='std::vector&lt;InputSection *&gt;' data-ref="692Tmp">Tmp</dfn>;</td></tr>
<tr><th id="519">519</th><td>  <a class="local col2 ref" href="#692Tmp" title='Tmp' data-ref="692Tmp">Tmp</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <a class="local col4 ref" href="#684Patches" title='Patches' data-ref="684Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="520">520</th><td>  <em>auto</em> <dfn class="local col3 decl" id="693MergeCmp" title='MergeCmp' data-type='(lambda at /root/cheri/llvm-project/lld/ELF/AArch64ErrataFix.cpp:520:19)' data-ref="693MergeCmp">MergeCmp</dfn> = [](<em>const</em> <a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col4 decl" id="694A" title='A' data-type='const lld::elf::InputSection *' data-ref="694A">A</dfn>, <em>const</em> <a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col5 decl" id="695B" title='B' data-type='const lld::elf::InputSection *' data-ref="695B">B</dfn>) {</td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (<a class="local col4 ref" href="#694A" title='A' data-ref="694A">A</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> &lt; <a class="local col5 ref" href="#695B" title='B' data-ref="695B">B</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a>)</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (<a class="local col4 ref" href="#694A" title='A' data-ref="694A">A</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> == <a class="local col5 ref" href="#695B" title='B' data-ref="695B">B</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSection::OutSecOff" title='lld::elf::InputSection::OutSecOff' data-ref="lld::elf::InputSection::OutSecOff">OutSecOff</a> &amp;&amp; <a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>&gt;(<a class="local col4 ref" href="#694A" title='A' data-ref="694A">A</a>) &amp;&amp;</td></tr>
<tr><th id="524">524</th><td>        !<a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>&gt;(<a class="local col5 ref" href="#695B" title='B' data-ref="695B">B</a>))</td></tr>
<tr><th id="525">525</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="527">527</th><td>  };</td></tr>
<tr><th id="528">528</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/stl_algo.h.html#_ZSt5mergeT_S_T0_S0_T1_T2_" title='std::merge' data-ref="_ZSt5mergeT_S_T0_S0_T1_T2_">merge</a>(<a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col4 ref" href="#684Patches" title='Patches' data-ref="684Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="529">529</th><td>             <a class="local col4 ref" href="#684Patches" title='Patches' data-ref="684Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#_ZSt13back_inserterRT_" title='std::back_inserter' data-ref="_ZSt13back_inserterRT_">back_inserter</a>(<span class='refarg'><a class="local col2 ref" href="#692Tmp" title='Tmp' data-ref="692Tmp">Tmp</a></span>), <a class="local col3 ref" href="#693MergeCmp" title='MergeCmp' data-ref="693MergeCmp">MergeCmp</a>);</td></tr>
<tr><th id="530">530</th><td>  <a class="local col3 ref" href="#683ISD" title='ISD' data-ref="683ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a> <a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#692Tmp" title='Tmp' data-ref="692Tmp">Tmp</a></span>);</td></tr>
<tr><th id="531">531</th><td>}</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i  data-doc="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">// Given an erratum sequence that starts at address AdrpAddr, with an</i></td></tr>
<tr><th id="534">534</th><td><i  data-doc="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">// instruction that we need to patch at PatcheeOffset from the start of</i></td></tr>
<tr><th id="535">535</th><td><i  data-doc="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">// InputSection IS, create a Patch843419 Section and add it to the</i></td></tr>
<tr><th id="536">536</th><td><i  data-doc="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">// Patches that we need to insert.</i></td></tr>
<tr><th id="537">537</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE" title='implementPatch' data-type='void implementPatch(uint64_t AdrpAddr, uint64_t PatcheeOffset, lld::elf::InputSection * IS, std::vector&lt;Patch843419Section *&gt; &amp; Patches)' data-ref="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">implementPatch</dfn>(<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="696AdrpAddr" title='AdrpAddr' data-type='uint64_t' data-ref="696AdrpAddr">AdrpAddr</dfn>, <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="697PatcheeOffset" title='PatcheeOffset' data-type='uint64_t' data-ref="697PatcheeOffset">PatcheeOffset</dfn>,</td></tr>
<tr><th id="538">538</th><td>                           <a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col8 decl" id="698IS" title='IS' data-type='lld::elf::InputSection *' data-ref="698IS">IS</dfn>,</td></tr>
<tr><th id="539">539</th><td>                           <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a> *&gt; &amp;<dfn class="local col9 decl" id="699Patches" title='Patches' data-type='std::vector&lt;Patch843419Section *&gt; &amp;' data-ref="699Patches">Patches</dfn>) {</td></tr>
<tr><th id="540">540</th><td>  <i>// There may be a relocation at the same offset that we are patching. There</i></td></tr>
<tr><th id="541">541</th><td><i>  // are four cases that we need to consider.</i></td></tr>
<tr><th id="542">542</th><td><i>  // Case 1: R_AARCH64_JUMP26 branch relocation. We have already patched this</i></td></tr>
<tr><th id="543">543</th><td><i>  // instance of the erratum on a previous patch and altered the relocation. We</i></td></tr>
<tr><th id="544">544</th><td><i>  // have nothing more to do.</i></td></tr>
<tr><th id="545">545</th><td><i>  // Case 2: A TLS Relaxation R_RELAX_TLS_IE_TO_LE. In this case the ADRP that</i></td></tr>
<tr><th id="546">546</th><td><i>  // we read will be transformed into a MOVZ later so we actually don't match</i></td></tr>
<tr><th id="547">547</th><td><i>  // the sequence and have nothing more to do.</i></td></tr>
<tr><th id="548">548</th><td><i>  // Case 3: A load/store register (unsigned immediate) class relocation. There</i></td></tr>
<tr><th id="549">549</th><td><i>  // are two of these R_AARCH_LD64_ABS_LO12_NC and R_AARCH_LD64_GOT_LO12_NC and</i></td></tr>
<tr><th id="550">550</th><td><i>  // they are both absolute. We need to add the same relocation to the patch,</i></td></tr>
<tr><th id="551">551</th><td><i>  // and replace the relocation with a R_AARCH_JUMP26 branch relocation.</i></td></tr>
<tr><th id="552">552</th><td><i>  // Case 4: No relocation. We must create a new R_AARCH64_JUMP26 branch</i></td></tr>
<tr><th id="553">553</th><td><i>  // relocation at the offset.</i></td></tr>
<tr><th id="554">554</th><td>  <em>auto</em> <dfn class="local col0 decl" id="700RelIt" title='RelIt' data-type='__gnu_cxx::__normal_iterator&lt;lld::elf::Relocation *, std::vector&lt;lld::elf::Relocation, std::allocator&lt;lld::elf::Relocation&gt; &gt; &gt;' data-ref="700RelIt">RelIt</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../llvm/include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col8 ref" href="#698IS" title='IS' data-ref="698IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSectionBase::Relocations" title='lld::elf::InputSectionBase::Relocations' data-ref="lld::elf::InputSectionBase::Relocations">Relocations</a></span>, [=](<em>const</em> <a class="type" href="Relocations.h.html#lld::elf::Relocation" title='lld::elf::Relocation' data-ref="lld::elf::Relocation">Relocation</a> &amp;<dfn class="local col1 decl" id="701R" title='R' data-type='const lld::elf::Relocation &amp;' data-ref="701R">R</dfn>) {</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <a class="local col1 ref" href="#701R" title='R' data-ref="701R">R</a>.<a class="ref" href="Relocations.h.html#lld::elf::Relocation::Offset" title='lld::elf::Relocation::Offset' data-ref="lld::elf::Relocation::Offset">Offset</a> == <a class="local col7 ref" href="#697PatcheeOffset" title='PatcheeOffset' data-ref="697PatcheeOffset">PatcheeOffset</a>;</td></tr>
<tr><th id="556">556</th><td>  });</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#698IS" title='IS' data-ref="698IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSectionBase::Relocations" title='lld::elf::InputSectionBase::Relocations' data-ref="lld::elf::InputSectionBase::Relocations">Relocations</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="558">558</th><td>      (<a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Type" title='lld::elf::Relocation::Type' data-ref="lld::elf::Relocation::Type">Type</a> == <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELFRelocs/AArch64.def.html#34" title='llvm::ELF::R_AARCH64_JUMP26' data-ref="llvm::ELF::R_AARCH64_JUMP26">R_AARCH64_JUMP26</a> || <a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Expr" title='lld::elf::Relocation::Expr' data-ref="lld::elf::Relocation::Expr">Expr</a> == <a class="enum" href="Relocations.h.html#lld::elf::RelExpr::R_RELAX_TLS_IE_TO_LE" title='lld::elf::RelExpr::R_RELAX_TLS_IE_TO_LE' data-ref="lld::elf::RelExpr::R_RELAX_TLS_IE_TO_LE">R_RELAX_TLS_IE_TO_LE</a>))</td></tr>
<tr><th id="559">559</th><td>    <b>return</b>;</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <a class="ref" href="../include/lld/Common/ErrorHandler.h.html#_ZN3lld3logERKN4llvm5TwineE" title='lld::log' data-ref="_ZN3lld3logERKN4llvm5TwineE">log</a>(<a class="ref fake" href="../../llvm/include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"detected cortex-a53-843419 erratum sequence starting at "</q> <a class="ref" href="../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="562">562</th><td>      <a class="ref" href="../../llvm/include/llvm/ADT/StringExtras.h.html#_ZN4llvm9utohexstrEmb" title='llvm::utohexstr' data-ref="_ZN4llvm9utohexstrEmb">utohexstr</a>(<a class="local col6 ref" href="#696AdrpAddr" title='AdrpAddr' data-ref="696AdrpAddr">AdrpAddr</a>) <a class="ref" href="../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" in unpatched output."</q>);</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="702PS" title='PS' data-type='lld::elf::Patch843419Section *' data-ref="702PS">PS</dfn> = <a class="ref" href="../include/lld/Common/Memory.h.html#_ZN3lld4makeEDpOT0_" title='lld::make' data-ref="_ZN3lld4makeEDpOT0_">make</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#698IS" title='IS' data-ref="698IS">IS</a></span>, <span class='refarg'><a class="local col7 ref" href="#697PatcheeOffset" title='PatcheeOffset' data-ref="697PatcheeOffset">PatcheeOffset</a></span>);</td></tr>
<tr><th id="565">565</th><td>  <a class="local col9 ref" href="#699Patches" title='Patches' data-ref="699Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#702PS" title='PS' data-ref="702PS">PS</a>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <em>auto</em> <dfn class="local col3 decl" id="703MakeRelToPatch" title='MakeRelToPatch' data-type='(lambda at /root/cheri/llvm-project/lld/ELF/AArch64ErrataFix.cpp:567:25)' data-ref="703MakeRelToPatch">MakeRelToPatch</dfn> = [](<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="704Offset" title='Offset' data-type='uint64_t' data-ref="704Offset">Offset</dfn>, <a class="type" href="Symbols.h.html#lld::elf::Symbol" title='lld::elf::Symbol' data-ref="lld::elf::Symbol">Symbol</a> *<dfn class="local col5 decl" id="705PatchSym" title='PatchSym' data-type='lld::elf::Symbol *' data-ref="705PatchSym">PatchSym</dfn>) {</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <a class="type" href="Relocations.h.html#lld::elf::Relocation" title='lld::elf::Relocation' data-ref="lld::elf::Relocation">Relocation</a>{<a class="enum" href="Relocations.h.html#lld::elf::RelExpr::R_PC" title='lld::elf::RelExpr::R_PC' data-ref="lld::elf::RelExpr::R_PC">R_PC</a>, <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELFRelocs/AArch64.def.html#34" title='llvm::ELF::R_AARCH64_JUMP26' data-ref="llvm::ELF::R_AARCH64_JUMP26">R_AARCH64_JUMP26</a>, <a class="local col4 ref" href="#704Offset" title='Offset' data-ref="704Offset">Offset</a>, <var>0</var>, <a class="local col5 ref" href="#705PatchSym" title='PatchSym' data-ref="705PatchSym">PatchSym</a>};</td></tr>
<tr><th id="569">569</th><td>  };</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#698IS" title='IS' data-ref="698IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSectionBase::Relocations" title='lld::elf::InputSectionBase::Relocations' data-ref="lld::elf::InputSectionBase::Relocations">Relocations</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="572">572</th><td>    <a class="local col2 ref" href="#702PS" title='PS' data-ref="702PS">PS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSectionBase::Relocations" title='lld::elf::InputSectionBase::Relocations' data-ref="lld::elf::InputSectionBase::Relocations">Relocations</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(</td></tr>
<tr><th id="573">573</th><td>        {<a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Expr" title='lld::elf::Relocation::Expr' data-ref="lld::elf::Relocation::Expr">Expr</a>, <a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Type" title='lld::elf::Relocation::Type' data-ref="lld::elf::Relocation::Type">Type</a>, <var>0</var>, <a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Addend" title='lld::elf::Relocation::Addend' data-ref="lld::elf::Relocation::Addend">Addend</a>, <a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a><a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="Relocations.h.html#lld::elf::Relocation::Sym" title='lld::elf::Relocation::Sym' data-ref="lld::elf::Relocation::Sym">Sym</a>});</td></tr>
<tr><th id="574">574</th><td>    <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#700RelIt" title='RelIt' data-ref="700RelIt">RelIt</a> <a class="ref" href="Relocations.h.html#113" title='lld::elf::Relocation::operator=' data-ref="_ZN3lld3elf10RelocationaSEOS1_">=</a> <a class="local col3 ref" href="#703MakeRelToPatch" title='MakeRelToPatch' data-ref="703MakeRelToPatch">MakeRelToPatch</a>(<a class="local col7 ref" href="#697PatcheeOffset" title='PatcheeOffset' data-ref="697PatcheeOffset">PatcheeOffset</a>, <a class="local col2 ref" href="#702PS" title='PS' data-ref="702PS">PS</a>-&gt;<a class="ref" href="#lld::elf::Patch843419Section::PatchSym" title='lld::elf::Patch843419Section::PatchSym' data-ref="lld::elf::Patch843419Section::PatchSym">PatchSym</a>);</td></tr>
<tr><th id="575">575</th><td>  } <b>else</b></td></tr>
<tr><th id="576">576</th><td>    <a class="local col8 ref" href="#698IS" title='IS' data-ref="698IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::InputSectionBase::Relocations" title='lld::elf::InputSectionBase::Relocations' data-ref="lld::elf::InputSectionBase::Relocations">Relocations</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col3 ref" href="#703MakeRelToPatch" title='MakeRelToPatch' data-ref="703MakeRelToPatch">MakeRelToPatch</a>(<a class="local col7 ref" href="#697PatcheeOffset" title='PatcheeOffset' data-ref="697PatcheeOffset">PatcheeOffset</a>, <a class="local col2 ref" href="#702PS" title='PS' data-ref="702PS">PS</a>-&gt;<a class="ref" href="#lld::elf::Patch843419Section::PatchSym" title='lld::elf::Patch843419Section::PatchSym' data-ref="lld::elf::Patch843419Section::PatchSym">PatchSym</a>));</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i>// Scan all the instructions in InputSectionDescription, for each instance of</i></td></tr>
<tr><th id="580">580</th><td><i>// the erratum sequence create a Patch843419Section. We return the list of</i></td></tr>
<tr><th id="581">581</th><td><i>// Patch843419Sections that need to be applied to ISD.</i></td></tr>
<tr><th id="582">582</th><td><span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a> *&gt;</td></tr>
<tr><th id="583">583</th><td><a class="type" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher" title='lld::elf::AArch64Err843419Patcher' data-ref="lld::elf::AArch64Err843419Patcher">AArch64Err843419Patcher</a>::<dfn class="decl def" id="_ZN3lld3elf23AArch64Err843419Patcher28patchInputSectionDescriptionERNS0_23InputSectionDescriptionE" title='lld::elf::AArch64Err843419Patcher::patchInputSectionDescription' data-ref="_ZN3lld3elf23AArch64Err843419Patcher28patchInputSectionDescriptionERNS0_23InputSectionDescriptionE">patchInputSectionDescription</dfn>(</td></tr>
<tr><th id="584">584</th><td>    <a class="type" href="LinkerScript.h.html#lld::elf::InputSectionDescription" title='lld::elf::InputSectionDescription' data-ref="lld::elf::InputSectionDescription">InputSectionDescription</a> &amp;<dfn class="local col6 decl" id="706ISD" title='ISD' data-type='lld::elf::InputSectionDescription &amp;' data-ref="706ISD">ISD</dfn>) {</td></tr>
<tr><th id="585">585</th><td>  <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a> *&gt; <a class="ref fake" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="707Patches" title='Patches' data-type='std::vector&lt;Patch843419Section *&gt;' data-ref="707Patches">Patches</dfn>;</td></tr>
<tr><th id="586">586</th><td>  <b>for</b> (<a class="type" href="InputSection.h.html#lld::elf::InputSection" title='lld::elf::InputSection' data-ref="lld::elf::InputSection">InputSection</a> *<dfn class="local col8 decl" id="708IS" title='IS' data-type='lld::elf::InputSection *' data-ref="708IS">IS</dfn> : <a class="local col6 ref" href="#706ISD" title='ISD' data-ref="706ISD">ISD</a>.<a class="ref" href="LinkerScript.h.html#lld::elf::InputSectionDescription::Sections" title='lld::elf::InputSectionDescription::Sections' data-ref="lld::elf::InputSectionDescription::Sections">Sections</a>) {</td></tr>
<tr><th id="587">587</th><td>    <i>//  LLD doesn't use the erratum sequence in SyntheticSections.</i></td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (<a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="SyntheticSections.h.html#lld::elf::SyntheticSection" title='lld::elf::SyntheticSection' data-ref="lld::elf::SyntheticSection">SyntheticSection</a>&gt;(<a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>))</td></tr>
<tr><th id="589">589</th><td>      <b>continue</b>;</td></tr>
<tr><th id="590">590</th><td>    <i>// Use SectionMap to make sure we only scan code and not inline data.</i></td></tr>
<tr><th id="591">591</th><td><i>    // We have already sorted MapSyms in ascending order and removed consecutive</i></td></tr>
<tr><th id="592">592</th><td><i>    // mapping symbols of the same type. Our range of executable instructions to</i></td></tr>
<tr><th id="593">593</th><td><i>    // scan is therefore [CodeSym-&gt;Value, DataSym-&gt;Value) or [CodeSym-&gt;Value,</i></td></tr>
<tr><th id="594">594</th><td><i>    // section size).</i></td></tr>
<tr><th id="595">595</th><td>    <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *&gt; &amp;<dfn class="local col9 decl" id="709MapSyms" title='MapSyms' data-type='std::vector&lt;const Defined *&gt; &amp;' data-ref="709MapSyms">MapSyms</dfn> = <a class="member" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher::SectionMap" title='lld::elf::AArch64Err843419Patcher::SectionMap' data-ref="lld::elf::AArch64Err843419Patcher::SectionMap">SectionMap</a><a class="ref" href="../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>]</a>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <em>auto</em> <dfn class="local col0 decl" id="710CodeSym" title='CodeSym' data-type='__gnu_cxx::__normal_iterator&lt;const lld::elf::Defined **, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;' data-ref="710CodeSym">CodeSym</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../llvm/include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col9 ref" href="#709MapSyms" title='MapSyms' data-ref="709MapSyms">MapSyms</a></span>, [&amp;](<em>const</em> <a class="type" href="Symbols.h.html#lld::elf::Defined" title='lld::elf::Defined' data-ref="lld::elf::Defined">Defined</a> *<dfn class="local col1 decl" id="711MS" title='MS' data-type='const lld::elf::Defined *' data-ref="711MS">MS</dfn>) {</td></tr>
<tr><th id="598">598</th><td>      <b>return</b> <a class="local col1 ref" href="#711MS" title='MS' data-ref="711MS">MS</a>-&gt;<a class="ref" href="Symbols.h.html#_ZNK3lld3elf6Symbol7getNameEv" title='lld::elf::Symbol::getName' data-ref="_ZNK3lld3elf6Symbol7getNameEv">getName</a>().<a class="ref" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$x"</q>);</td></tr>
<tr><th id="599">599</th><td>    });</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>    <b>while</b> (<a class="local col0 ref" href="#710CodeSym" title='CodeSym' data-ref="710CodeSym">CodeSym</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#709MapSyms" title='MapSyms' data-ref="709MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="602">602</th><td>      <em>auto</em> <dfn class="local col2 decl" id="712DataSym" title='DataSym' data-type='__gnu_cxx::__normal_iterator&lt;const lld::elf::Defined **, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;' data-ref="712DataSym">DataSym</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const lld::elf::Defined **, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{constlld::elf::Defined**,std::vector{constlld::elf::Defined*,std::allocator{constlld::elf::Defined*}}}::__normal_iterator"></a><a class="local col0 ref" href="#710CodeSym" title='CodeSym' data-ref="710CodeSym">CodeSym</a>);</td></tr>
<tr><th id="603">603</th><td>      <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="713Off" title='Off' data-type='uint64_t' data-ref="713Off">Off</dfn> = (<a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#710CodeSym" title='CodeSym' data-ref="710CodeSym">CodeSym</a>)-&gt;<a class="ref" href="Symbols.h.html#lld::elf::Defined::Value" title='lld::elf::Defined::Value' data-ref="lld::elf::Defined::Value">Value</a>;</td></tr>
<tr><th id="604">604</th><td>      <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="714Limit" title='Limit' data-type='uint64_t' data-ref="714Limit">Limit</dfn> =</td></tr>
<tr><th id="605">605</th><td>          (<a class="local col2 ref" href="#712DataSym" title='DataSym' data-ref="712DataSym">DataSym</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col9 ref" href="#709MapSyms" title='MapSyms' data-ref="709MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) ? <a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf16InputSectionBase4dataEv" title='lld::elf::InputSectionBase::data' data-ref="_ZNK3lld3elf16InputSectionBase4dataEv">data</a>().<a class="ref" href="../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() : (<a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#712DataSym" title='DataSym' data-ref="712DataSym">DataSym</a>)-&gt;<a class="ref" href="Symbols.h.html#lld::elf::Defined::Value" title='lld::elf::Defined::Value' data-ref="lld::elf::Defined::Value">Value</a>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>      <b>while</b> (<a class="local col3 ref" href="#713Off" title='Off' data-ref="713Off">Off</a> &lt; <a class="local col4 ref" href="#714Limit" title='Limit' data-ref="714Limit">Limit</a>) {</td></tr>
<tr><th id="608">608</th><td>        <a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="715StartAddr" title='StartAddr' data-type='uint64_t' data-ref="715StartAddr">StartAddr</dfn> = <a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>-&gt;<a class="ref" href="InputSection.h.html#_ZNK3lld3elf11SectionBase5getVAEm" title='lld::elf::SectionBase::getVA' data-ref="_ZNK3lld3elf11SectionBase5getVAEm">getVA</a>(<a class="local col3 ref" href="#713Off" title='Off' data-ref="713Off">Off</a>);</td></tr>
<tr><th id="609">609</th><td>        <b>if</b> (<a class="typedef" href="../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="716PatcheeOffset" title='PatcheeOffset' data-type='uint64_t' data-ref="716PatcheeOffset"><a class="local col6 ref" href="#716PatcheeOffset" title='PatcheeOffset' data-ref="716PatcheeOffset">PatcheeOffset</a></dfn> = <a class="tu ref" href="#_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm" title='scanCortexA53Errata843419' data-use='c' data-ref="_ZL25scanCortexA53Errata843419PN3lld3elf12InputSectionERmm">scanCortexA53Errata843419</a>(<a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>, <span class='refarg'><a class="local col3 ref" href="#713Off" title='Off' data-ref="713Off">Off</a></span>, <a class="local col4 ref" href="#714Limit" title='Limit' data-ref="714Limit">Limit</a>))</td></tr>
<tr><th id="610">610</th><td>          <a class="tu ref" href="#_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE" title='implementPatch' data-use='c' data-ref="_ZL14implementPatchmmPN3lld3elf12InputSectionERSt6vectorIPNS0_18Patch843419SectionESaIS5_EE">implementPatch</a>(<a class="local col5 ref" href="#715StartAddr" title='StartAddr' data-ref="715StartAddr">StartAddr</a>, <a class="local col6 ref" href="#716PatcheeOffset" title='PatcheeOffset' data-ref="716PatcheeOffset">PatcheeOffset</a>, <a class="local col8 ref" href="#708IS" title='IS' data-ref="708IS">IS</a>, <span class='refarg'><a class="local col7 ref" href="#707Patches" title='Patches' data-ref="707Patches">Patches</a></span>);</td></tr>
<tr><th id="611">611</th><td>      }</td></tr>
<tr><th id="612">612</th><td>      <b>if</b> (<a class="local col2 ref" href="#712DataSym" title='DataSym' data-ref="712DataSym">DataSym</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col9 ref" href="#709MapSyms" title='MapSyms' data-ref="709MapSyms">MapSyms</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="613">613</th><td>        <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>      <a class="local col0 ref" href="#710CodeSym" title='CodeSym' data-ref="710CodeSym">CodeSym</a> <a class="ref" href="../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const lld::elf::Defined **, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{constlld::elf::Defined**,std::vector{constlld::elf::Defined*,std::allocator{constlld::elf::Defined*}}}::operator=">=</a> <span class="namespace">std::</span><a class="ref" href="../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const lld::elf::Defined **, std::vector&lt;const lld::elf::Defined *, std::allocator&lt;const lld::elf::Defined *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{constlld::elf::Defined**,std::vector{constlld::elf::Defined*,std::allocator{constlld::elf::Defined*}}}::__normal_iterator"></a><a class="local col2 ref" href="#712DataSym" title='DataSym' data-ref="712DataSym">DataSym</a>);</td></tr>
<tr><th id="615">615</th><td>    }</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <b>return</b> <a class="local col7 ref" href="#707Patches" title='Patches' data-ref="707Patches">Patches</a>;</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>// For each InputSectionDescription make one pass over the executable sections</i></td></tr>
<tr><th id="621">621</th><td><i>// looking for the erratum sequence; creating a synthetic Patch843419Section</i></td></tr>
<tr><th id="622">622</th><td><i>// for each instance found. We insert these synthetic patch sections after the</i></td></tr>
<tr><th id="623">623</th><td><i>// executable code in each InputSectionDescription.</i></td></tr>
<tr><th id="624">624</th><td><i>//</i></td></tr>
<tr><th id="625">625</th><td><i>// PreConditions:</i></td></tr>
<tr><th id="626">626</th><td><i>// The Output and Input Sections have had their final addresses assigned.</i></td></tr>
<tr><th id="627">627</th><td><i>//</i></td></tr>
<tr><th id="628">628</th><td><i>// PostConditions:</i></td></tr>
<tr><th id="629">629</th><td><i>// Returns true if at least one patch was added. The addresses of the</i></td></tr>
<tr><th id="630">630</th><td><i>// Ouptut and Input Sections may have been changed.</i></td></tr>
<tr><th id="631">631</th><td><i>// Returns false if no patches were required and no changes were made.</i></td></tr>
<tr><th id="632">632</th><td><em>bool</em> <a class="type" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher" title='lld::elf::AArch64Err843419Patcher' data-ref="lld::elf::AArch64Err843419Patcher">AArch64Err843419Patcher</a>::<dfn class="decl def" id="_ZN3lld3elf23AArch64Err843419Patcher11createFixesEv" title='lld::elf::AArch64Err843419Patcher::createFixes' data-ref="_ZN3lld3elf23AArch64Err843419Patcher11createFixesEv">createFixes</dfn>() {</td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (<a class="member" href="AArch64ErrataFix.h.html#lld::elf::AArch64Err843419Patcher::Initialized" title='lld::elf::AArch64Err843419Patcher::Initialized' data-ref="lld::elf::AArch64Err843419Patcher::Initialized">Initialized</a> == <b>false</b>)</td></tr>
<tr><th id="634">634</th><td>    <a class="member" href="#_ZN3lld3elf23AArch64Err843419Patcher4initEv" title='lld::elf::AArch64Err843419Patcher::init' data-ref="_ZN3lld3elf23AArch64Err843419Patcher4initEv">init</a>();</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <em>bool</em> <dfn class="local col7 decl" id="717AddressesChanged" title='AddressesChanged' data-type='bool' data-ref="717AddressesChanged">AddressesChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="637">637</th><td>  <b>for</b> (<a class="type" href="OutputSections.h.html#lld::elf::OutputSection" title='lld::elf::OutputSection' data-ref="lld::elf::OutputSection">OutputSection</a> *<dfn class="local col8 decl" id="718OS" title='OS' data-type='lld::elf::OutputSection *' data-ref="718OS">OS</dfn> : <a class="ref" href="OutputSections.h.html#lld::elf::OutputSections" title='lld::elf::OutputSections' data-ref="lld::elf::OutputSections">OutputSections</a>) {</td></tr>
<tr><th id="638">638</th><td>    <b>if</b> (!(<a class="local col8 ref" href="#718OS" title='OS' data-ref="718OS">OS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::SectionBase::Flags" title='lld::elf::SectionBase::Flags' data-ref="lld::elf::SectionBase::Flags">Flags</a> &amp; <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_ALLOC" title='llvm::ELF::SHF_ALLOC' data-ref="llvm::ELF::SHF_ALLOC">SHF_ALLOC</a>) || !(<a class="local col8 ref" href="#718OS" title='OS' data-ref="718OS">OS</a>-&gt;<a class="ref" href="InputSection.h.html#lld::elf::SectionBase::Flags" title='lld::elf::SectionBase::Flags' data-ref="lld::elf::SectionBase::Flags">Flags</a> &amp; <a class="enum" href="../../llvm/include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_EXECINSTR" title='llvm::ELF::SHF_EXECINSTR' data-ref="llvm::ELF::SHF_EXECINSTR">SHF_EXECINSTR</a>))</td></tr>
<tr><th id="639">639</th><td>      <b>continue</b>;</td></tr>
<tr><th id="640">640</th><td>    <b>for</b> (<a class="type" href="LinkerScript.h.html#lld::elf::BaseCommand" title='lld::elf::BaseCommand' data-ref="lld::elf::BaseCommand">BaseCommand</a> *<dfn class="local col9 decl" id="719BC" title='BC' data-type='lld::elf::BaseCommand *' data-ref="719BC">BC</dfn> : <a class="local col8 ref" href="#718OS" title='OS' data-ref="718OS">OS</a>-&gt;<a class="ref" href="OutputSections.h.html#lld::elf::OutputSection::SectionCommands" title='lld::elf::OutputSection::SectionCommands' data-ref="lld::elf::OutputSection::SectionCommands">SectionCommands</a>)</td></tr>
<tr><th id="641">641</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="720ISD" title='ISD' data-type='lld::elf::InputSectionDescription *' data-ref="720ISD"><a class="local col0 ref" href="#720ISD" title='ISD' data-ref="720ISD">ISD</a></dfn> = <a class="ref" href="../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="LinkerScript.h.html#lld::elf::InputSectionDescription" title='lld::elf::InputSectionDescription' data-ref="lld::elf::InputSectionDescription">InputSectionDescription</a>&gt;(<a class="local col9 ref" href="#719BC" title='BC' data-ref="719BC">BC</a>)) {</td></tr>
<tr><th id="642">642</th><td>        <span class="namespace">std::</span><a class="type" href="../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#lld::elf::Patch843419Section" title='lld::elf::Patch843419Section' data-ref="lld::elf::Patch843419Section">Patch843419Section</a> *&gt; <dfn class="local col1 decl" id="721Patches" title='Patches' data-type='std::vector&lt;Patch843419Section *&gt;' data-ref="721Patches">Patches</dfn> =</td></tr>
<tr><th id="643">643</th><td>            <a class="member" href="#_ZN3lld3elf23AArch64Err843419Patcher28patchInputSectionDescriptionERNS0_23InputSectionDescriptionE" title='lld::elf::AArch64Err843419Patcher::patchInputSectionDescription' data-ref="_ZN3lld3elf23AArch64Err843419Patcher28patchInputSectionDescriptionERNS0_23InputSectionDescriptionE">patchInputSectionDescription</a>(<span class='refarg'>*<a class="local col0 ref" href="#720ISD" title='ISD' data-ref="720ISD">ISD</a></span>);</td></tr>
<tr><th id="644">644</th><td>        <b>if</b> (!<a class="local col1 ref" href="#721Patches" title='Patches' data-ref="721Patches">Patches</a>.<a class="ref" href="../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="645">645</th><td>          <a class="member" href="#_ZN3lld3elf23AArch64Err843419Patcher13insertPatchesERNS0_23InputSectionDescriptionERSt6vectorIPNS0_18Patch843419SectionESaIS6_EE" title='lld::elf::AArch64Err843419Patcher::insertPatches' data-ref="_ZN3lld3elf23AArch64Err843419Patcher13insertPatchesERNS0_23InputSectionDescriptionERSt6vectorIPNS0_18Patch843419SectionESaIS6_EE">insertPatches</a>(<span class='refarg'>*<a class="local col0 ref" href="#720ISD" title='ISD' data-ref="720ISD">ISD</a></span>, <span class='refarg'><a class="local col1 ref" href="#721Patches" title='Patches' data-ref="721Patches">Patches</a></span>);</td></tr>
<tr><th id="646">646</th><td>          <a class="local col7 ref" href="#717AddressesChanged" title='AddressesChanged' data-ref="717AddressesChanged">AddressesChanged</a> = <b>true</b>;</td></tr>
<tr><th id="647">647</th><td>        }</td></tr>
<tr><th id="648">648</th><td>      }</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>  <b>return</b> <a class="local col7 ref" href="#717AddressesChanged" title='AddressesChanged' data-ref="717AddressesChanged">AddressesChanged</a>;</td></tr>
<tr><th id="651">651</th><td>}</td></tr>
<tr><th id="652">652</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
