[Project]
Current Flow=Multivendor
VCS=0
version=1
Current Config=compile

[Configurations]
compile=RAMDayko

[Library]
RAMDayko=.\RAMDayko.LIB

[$LibMap$]
RAMDayko=.
Active_lib=

[Settings]
SYNTH_TOOL=<none>
IMPL_TOOL=<none>
CSYNTH_TOOL=<none>
PHYSSYNTH_TOOL=<none>
FLOW_TYPE=HDL
LANGUAGE=VHDL
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
DVM_DISPLAY=NO
REFRESH_FLOW=1
FAMILY=

[IMPLEMENTATION]
UCF=

[Folders]
Name3=Makefiles
Directory3=D:\projects\hard\vhdl\TDCS\RAMDayko\
Extension3=mak
Name4=Memory
Directory4=D:\projects\hard\vhdl\TDCS\RAMDayko\src
Extension4=mem;mif;hex
Name5=Dll Libraries
Directory5=D:\projects\hard\vhdl\TDCS\RAMDayko\
Extension5=dll
Name6=PDF
Directory6=D:\projects\hard\vhdl\TDCS\RAMDayko\
Extension6=pdf
Name7=HTML
Directory7=D:\projects\hard\vhdl\TDCS\RAMDayko\
Extension7=

[HierarchyViewer]
SortInfo=u
HierarchyInformation=ram|beh|0
ShowHide=ShowTopLevel
Selected=

[Files]
/CNetlist_Lib.vhd=-1
/CNetwork_LIB.vhd=-1
/RAM.awf=-1
/RAM.vhd=-1
/RAM.bde=-1

[Files.Data]
.\src\CNetlist_Lib.vhd=VHDL Source Code
.\src\CNetwork_LIB.vhd=VHDL Source Code
.\src\RAM.awf=Waveform File
.\src\RAM.vhd=VHDL Source Code
.\src\RAM.bde=Block Diagram

[file_out:/RAM.bde]
/..\compile\ram.vhd=-1

