Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 18:33:59 2024
| Host         : LAPTOP-63D4JAUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    59          
TIMING-16  Warning           Large setup violation          1           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.680       -3.680                      1                  133        0.174        0.000                      0                  133        3.000        0.000                       0                    95  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.663        0.000                      0                   51        0.280        0.000                      0                   51        3.000        0.000                       0                    38  
  clk_out1_clk_wiz_0        8.687        0.000                      0                   82        0.174        0.000                      0                   82       11.969        0.000                       0                    54  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.680       -3.680                      1                    1        0.182        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.468ns (29.857%)  route 3.449ns (70.143%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.440 r  batpos_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.705    10.145    batpos_reg[7]_i_1_n_5
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)       -0.279    14.808    batpos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.563ns (31.682%)  route 3.370ns (68.318%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.535 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.627    10.162    batpos_reg[7]_i_1_n_6
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.240    14.847    batpos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.600ns (32.736%)  route 3.288ns (67.264%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.174     8.718    eqOp
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     8.842    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.392 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.614 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.502    10.116    batpos_reg[10]_i_2_n_7
    SLICE_X29Y95         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.944    clk_in_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.256    14.832    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.542ns (31.466%)  route 3.359ns (68.534%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.514 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.615    10.129    batpos_reg[7]_i_1_n_4
    SLICE_X33Y96         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.240    14.847    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.468ns (30.129%)  route 3.404ns (69.871%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.440 r  batpos_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.661    10.101    batpos_reg[7]_i_1_n_5
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.206    14.881    batpos_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.712ns (35.479%)  route 3.113ns (64.521%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.174     8.718    eqOp
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     8.842    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.392 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.726 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.328    10.054    batpos_reg[10]_i_2_n_6
    SLICE_X30Y95         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.207    14.880    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.076ns (22.838%)  route 3.636ns (77.162%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.132     8.677    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.801 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     8.801    batpos[3]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.049 r  batpos_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.891     9.940    batpos_reg[3]_i_1_n_5
    SLICE_X33Y95         FDRE                                         r  batpos_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  batpos_reg[2]_replica/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)       -0.281    14.806    batpos_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.451ns (30.959%)  route 3.236ns (69.041%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.423 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.492     9.915    batpos_reg[7]_i_1_n_7
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)       -0.233    14.854    batpos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.563ns (33.537%)  route 3.097ns (66.463%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.131     8.676    eqOp
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.800 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     8.800    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.201 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.201    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.535 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.354     9.889    batpos_reg[7]_i_1_n_6
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.207    14.880    batpos_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.617ns (35.141%)  route 2.984ns (64.859%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  count_reg[20]/Q
                         net (fo=2, routed)           0.813     6.497    count_reg[20]
    SLICE_X29Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  batpos[10]_i_10/O
                         net (fo=1, routed)           0.799     7.420    batpos[10]_i_10_n_0
    SLICE_X29Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  batpos[10]_i_3/O
                         net (fo=6, routed)           1.174     8.718    eqOp
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     8.842    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.392 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.631 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.199     9.830    batpos_reg[10]_i_2_n_5
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)       -0.245    14.842    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.759    count_reg[14]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    count_reg[12]_i_1_n_5
    SLICE_X28Y103        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.105     1.590    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.760    count_reg[2]
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    count_reg[0]_i_1_n_5
    SLICE_X28Y100        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.591    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.761    count_reg[6]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    count_reg[4]_i_1_n_5
    SLICE_X28Y101        FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.591    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[18]/Q
                         net (fo=6, routed)           0.145     1.771    dig[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    count_reg[16]_i_1_n_5
    SLICE_X28Y104        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.105     1.590    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.760    count_reg[2]
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.904 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    count_reg[0]_i_1_n_4
    SLICE_X28Y100        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.591    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.759    count_reg[14]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.903 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    count_reg[12]_i_1_n_4
    SLICE_X28Y103        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.105     1.590    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.761    count_reg[6]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.905 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    count_reg[4]_i_1_n_4
    SLICE_X28Y101        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.591    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[18]/Q
                         net (fo=6, routed)           0.145     1.771    dig[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.915 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    count_reg[16]_i_1_n_4
    SLICE_X28Y104        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.105     1.590    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.627 f  count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.811    count_reg[0]
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.856    count[0]_i_2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    count_reg[0]_i_1_n_7
    SLICE_X28Y100        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.591    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[13]/Q
                         net (fo=2, routed)           0.191     1.817    count_reg[13]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.927    count_reg[12]_i_1_n_6
    SLICE_X28Y103        FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.105     1.590    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y94     batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y95     batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y94     batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y94     batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y95     batpos_reg[2]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y93     batpos_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y94     batpos_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y93     batpos_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y94     batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y94     batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y95     batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y95     batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y94     batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y94     batpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y94     batpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y94     batpos_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y94     batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y94     batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y95     batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y95     batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y94     batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y94     batpos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y94     batpos_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y94     batpos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.004ns  (logic 9.086ns (56.772%)  route 6.918ns (43.228%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.636     5.241    vga_driver/clk_out1
    SLICE_X35Y89         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga_driver/pixel_col_reg[1]/Q
                         net (fo=11, routed)          1.124     6.820    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.944 r  add_bb/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     6.944    add_bb/i__carry_i_8__3_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.184     8.817    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X29Y89         LUT3 (Prop_lut3_I2_O)        0.357     9.174 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.174    add_bb/i__carry_i_4__4_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.657 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.657    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.771    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.993 r  add_bb/multOp0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.015    11.008    add_bb/multOp0_inferred__0/i__carry__1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211    15.219 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.221    add_bb/multOp_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    16.739 f  add_bb/plusOp/P[8]
                         net (fo=1, routed)           0.995    17.734    add_bb/plusOp_n_97
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.124    17.858 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.858    add_bb/ltOp_carry_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.408    add_bb/ltOp_carry_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.581    20.104    add_bb/ltOp
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124    20.228 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.017    21.245    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502    29.865    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.179    30.044    
                         clock uncertainty           -0.084    29.960    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.028    29.932    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.932    
                         arrival time                         -21.245    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.815ns  (logic 9.086ns (57.452%)  route 6.729ns (42.548%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.636     5.241    vga_driver/clk_out1
    SLICE_X35Y89         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga_driver/pixel_col_reg[1]/Q
                         net (fo=11, routed)          1.124     6.820    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.944 r  add_bb/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     6.944    add_bb/i__carry_i_8__3_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.184     8.817    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X29Y89         LUT3 (Prop_lut3_I2_O)        0.357     9.174 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.174    add_bb/i__carry_i_4__4_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.657 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.657    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.771    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.993 r  add_bb/multOp0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.015    11.008    add_bb/multOp0_inferred__0/i__carry__1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211    15.219 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.221    add_bb/multOp_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    16.739 f  add_bb/plusOp/P[8]
                         net (fo=1, routed)           0.995    17.734    add_bb/plusOp_n_97
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.124    17.858 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.858    add_bb/ltOp_carry_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.408 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.408    add_bb/ltOp_carry_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.522 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.581    20.104    add_bb/ltOp
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124    20.228 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.828    21.056    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502    29.865    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.179    30.044    
                         clock uncertainty           -0.084    29.960    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.028    29.932    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.932    
                         arrival time                         -21.056    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             19.291ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.182ns (21.900%)  route 4.215ns (78.100%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.637     5.242    vga_driver/clk_out1
    SLICE_X31Y90         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=7, routed)           1.023     6.720    vga_driver/pixel_row_reg[10]_0[2]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.844 r  vga_driver/red_out[2]_i_8/O
                         net (fo=1, routed)           0.452     7.296    vga_driver/red_out[2]_i_8_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I2_O)        0.150     7.446 r  vga_driver/red_out[2]_i_3/O
                         net (fo=3, routed)           1.106     8.552    vga_driver/level1/geqOp13_in
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.328     8.880 r  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.723     9.604    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.728 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.911    10.639    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502    29.865    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.179    30.044    
                         clock uncertainty           -0.084    29.960    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.031    29.929    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         29.929    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                 19.291    

Slack (MET) :             19.459ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.182ns (22.667%)  route 4.033ns (77.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.637     5.242    vga_driver/clk_out1
    SLICE_X31Y90         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=7, routed)           1.023     6.720    vga_driver/pixel_row_reg[10]_0[2]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.844 r  vga_driver/red_out[2]_i_8/O
                         net (fo=1, routed)           0.452     7.296    vga_driver/red_out[2]_i_8_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I2_O)        0.150     7.446 r  vga_driver/red_out[2]_i_3/O
                         net (fo=3, routed)           1.106     8.552    vga_driver/level1/geqOp13_in
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.328     8.880 r  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.723     9.604    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.728 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.728    10.456    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502    29.865    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/C
                         clock pessimism              0.179    30.044    
                         clock uncertainty           -0.084    29.960    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.045    29.915    vga_driver/green_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.915    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                 19.459    

Slack (MET) :             19.942ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.045%)  route 3.520ns (80.955%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 29.879 - 24.938 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.636     5.241    vga_driver/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.152     6.848    vga_driver/h_cnt_reg[8]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.972 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.295     7.267    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.456     8.847    vga_driver/eqOp
    SLICE_X30Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.971 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.617     9.588    vga_driver/v_cnt0
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.515    29.879    vga_driver/clk_out1
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.259    30.138    
                         clock uncertainty           -0.084    30.054    
    SLICE_X30Y90         FDRE (Setup_fdre_C_R)       -0.524    29.530    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 19.942    

Slack (MET) :             19.942ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.045%)  route 3.520ns (80.955%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 29.879 - 24.938 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.636     5.241    vga_driver/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.152     6.848    vga_driver/h_cnt_reg[8]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.972 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.295     7.267    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.456     8.847    vga_driver/eqOp
    SLICE_X30Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.971 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.617     9.588    vga_driver/v_cnt0
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.515    29.879    vga_driver/clk_out1
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.259    30.138    
                         clock uncertainty           -0.084    30.054    
    SLICE_X30Y90         FDRE (Setup_fdre_C_R)       -0.524    29.530    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 19.942    

Slack (MET) :             20.237ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.966ns (23.266%)  route 3.186ns (76.734%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.635     5.240    vga_driver/clk_out1
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.419     5.659 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          1.074     6.733    vga_driver/h_cnt_reg[4]
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.299     7.032 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.497     7.529    vga_driver/hsync_i_4_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.653 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.798     8.451    vga_driver/hsync_i_3_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.575 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.817     9.392    vga_driver/hsync0
    SLICE_X28Y97         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.519    29.883    vga_driver/clk_out1
    SLICE_X28Y97         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 20.237    

Slack (MET) :             20.526ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.182ns (27.385%)  route 3.134ns (72.615%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.637     5.242    vga_driver/clk_out1
    SLICE_X31Y90         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  vga_driver/pixel_row_reg[2]/Q
                         net (fo=7, routed)           1.023     6.720    vga_driver/pixel_row_reg[10]_0[2]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.844 f  vga_driver/red_out[2]_i_8/O
                         net (fo=1, routed)           0.452     7.296    vga_driver/red_out[2]_i_8_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I2_O)        0.150     7.446 f  vga_driver/red_out[2]_i_3/O
                         net (fo=3, routed)           1.106     8.552    vga_driver/level1/geqOp13_in
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.328     8.880 f  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.553     9.434    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.558 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.558    vga_driver/l_red
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.516    29.880    vga_driver/clk_out1
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    30.084    vga_driver/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         30.084    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                 20.526    

Slack (MET) :             20.774ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.464ns (35.937%)  route 2.610ns (64.063%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 29.881 - 24.938 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.636     5.241    vga_driver/clk_out1
    SLICE_X35Y90         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=12, routed)          1.862     7.559    vga_driver/Q[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  vga_driver/i__carry_i_2/O
                         net (fo=1, routed)           0.340     8.024    add_bb/leqOp_inferred__0/i__carry__0_0[2]
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.422 r  add_bb/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.422    add_bb/leqOp_inferred__0/i__carry_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.579 f  add_bb/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.407     8.986    vga_driver/red_out_reg[3]_1[0]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.329     9.315 r  vga_driver/red_out[3]_i_2/O
                         net (fo=1, routed)           0.000     9.315    vga_driver/red
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.517    29.881    vga_driver/clk_out1
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.259    30.140    
                         clock uncertainty           -0.084    30.056    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.032    30.088    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 20.774    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.840ns (24.729%)  route 2.557ns (75.271%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.637     5.242    vga_driver/clk_out1
    SLICE_X31Y89         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.419     5.661 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=8, routed)           0.893     6.553    vga_driver/v_cnt_reg[8]
    SLICE_X30Y90         LUT6 (Prop_lut6_I5_O)        0.297     6.850 f  vga_driver/red_out[3]_i_4/O
                         net (fo=1, routed)           0.466     7.316    vga_driver/red_out[3]_i_4_n_0
    SLICE_X30Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  vga_driver/red_out[3]_i_1/O
                         net (fo=6, routed)           1.198     8.638    vga_driver/red_out[3]_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502    29.865    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.179    30.044    
                         clock uncertainty           -0.084    29.960    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    29.436    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 20.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.567     1.488    vga_driver/clk_out1
    SLICE_X31Y89         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.121     1.751    vga_driver/v_cnt_reg[1]
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X30Y89         FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.838     2.005    vga_driver/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.120     1.621    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.965%)  route 0.147ns (51.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           0.147     1.775    vga_driver/h_cnt_reg[10]
    SLICE_X36Y91         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.838     2.005    vga_driver/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.070     1.574    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X37Y88         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132     1.761    vga_driver/h_cnt_reg[0]
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.048     1.809 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga_driver/plusOp[4]
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.107     1.607    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.832%)  route 0.154ns (52.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X37Y88         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          0.154     1.782    vga_driver/h_cnt_reg[0]
    SLICE_X35Y89         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X35Y89         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.070     1.573    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X37Y88         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132     1.761    vga_driver/h_cnt_reg[0]
    SLICE_X36Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  vga_driver/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga_driver/plusOp[3]
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.091     1.591    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.726%)  route 0.174ns (48.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.567     1.488    vga_driver/clk_out1
    SLICE_X31Y89         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.174     1.803    vga_driver/v_cnt_reg[7]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.848    vga_driver/plusOp__0[10]
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.121     1.626    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.846%)  route 0.167ns (54.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.567     1.488    vga_driver/clk_out1
    SLICE_X31Y89         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.167     1.796    vga_driver/v_cnt_reg[2]
    SLICE_X31Y90         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X31Y90         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.066     1.571    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.060%)  route 0.092ns (28.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.092     1.708    vga_driver/h_cnt_reg[9]
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.099     1.807 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.807    vga_driver/plusOp[10]
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.092     1.579    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.008%)  route 0.164ns (41.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.567     1.488    vga_driver/clk_out1
    SLICE_X31Y89         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=9, routed)           0.164     1.780    vga_driver/v_cnt_reg[3]
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.098     1.878 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga_driver/plusOp__0[5]
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X30Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.120     1.625    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.497%)  route 0.120ns (34.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.566     1.487    vga_driver/clk_out1
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          0.120     1.735    vga_driver/h_cnt_reg[4]
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.099     1.834 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_driver/plusOp[5]
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X36Y88         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.092     1.579    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y103    vga_driver/green_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y103    vga_driver/green_out_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y103    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y103    vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X37Y88     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X36Y89     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X37Y88     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X37Y89     vga_driver/h_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X37Y88     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X37Y88     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y103    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X37Y88     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X37Y88     vga_driver/h_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.680ns,  Total Violation       -3.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 batpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        3.533ns  (logic 1.591ns (45.029%)  route 1.942ns (54.971%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 1975.066 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 1975.244 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1975.244    clk_in_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.456  1975.700 r  batpos_reg[4]/Q
                         net (fo=18, routed)          0.923  1976.623    add_bb/Q[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.124  1976.747 r  add_bb/geqOp_carry_i_10/O
                         net (fo=4, routed)           0.428  1977.174    vga_driver/geqOp_carry_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124  1977.298 r  vga_driver/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000  1977.298    add_bb/S[3]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1977.699 r  add_bb/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000  1977.699    add_bb/geqOp_carry_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  1977.856 f  add_bb/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.592  1978.448    vga_driver/CO[0]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.329  1978.777 r  vga_driver/red_out[3]_i_2/O
                         net (fo=1, routed)           0.000  1978.777    vga_driver/red
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.517  1975.066    vga_driver/clk_out1
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1975.246    
                         clock uncertainty           -0.181  1975.065    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.032  1975.097    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.097    
                         arrival time                       -1978.777    
  -------------------------------------------------------------------
                         slack                                 -3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 batpos_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.801%)  route 0.495ns (68.199%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.490    clk_in_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  batpos_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  batpos_reg[6]_replica_1/Q
                         net (fo=5, routed)           0.310     1.942    vga_driver/batpos_reg[6]_repN_1_alias
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.987 f  vga_driver/red_out[3]_i_6/O
                         net (fo=1, routed)           0.185     2.172    vga_driver/red_out[3]_i_6_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.217 r  vga_driver/red_out[3]_i_2/O
                         net (fo=1, routed)           0.000     2.217    vga_driver/red
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.761    
                         clock uncertainty            0.181     1.943    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.092     2.035    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.182    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 2.177ns (29.457%)  route 5.213ns (70.543%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[3]/Q
                         net (fo=22, routed)          1.478     1.934    add_bb/ball_x_reg[10]_0[3]
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.152     2.086 r  add_bb/i__carry_i_9__1/O
                         net (fo=2, routed)           0.456     2.542    add_bb/i__carry_i_9__1_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.332     2.874 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.874    add_bb/i__carry_i_5__1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.250 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.250    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.407 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.015     4.422    add_bb/geqOp4_in
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.332     4.754 f  add_bb/ball_y_motion[1]_i_10/O
                         net (fo=1, routed)           0.804     5.558    add_bb/ball_y_motion[1]_i_10_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.820     6.502    add_bb/ball_y_motion1__19
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=1, routed)           0.640     7.266    level1/brick2/ball_y_motion_reg[10]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.124     7.390 r  level1/brick2/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     7.390    add_bb/ball_y_motion_reg[10]_1
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 2.053ns (31.467%)  route 4.471ns (68.533%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[3]/Q
                         net (fo=22, routed)          1.478     1.934    add_bb/ball_x_reg[10]_0[3]
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.152     2.086 r  add_bb/i__carry_i_9__1/O
                         net (fo=2, routed)           0.456     2.542    add_bb/i__carry_i_9__1_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.332     2.874 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.874    add_bb/i__carry_i_5__1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.250 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.250    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.407 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.015     4.422    add_bb/geqOp4_in
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.332     4.754 r  add_bb/ball_y_motion[1]_i_10/O
                         net (fo=1, routed)           0.804     5.558    add_bb/ball_y_motion[1]_i_10_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.682 f  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.718     6.400    add_bb/ball_y_motion1__19
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.524 r  add_bb/ball_y_motion[1]_i_1/O
                         net (fo=1, routed)           0.000     6.524    add_bb/ball_y_motion[1]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick2/alive_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 1.801ns (27.768%)  route 4.685ns (72.232%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT1=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE                         0.000     0.000 r  add_bb/ball_y_out_reg[0]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_y_out_reg[0]/Q
                         net (fo=3, routed)           0.950     1.406    add_bb/ball_y_out_reg[10]_1[0]
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.530 r  add_bb/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.530    level1/brick1/flip_l_i_8_0[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.077 r  level1/brick1/minusOp_carry/O[2]
                         net (fo=2, routed)           0.988     3.065    level1/brick1/minusOp1_out[2]
    SLICE_X33Y102        LUT6 (Prop_lut6_I1_O)        0.302     3.367 f  level1/brick1/flip_l_i_8/O
                         net (fo=1, routed)           0.469     3.836    add_bb/flip_u_reg
    SLICE_X33Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.960 f  add_bb/flip_l_i_3/O
                         net (fo=6, routed)           1.276     5.236    add_bb/flip_l_i_3_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.360 f  add_bb/flip_l_i_2__0/O
                         net (fo=2, routed)           1.002     6.362    add_bb/ball_x_out_reg[9]_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.486 r  add_bb/alive_i_1__0/O
                         net (fo=1, routed)           0.000     6.486    level1/brick2/alive_reg_1
    SLICE_X35Y98         FDRE                                         r  level1/brick2/alive_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick1/alive_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 2.201ns (35.152%)  route 4.060ns (64.848%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE                         0.000     0.000 r  add_bb/ball_x_out_reg[1]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/ball_x_out_reg[1]/Q
                         net (fo=5, routed)           0.673     1.191    add_bb/ball_x_out_reg[10]_1[1]
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.315 r  add_bb/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     1.315    level1/brick1/flip_r_i_5_0[1]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  level1/brick1/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    level1/brick1/minusOp_inferred__0/i__carry_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.199 r  level1/brick1/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.850     3.050    level1/brick1/minusOp0_out[5]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.303     3.353 f  level1/brick1/flip_r_i_5/O
                         net (fo=1, routed)           0.864     4.216    level1/brick1/flip_r_i_5_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     4.340 f  level1/brick1/flip_r_i_3/O
                         net (fo=3, routed)           1.005     5.345    add_bb/leqOp2_in
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.124     5.469 f  add_bb/flip_r_i_1/O
                         net (fo=2, routed)           0.668     6.137    add_bb/alive110_out
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.261 r  add_bb/alive_i_1/O
                         net (fo=1, routed)           0.000     6.261    level1/brick1/alive_reg_1
    SLICE_X36Y99         FDRE                                         r  level1/brick1/alive_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick1/flip_r_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 2.077ns (34.790%)  route 3.893ns (65.210%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE                         0.000     0.000 r  add_bb/ball_x_out_reg[1]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/ball_x_out_reg[1]/Q
                         net (fo=5, routed)           0.673     1.191    add_bb/ball_x_out_reg[10]_1[1]
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.315 r  add_bb/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     1.315    level1/brick1/flip_r_i_5_0[1]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  level1/brick1/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    level1/brick1/minusOp_inferred__0/i__carry_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.199 f  level1/brick1/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.850     3.050    level1/brick1/minusOp0_out[5]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.303     3.353 r  level1/brick1/flip_r_i_5/O
                         net (fo=1, routed)           0.864     4.216    level1/brick1/flip_r_i_5_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  level1/brick1/flip_r_i_3/O
                         net (fo=3, routed)           1.005     5.345    add_bb/leqOp2_in
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.124     5.469 r  add_bb/flip_r_i_1/O
                         net (fo=2, routed)           0.501     5.970    level1/brick1/alive110_out
    SLICE_X35Y99         FDRE                                         r  level1/brick1/flip_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick1/flip_u_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 2.077ns (35.365%)  route 3.796ns (64.635%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE                         0.000     0.000 r  add_bb/ball_x_out_reg[1]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/ball_x_out_reg[1]/Q
                         net (fo=5, routed)           0.673     1.191    add_bb/ball_x_out_reg[10]_1[1]
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.315 r  add_bb/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     1.315    level1/brick1/flip_r_i_5_0[1]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  level1/brick1/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    level1/brick1/minusOp_inferred__0/i__carry_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.199 f  level1/brick1/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.850     3.050    level1/brick1/minusOp0_out[5]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.303     3.353 r  level1/brick1/flip_r_i_5/O
                         net (fo=1, routed)           0.864     4.216    level1/brick1/flip_r_i_5_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  level1/brick1/flip_r_i_3/O
                         net (fo=3, routed)           0.877     5.217    add_bb/leqOp2_in
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  add_bb/flip_u_i_1__0/O
                         net (fo=2, routed)           0.532     5.873    level1/brick1/alive1
    SLICE_X35Y99         FDRE                                         r  level1/brick1/flip_u_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick1/flip_d_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 2.077ns (35.791%)  route 3.726ns (64.209%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE                         0.000     0.000 r  add_bb/ball_x_out_reg[1]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/ball_x_out_reg[1]/Q
                         net (fo=5, routed)           0.673     1.191    add_bb/ball_x_out_reg[10]_1[1]
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.315 r  add_bb/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     1.315    level1/brick1/flip_r_i_5_0[1]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  level1/brick1/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    level1/brick1/minusOp_inferred__0/i__carry_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.199 f  level1/brick1/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.850     3.050    level1/brick1/minusOp0_out[5]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.303     3.353 r  level1/brick1/flip_r_i_5/O
                         net (fo=1, routed)           0.864     4.216    level1/brick1/flip_r_i_5_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  level1/brick1/flip_r_i_3/O
                         net (fo=3, routed)           1.005     5.345    add_bb/leqOp2_in
    SLICE_X36Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.469 r  add_bb/flip_d_i_1/O
                         net (fo=2, routed)           0.334     5.803    level1/brick1/flip_d0
    SLICE_X35Y99         FDRE                                         r  level1/brick1/flip_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick1/flip_l_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 1.677ns (29.173%)  route 4.071ns (70.827%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE                         0.000     0.000 r  add_bb/ball_y_out_reg[0]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_y_out_reg[0]/Q
                         net (fo=3, routed)           0.950     1.406    add_bb/ball_y_out_reg[10]_1[0]
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.530 r  add_bb/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.530    level1/brick1/flip_l_i_8_0[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.077 f  level1/brick1/minusOp_carry/O[2]
                         net (fo=2, routed)           0.988     3.065    level1/brick1/minusOp1_out[2]
    SLICE_X33Y102        LUT6 (Prop_lut6_I1_O)        0.302     3.367 r  level1/brick1/flip_l_i_8/O
                         net (fo=1, routed)           0.469     3.836    add_bb/flip_u_reg
    SLICE_X33Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.960 r  add_bb/flip_l_i_3/O
                         net (fo=6, routed)           1.163     5.123    add_bb/flip_l_i_3_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.247 r  add_bb/flip_l_i_2/O
                         net (fo=2, routed)           0.502     5.748    level1/brick1/alive16_out
    SLICE_X35Y99         FDRE                                         r  level1/brick1/flip_l_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick2/flip_r_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 1.677ns (29.313%)  route 4.044ns (70.687%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE                         0.000     0.000 r  add_bb/ball_y_out_reg[0]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_y_out_reg[0]/Q
                         net (fo=3, routed)           0.950     1.406    add_bb/ball_y_out_reg[10]_1[0]
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.530 r  add_bb/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.530    level1/brick1/flip_l_i_8_0[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.077 f  level1/brick1/minusOp_carry/O[2]
                         net (fo=2, routed)           0.988     3.065    level1/brick1/minusOp1_out[2]
    SLICE_X33Y102        LUT6 (Prop_lut6_I1_O)        0.302     3.367 r  level1/brick1/flip_l_i_8/O
                         net (fo=1, routed)           0.469     3.836    add_bb/flip_u_reg
    SLICE_X33Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.960 r  add_bb/flip_l_i_3/O
                         net (fo=6, routed)           1.146     5.106    add_bb/flip_l_i_3_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.230 r  add_bb/flip_r_i_1__0/O
                         net (fo=2, routed)           0.491     5.721    level1/brick2/flip_r_reg_0
    SLICE_X35Y97         FDRE                                         r  level1/brick2/flip_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick2/flip_d_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.432ns  (logic 1.910ns (35.165%)  route 3.522ns (64.835%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE                         0.000     0.000 r  add_bb/ball_x_out_reg[4]/C
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_out_reg[4]/Q
                         net (fo=4, routed)           0.876     1.394    level1/brick1/flip_l_i_3__0[4]
    SLICE_X37Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.901 r  level1/brick1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.901    level1/brick1/plusOp_carry_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.235 r  level1/brick1/plusOp_carry__0/O[1]
                         net (fo=4, routed)           0.836     3.071    add_bb/O[1]
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.303     3.374 f  add_bb/flip_l_i_5/O
                         net (fo=1, routed)           0.418     3.792    add_bb/flip_l_i_5_n_0
    SLICE_X38Y98         LUT5 (Prop_lut5_I3_O)        0.124     3.916 r  add_bb/flip_l_i_3__0/O
                         net (fo=3, routed)           0.856     4.772    add_bb/flip_l_i_3__0_n_0
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.896 r  add_bb/flip_d_i_1__0/O
                         net (fo=2, routed)           0.536     5.432    level1/brick2/flip_d_reg_1
    SLICE_X34Y98         FDRE                                         r  level1/brick2/flip_d_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.074%)  route 0.135ns (48.926%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[10]/C
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[10]/Q
                         net (fo=11, routed)          0.135     0.276    add_bb/ball_x_reg[10]_0[10]
    SLICE_X37Y95         FDRE                                         r  add_bb/ball_x_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.866%)  route 0.166ns (54.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[8]/Q
                         net (fo=18, routed)          0.166     0.307    add_bb/ball_x_reg[10]_0[8]
    SLICE_X38Y94         FDRE                                         r  add_bb/ball_x_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.241%)  route 0.178ns (55.759%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  add_bb/ball_y_reg[0]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_y_reg[0]/Q
                         net (fo=9, routed)           0.178     0.319    add_bb/ball_y_reg[10]_0[0]
    SLICE_X31Y100        FDRE                                         r  add_bb/ball_y_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.940%)  route 0.212ns (60.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[0]/C
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[0]/Q
                         net (fo=12, routed)          0.212     0.353    add_bb/ball_x_reg[10]_0[0]
    SLICE_X38Y95         FDRE                                         r  add_bb/ball_x_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level1/brick2/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            level1/brick2/alive_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE                         0.000     0.000 r  level1/brick2/alive_reg/C
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  level1/brick2/alive_reg/Q
                         net (fo=3, routed)           0.168     0.309    add_bb/alive_reg_2
    SLICE_X35Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  add_bb/alive_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    level1/brick2/alive_reg_1
    SLICE_X35Y98         FDRE                                         r  level1/brick2/alive_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/game_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/game_on_reg/Q
                         net (fo=6, routed)           0.180     0.321    add_bb/game_on
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  add_bb/game_on_i_1/O
                         net (fo=1, routed)           0.000     0.366    add_bb/game_on_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  add_bb/game_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.164ns (44.571%)  route 0.204ns (55.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE                         0.000     0.000 r  add_bb/ball_y_reg[1]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/ball_y_reg[1]/Q
                         net (fo=9, routed)           0.204     0.368    add_bb/ball_y_reg[10]_0[1]
    SLICE_X33Y99         FDRE                                         r  add_bb/ball_y_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE                         0.000     0.000 r  add_bb/ball_y_reg[9]/C
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/ball_y_reg[9]/Q
                         net (fo=11, routed)          0.079     0.243    add_bb/ball_y_reg[10]_0[9]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.372 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.372    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X30Y98         FDRE                                         r  add_bb/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.268ns (71.596%)  route 0.106ns (28.404%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[7]/C
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[7]/Q
                         net (fo=16, routed)          0.106     0.247    add_bb/ball_x_reg[10]_0[7]
    SLICE_X36Y93         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.374 r  add_bb/ball_x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    add_bb/ball_x_reg[8]_i_1_n_4
    SLICE_X36Y93         FDRE                                         r  add_bb/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.268ns (71.572%)  route 0.106ns (28.428%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[3]/Q
                         net (fo=22, routed)          0.106     0.247    add_bb/ball_x_reg[10]_0[3]
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.374 r  add_bb/ball_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    add_bb/ball_x_reg[4]_i_1_n_4
    SLICE_X36Y92         FDRE                                         r  add_bb/ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 3.991ns (44.869%)  route 4.904ns (55.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  vga_driver/red_out_reg[2]/Q
                         net (fo=1, routed)           4.904    10.603    VGA_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.138 r  VGA_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.138    VGA_red[2]
    C5                                                                r  VGA_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.064ns (47.604%)  route 4.474ns (52.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.621     5.225    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.474    10.217    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.763 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.763    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.008ns (47.560%)  route 4.419ns (52.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.639     5.244    vga_driver/clk_out1
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.419    10.118    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.670 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.670    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 4.117ns (48.951%)  route 4.294ns (51.049%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X28Y90         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.279     6.978    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.074 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=60, routed)          3.015    10.088    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.654 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.654    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.064ns (48.404%)  route 4.332ns (51.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.621     5.225    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           4.332    10.076    VGA_blue_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.622 r  VGA_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.622    VGA_green[2]
    B6                                                                r  VGA_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 4.041ns (49.489%)  route 4.125ns (50.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.621     5.225    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  vga_driver/green_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.125     9.868    lopt
    D7                   OBUF (Prop_obuf_I_O)         3.523    13.392 r  VGA_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.392    VGA_blue[2]
    D7                                                                r  VGA_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 4.070ns (51.258%)  route 3.870ns (48.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.621     5.225    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.870     9.613    lopt_2
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.165 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.165    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.021ns (51.938%)  route 3.721ns (48.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.641     5.246    vga_driver/clk_out1
    SLICE_X28Y97         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           3.721     9.422    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.987 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.987    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.406ns (52.650%)  route 1.265ns (47.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.571     1.492    vga_driver/clk_out1
    SLICE_X28Y97         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.265     2.898    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.163 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.163    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.433ns (53.159%)  route 1.262ns (46.841%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X28Y90         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.508     2.139    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=60, routed)          0.754     2.920    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.186 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.186    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.416ns (51.573%)  route 1.330ns (48.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.330     2.979    lopt_2
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.231 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.231    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.388ns (47.365%)  route 1.543ns (52.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  vga_driver/green_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.543     3.192    lopt
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.417 r  VGA_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.417    VGA_blue[2]
    D7                                                                r  VGA_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.411ns (46.486%)  route 1.624ns (53.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           1.624     3.274    VGA_blue_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.521 r  VGA_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.521    VGA_green[2]
    B6                                                                r  VGA_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.393ns (45.679%)  route 1.657ns (54.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X31Y96         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.657     3.288    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.540 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.540    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.411ns (45.452%)  route 1.694ns (54.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.694     3.343    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.590 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.590    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.252ns  (logic 1.377ns (42.344%)  route 1.875ns (57.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/red_out_reg[2]/Q
                         net (fo=1, routed)           1.875     3.505    VGA_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     4.741 r  VGA_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.741    VGA_red[2]
    C5                                                                r  VGA_red[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.384ns (48.374%)  route 4.679ns (51.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  count_reg[19]/Q
                         net (fo=6, routed)           0.702     6.387    dig[2]
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.152     6.539 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.977    10.515    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.292 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.292    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 2.316ns (28.637%)  route 5.771ns (71.363%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     5.244    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  batpos_reg[5]_replica/Q
                         net (fo=8, routed)           0.853     6.614    vga_driver/batpos_reg[5]_repN_alias
    SLICE_X30Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.738 r  vga_driver/geqOp_carry__0_i_5/O
                         net (fo=7, routed)           0.906     7.644    add_bb/i__carry__0_i_1__0_0
    SLICE_X34Y93         LUT4 (Prop_lut4_I1_O)        0.150     7.794 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.734     8.528    add_bb/i__carry__0_i_5_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.328     8.856 r  add_bb/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     8.856    add_bb/i__carry__0_i_3__3_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.348 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.015    10.363    add_bb/geqOp4_in
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.332    10.695 f  add_bb/ball_y_motion[1]_i_10/O
                         net (fo=1, routed)           0.804    11.499    add_bb/ball_y_motion[1]_i_10_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.623 r  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.820    12.443    add_bb/ball_y_motion1__19
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=1, routed)           0.640    13.207    level1/brick2/ball_y_motion_reg[10]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.124    13.331 r  level1/brick2/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000    13.331    add_bb/ball_y_motion_reg[10]_1
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.352ns (58.143%)  route 3.133ns (41.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  count_reg[19]/Q
                         net (fo=6, routed)           0.704     6.389    dig[2]
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.152     6.541 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.428     8.969    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744    12.713 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.713    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 2.192ns (30.355%)  route 5.029ns (69.645%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     5.244    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  batpos_reg[5]_replica/Q
                         net (fo=8, routed)           0.853     6.614    vga_driver/batpos_reg[5]_repN_alias
    SLICE_X30Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.738 r  vga_driver/geqOp_carry__0_i_5/O
                         net (fo=7, routed)           0.906     7.644    add_bb/i__carry__0_i_1__0_0
    SLICE_X34Y93         LUT4 (Prop_lut4_I1_O)        0.150     7.794 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.734     8.528    add_bb/i__carry__0_i_5_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.328     8.856 r  add_bb/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     8.856    add_bb/i__carry__0_i_3__3_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.348 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.015    10.363    add_bb/geqOp4_in
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.332    10.695 r  add_bb/ball_y_motion[1]_i_10/O
                         net (fo=1, routed)           0.804    11.499    add_bb/ball_y_motion[1]_i_10_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.623 f  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.718    12.341    add_bb/ball_y_motion1__19
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.465 r  add_bb/ball_y_motion[1]_i_1/O
                         net (fo=1, routed)           0.000    12.465    add_bb/ball_y_motion[1]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.132ns (57.479%)  route 3.057ns (42.521%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  count_reg[19]/Q
                         net (fo=6, routed)           0.702     6.387    dig[2]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.354     8.865    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.417 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.417    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 4.116ns (60.092%)  route 2.733ns (39.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.228    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  count_reg[18]/Q
                         net (fo=6, routed)           0.456     6.140    dig[1]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.124     6.264 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.277     8.541    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.077 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.077    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.523ns (38.687%)  route 0.829ns (61.313%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.490    clk_in_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  batpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  batpos_reg[1]/Q
                         net (fo=12, routed)          0.306     1.937    add_bb/Q[1]
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.046     1.983 r  add_bb/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.983    add_bb/i__carry_i_4__0_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.115 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.115    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.160 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.272     2.432    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.114     2.546 f  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.251     2.797    add_bb/ball_y_motion1__19
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.842 r  add_bb/ball_y_motion[1]_i_1/O
                         net (fo=1, routed)           0.000     2.842    add_bb/ball_y_motion[1]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 0.568ns (34.426%)  route 1.082ns (65.574%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.490    clk_in_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  batpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  batpos_reg[1]/Q
                         net (fo=12, routed)          0.306     1.937    add_bb/Q[1]
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.046     1.983 r  add_bb/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.983    add_bb/i__carry_i_4__0_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.115 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.115    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.160 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.272     2.432    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.114     2.546 r  add_bb/ball_y_motion[1]_i_5/O
                         net (fo=2, routed)           0.290     2.836    add_bb/ball_y_motion1__19
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.881 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=1, routed)           0.214     3.095    level1/brick2/ball_y_motion_reg[10]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.045     3.140 r  level1/brick2/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     3.140    add_bb/ball_y_motion_reg[10]_1
    SLICE_X32Y99         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.422ns (66.385%)  route 0.720ns (33.615%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[17]/Q
                         net (fo=6, routed)           0.084     1.710    dig[0]
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.755 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.392    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.628 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.628    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.439ns (63.263%)  route 0.835ns (36.737%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  count_reg[17]/Q
                         net (fo=6, routed)           0.170     1.796    dig[0]
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.507    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.760 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.760    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.489ns (63.546%)  route 0.854ns (36.454%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  count_reg[17]/Q
                         net (fo=6, routed)           0.170     1.796    dig[0]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.526    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     3.829 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.829    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.524ns (48.380%)  route 1.626ns (51.620%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.485    clk_in_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_reg[17]/Q
                         net (fo=6, routed)           0.170     1.796    dig[0]
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.046     1.842 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.456     3.298    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.635 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.635    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.247ns  (logic 9.104ns (56.034%)  route 7.143ns (43.966%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[2]/Q
                         net (fo=20, routed)          1.349     1.805    add_bb/ball_x_reg[10]_0[2]
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.124     1.929 r  add_bb/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     1.929    add_bb/i__carry_i_7__3_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.479    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.636 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.184     3.819    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X29Y89         LUT3 (Prop_lut3_I2_O)        0.357     4.176 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     4.176    add_bb/i__carry_i_4__4_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.659 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.659    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.773 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.773    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.995 r  add_bb/multOp0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.015     6.011    add_bb/multOp0_inferred__0/i__carry__1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211    10.222 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.224    add_bb/multOp_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    11.741 f  add_bb/plusOp/P[8]
                         net (fo=1, routed)           0.995    12.737    add_bb/plusOp_n_97
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.124    12.861 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    12.861    add_bb/ltOp_carry_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.411 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.411    add_bb/ltOp_carry_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.525 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.581    15.106    add_bb/ltOp
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124    15.230 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.017    16.247    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502     4.927    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.058ns  (logic 9.104ns (56.694%)  route 6.954ns (43.306%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[2]/Q
                         net (fo=20, routed)          1.349     1.805    add_bb/ball_x_reg[10]_0[2]
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.124     1.929 r  add_bb/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     1.929    add_bb/i__carry_i_7__3_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.479    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.636 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.184     3.819    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X29Y89         LUT3 (Prop_lut3_I2_O)        0.357     4.176 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     4.176    add_bb/i__carry_i_4__4_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.659 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.659    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.773 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.773    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.995 r  add_bb/multOp0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.015     6.011    add_bb/multOp0_inferred__0/i__carry__1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211    10.222 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.224    add_bb/multOp_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    11.741 f  add_bb/plusOp/P[8]
                         net (fo=1, routed)           0.995    12.737    add_bb/plusOp_n_97
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.124    12.861 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    12.861    add_bb/ltOp_carry_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.411 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.411    add_bb/ltOp_carry_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.525 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.581    15.106    add_bb/ltOp
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124    15.230 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.828    16.058    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502     4.927    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 level1/brick2/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.918%)  route 2.508ns (78.082%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE                         0.000     0.000 r  level1/brick2/alive_reg/C
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  level1/brick2/alive_reg/Q
                         net (fo=3, routed)           0.874     1.330    vga_driver/red_out_reg[2]_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.454 r  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.723     2.177    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.911     3.212    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502     4.927    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 level1/brick2/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.238%)  route 2.325ns (76.762%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE                         0.000     0.000 r  level1/brick2/alive_reg/C
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  level1/brick2/alive_reg/Q
                         net (fo=3, routed)           0.874     1.330    vga_driver/red_out_reg[2]_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.454 r  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.723     2.177    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.728     3.029    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.502     4.927    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 level1/brick2/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.704ns (33.036%)  route 1.427ns (66.964%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE                         0.000     0.000 r  level1/brick2/alive_reg/C
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  level1/brick2/alive_reg/Q
                         net (fo=3, routed)           0.874     1.330    vga_driver/red_out_reg[2]_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.454 f  vga_driver/red_out[2]_i_6/O
                         net (fo=2, routed)           0.553     2.007    vga_driver/level1/blue2
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.131 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.131    vga_driver/l_red
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.516     4.942    vga_driver/clk_out1
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 level1/brick1/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.570%)  route 0.403ns (68.430%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE                         0.000     0.000 r  level1/brick1/alive_reg/C
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  level1/brick1/alive_reg/Q
                         net (fo=4, routed)           0.403     0.544    vga_driver/green_out_reg[2]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.589 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.589    vga_driver/l_red
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X35Y94         FDRE                                         r  vga_driver/red_out_reg[2]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.666%)  route 0.672ns (78.334%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=6, routed)           0.354     0.495    add_bb/game_on
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.540 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.318     0.858    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.833     2.001    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 level1/brick1/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.339%)  route 0.686ns (78.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE                         0.000     0.000 r  level1/brick1/alive_reg/C
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  level1/brick1/alive_reg/Q
                         net (fo=4, routed)           0.405     0.546    vga_driver/green_out_reg[2]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.591 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.280     0.872    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.833     2.001    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.245%)  route 0.733ns (79.755%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=6, routed)           0.354     0.495    add_bb/game_on
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.540 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.378     0.919    vga_driver/blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.833     2.001    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 level1/brick1/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.720%)  route 0.757ns (80.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE                         0.000     0.000 r  level1/brick1/alive_reg/C
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  level1/brick1/alive_reg/Q
                         net (fo=4, routed)           0.405     0.546    vga_driver/green_out_reg[2]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.591 r  vga_driver/green_out[2]_i_1/O
                         net (fo=2, routed)           0.352     0.943    vga_driver/l_blue
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.833     2.001    vga_driver/clk_out1
    SLICE_X42Y103        FDRE                                         r  vga_driver/green_out_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 2.347ns (41.714%)  route 3.279ns (58.286%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.652     4.140    btnl_IBUF
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.264 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     4.264    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.665 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.665    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.999 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.627     5.626    batpos_reg[7]_i_1_n_6
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 2.192ns (39.034%)  route 3.424ns (60.966%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.718     4.206    btnl_IBUF
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.330    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.910 r  batpos_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.705     5.615    batpos_reg[7]_i_1_n_5
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 2.384ns (42.540%)  route 3.220ns (57.460%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.718     4.206    btnl_IBUF
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.330    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.880    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.102 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.502     5.604    batpos_reg[10]_i_2_n_7
    SLICE_X29Y95         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521     4.944    clk_in_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 2.326ns (41.584%)  route 3.267ns (58.416%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.652     4.140    btnl_IBUF
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.264 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     4.264    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.665 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.665    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.978 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.615     5.593    batpos_reg[7]_i_1_n_4
    SLICE_X33Y96         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 2.192ns (39.344%)  route 3.379ns (60.656%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.718     4.206    btnl_IBUF
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.330    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.910 r  batpos_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.661     5.571    batpos_reg[7]_i_1_n_5
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 2.496ns (45.038%)  route 3.046ns (54.962%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.718     4.206    btnl_IBUF
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.330    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.880    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.214 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.328     5.542    batpos_reg[10]_i_2_n_6
    SLICE_X30Y95         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.860ns (34.441%)  route 3.540ns (65.559%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.649     4.137    btnl_IBUF
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.261 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.261    batpos[3]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.509 r  batpos_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.891     5.400    batpos_reg[3]_i_1_n_5
    SLICE_X33Y95         FDRE                                         r  batpos_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  batpos_reg[2]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.380ns  (logic 2.235ns (41.545%)  route 3.145ns (58.455%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.652     4.140    btnl_IBUF
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.264 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     4.264    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.665 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.665    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.887 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.492     5.380    batpos_reg[7]_i_1_n_7
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 2.347ns (43.842%)  route 3.006ns (56.158%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.652     4.140    btnl_IBUF
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.264 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     4.264    batpos[3]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.665 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.665    batpos_reg[3]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.999 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.354     5.353    batpos_reg[7]_i_1_n_6
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  batpos_reg[5]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.318ns  (logic 2.401ns (45.148%)  route 2.917ns (54.852%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=6, routed)           2.718     4.206    btnl_IBUF
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.330    batpos[7]_i_5_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.880    batpos_reg[7]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.119 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.199     5.318    batpos_reg[10]_i_2_n_5
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.280ns (18.421%)  route 1.242ns (81.579%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.144     1.522    batpos[10]_i_1_n_0
    SLICE_X32Y93         FDRE                                         r  batpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.280ns (18.421%)  route 1.242ns (81.579%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.144     1.522    batpos[10]_i_1_n_0
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.280ns (17.762%)  route 1.298ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.200     1.579    batpos[10]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  batpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  batpos_reg[1]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.280ns (17.762%)  route 1.298ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.200     1.579    batpos[10]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  batpos_reg[6]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  batpos_reg[6]_replica_1/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.280ns (17.621%)  route 1.311ns (82.379%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.213     1.591    batpos[10]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.280ns (17.160%)  route 1.354ns (82.840%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.256     1.634    batpos[10]_i_1_n_0
    SLICE_X31Y94         FDRE                                         r  batpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  batpos_reg[0]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.280ns (17.160%)  route 1.354ns (82.840%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.256     1.634    batpos[10]_i_1_n_0
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.280ns (17.109%)  route 1.359ns (82.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.261     1.639    batpos[10]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.280ns (17.090%)  route 1.360ns (82.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.262     1.641    batpos[10]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  batpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.280ns (17.090%)  route 1.360ns (82.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.333    btnr_IBUF
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.378 r  batpos[10]_i_1/O
                         net (fo=15, routed)          0.262     1.641    batpos[10]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     2.007    clk_in_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  batpos_reg[6]_replica/C





