Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 24 13:36:38 2018
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  c2/disclk     |                              | cnt[0]           |                1 |              1 |
|  c2/disclk     |                              | cnt[2]           |                2 |              2 |
|  c2/disclk     |                              | cnt[1]           |                2 |              4 |
|  c2/disclk     |                              |                  |                6 |             11 |
|  clk_IBUF_BUFG |                              |                  |                6 |             19 |
|  n_0_1169_BUFG |                              | reset_IBUF       |               26 |             30 |
|  n_0_1169_BUFG | mips0/dp/pcreg/discu_OBUF[2] |                  |               16 |             64 |
|  n_0_1169_BUFG | mips0/dp/pcreg/discu_OBUF[6] |                  |               18 |            144 |
+----------------+------------------------------+------------------+------------------+----------------+


