<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ringpuf.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_12.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_12.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter_12.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inv.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="inv.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="inv.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rOsc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rOsc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rOsc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rOsc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rOsc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rOsc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rOsc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rOsc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rOsc_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rOsc_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rOsc_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rOsc_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rOsc_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ringoscillator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ringoscillator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ringoscillator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ringoscillator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ringoscillator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ringoscillator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ringoscillator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ringoscillator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ringoscillator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ringoscillator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ringoscillator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ringoscillator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ringoscillator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ringoscillator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ringoscillator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ringoscillator.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ringoscillator_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ringoscillator_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ringoscillator_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ringoscillator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ringoscillator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ringoscillator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ringoscillator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ringoscillator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ringoscillator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ringoscillator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ringoscillator_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ringoscillator_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ro.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ro.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ro.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ro.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ro.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ro.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ro.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ro.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ro.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ro.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ro.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ro.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ro.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ro.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ro.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ro.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ro.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ro.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ro_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ro_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ro_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ro_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ro_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ro_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ro_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ro_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ro_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ro_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ro_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ro_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ro_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ro_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ro_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ro_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ro_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ro_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ro_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ro_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553306887" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553306887" xil_pn:in_ck="1636017217919100054" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux16.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="inv.v"/>
      <outfile xil_pn:name="rOsc.v"/>
      <outfile xil_pn:name="rOsc_test.v"/>
      <outfile xil_pn:name="ringoscillator.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1553306887" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4192697959695280745" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553306887" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4165106874714905211" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553306887" xil_pn:in_ck="2438221440047770370" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5720873674368050925" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ICON.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ICON.v"/>
      <outfile xil_pn:name="ipcore_dir/ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ILA.v"/>
      <outfile xil_pn:name="ipcore_dir/VIO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VIO.v"/>
    </transform>
    <transform xil_pn:end_ts="1553306887" xil_pn:in_ck="-6268412652866427524" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux16.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="inv.v"/>
      <outfile xil_pn:name="ipcore_dir/ICON.v"/>
      <outfile xil_pn:name="ipcore_dir/ILA.v"/>
      <outfile xil_pn:name="ipcore_dir/VIO.v"/>
      <outfile xil_pn:name="rOsc.v"/>
      <outfile xil_pn:name="rOsc_test.v"/>
      <outfile xil_pn:name="ringoscillator.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1553306892" xil_pn:in_ck="-6268412652866427524" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3195752747790892341" xil_pn:start_ts="1553306887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ro_test_beh.prj"/>
      <outfile xil_pn:name="ro_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553306892" xil_pn:in_ck="853503693347424420" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7802702495410615640" xil_pn:start_ts="1553306892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ro_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1553301636" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553301636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301636" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2402334811896984230" xil_pn:start_ts="1553301636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301637" xil_pn:in_ck="2438221440047770370" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5720873674368050925" xil_pn:start_ts="1553301636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ICON.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ICON.v"/>
      <outfile xil_pn:name="ipcore_dir/ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ILA.v"/>
      <outfile xil_pn:name="ipcore_dir/VIO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VIO.v"/>
    </transform>
    <transform xil_pn:end_ts="1553301637" xil_pn:in_ck="-1726743882603217649" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553301637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301637" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7262579769094500984" xil_pn:start_ts="1553301637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301637" xil_pn:in_ck="-1726743882603217649" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1553301637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301637" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6526914577528436151" xil_pn:start_ts="1553301637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301670" xil_pn:in_ck="3315870974056486562" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-8939217576293905322" xil_pn:start_ts="1553301637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rOsc.prj"/>
      <outfile xil_pn:name="rOsc_test_stx_beh.prj"/>
      <outfile xil_pn:name="ringoscillator.ngr"/>
      <outfile xil_pn:name="ro.lso"/>
      <outfile xil_pn:name="ro.ngc"/>
      <outfile xil_pn:name="ro.ngr"/>
      <outfile xil_pn:name="ro.prj"/>
      <outfile xil_pn:name="ro.stx"/>
      <outfile xil_pn:name="ro.syr"/>
      <outfile xil_pn:name="ro.xst"/>
      <outfile xil_pn:name="ro_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553301670" xil_pn:in_ck="179632454175986727" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="113157968260899" xil_pn:start_ts="1553301670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553301697" xil_pn:in_ck="5740301410381076905" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7488304700917070902" xil_pn:start_ts="1553301670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ro.bld"/>
      <outfile xil_pn:name="ro.ngd"/>
      <outfile xil_pn:name="ro_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553301842" xil_pn:in_ck="2713386589785663522" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1553301697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ro.pcf"/>
      <outfile xil_pn:name="ro_map.map"/>
      <outfile xil_pn:name="ro_map.mrp"/>
      <outfile xil_pn:name="ro_map.ncd"/>
      <outfile xil_pn:name="ro_map.ngm"/>
      <outfile xil_pn:name="ro_map.xrpt"/>
      <outfile xil_pn:name="ro_summary.xml"/>
      <outfile xil_pn:name="ro_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553302423" xil_pn:in_ck="-2478953304865914252" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1553301842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ro.ncd"/>
      <outfile xil_pn:name="ro.pad"/>
      <outfile xil_pn:name="ro.par"/>
      <outfile xil_pn:name="ro.ptwx"/>
      <outfile xil_pn:name="ro.unroutes"/>
      <outfile xil_pn:name="ro.xpi"/>
      <outfile xil_pn:name="ro_pad.csv"/>
      <outfile xil_pn:name="ro_pad.txt"/>
      <outfile xil_pn:name="ro_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553302485" xil_pn:in_ck="-1675440775846822765" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="1555517831305455702" xil_pn:start_ts="1553302423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ro.bgn"/>
      <outfile xil_pn:name="ro.bit"/>
      <outfile xil_pn:name="ro.drc"/>
      <outfile xil_pn:name="ro.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553302485" xil_pn:in_ck="4594835438" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-2379753801292018389" xil_pn:start_ts="1553302485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1553302423" xil_pn:in_ck="8437026778736889498" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1553302401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ro.twr"/>
      <outfile xil_pn:name="ro.twx"/>
    </transform>
  </transforms>

</generated_project>
