
*** Running vivado
    with args -log finn_design_FMPadding_rtl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_FMPadding_rtl_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_FMPadding_rtl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_FMPadding_rtl_0_0
Command: synth_design -top finn_design_FMPadding_rtl_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 784860
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9661] initial value of parameter 'ADDR_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/axi2we.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'XCOUNTER_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'YCOUNTER_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:37]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_CHANNELS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:38]
WARNING: [Synth 8-9661] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'ELEM_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XON' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:41]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XOFF' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XEND' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:43]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YON' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YOFF' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YEND' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:46]
WARNING: [Synth 8-9661] initial value of parameter 'XCOUNTER_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'YCOUNTER_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:37]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_CHANNELS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:38]
WARNING: [Synth 8-9661] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'ELEM_BITS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XON' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:41]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XOFF' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XEND' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:43]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YON' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YOFF' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YEND' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:46]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1648.551 ; gain = 333.832 ; free physical = 1709 ; free virtual = 5322
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.031; parent = 719.265; children = 124.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2610.875; parent = 1651.523; children = 959.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth/finn_design_FMPadding_rtl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FMPadding_rtl_0' [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/FMPadding_rtl_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'fmpadding_axi' [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:35]
INFO: [Synth 8-6157] synthesizing module 'axi2we' [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/axi2we.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'axi2we' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/axi2we.sv:35]
INFO: [Synth 8-6157] synthesizing module 'fmpadding' [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'fmpadding' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'fmpadding_axi' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'FMPadding_rtl_0' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/FMPadding_rtl_0.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth/finn_design_FMPadding_rtl_0_0.v:53]
WARNING: [Synth 8-7129] Port wd[31] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[3] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[2] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[1] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[0] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[4] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[3] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[2] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[1] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[0] in module axi2we is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1718.488 ; gain = 403.770 ; free physical = 1577 ; free virtual = 5192
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.031; parent = 719.265; children = 124.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2677.844; parent = 1718.492; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1736.301 ; gain = 421.582 ; free physical = 1279 ; free virtual = 4896
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.031; parent = 719.265; children = 124.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2695.656; parent = 1736.305; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1744.305 ; gain = 429.586 ; free physical = 1357 ; free virtual = 4974
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.031; parent = 719.265; children = 124.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2703.660; parent = 1744.309; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1753.211 ; gain = 438.492 ; free physical = 1390 ; free virtual = 5007
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.031; parent = 719.265; children = 124.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2712.566; parent = 1753.215; children = 959.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/impl/axilight_adapter/Data_reg' and it is trimmed from '32' to '9' bits. [/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/axi2we.sv:84]
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[31] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[30] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[29] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[28] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[27] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[26] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[25] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[24] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[23] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[22] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[21] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[20] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[19] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[18] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[17] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[16] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[15] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[14] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[13] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[12] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[11] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[10] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[9] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[8] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[7] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[6] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[5] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[4] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[3] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[2] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[1] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RDATA[0] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_0_0 has port s_axilite_RRESP[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axilite_WDATA[31] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[30] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[29] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[28] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[27] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[26] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[25] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[24] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[23] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[22] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[21] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[20] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[19] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[18] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[17] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[16] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[15] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[14] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[13] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[12] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[11] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[10] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[9] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[3] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[2] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[1] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[0] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[4] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[3] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[2] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[1] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[0] in module finn_design_FMPadding_rtl_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 2285 ; free virtual = 5910
Synthesis current peak Physical Memory [PSS] (MB): peak = 1083.542; parent = 956.681; children = 126.861
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 2300 ; free virtual = 5921
Synthesis current peak Physical Memory [PSS] (MB): peak = 1086.425; parent = 959.502; children = 126.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 2315 ; free virtual = 5936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1086.988; parent = 960.053; children = 126.936
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7153 ; free virtual = 10779
Synthesis current peak Physical Memory [PSS] (MB): peak = 1093.253; parent = 964.668; children = 128.585
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7443 ; free virtual = 11068
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.624; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7491 ; free virtual = 11117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.636; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7468 ; free virtual = 11093
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.654; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7454 ; free virtual = 11080
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.654; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7528 ; free virtual = 11153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.654; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     3|
|3     |LUT2   |    15|
|4     |LUT3   |    29|
|5     |LUT4   |    38|
|6     |LUT5   |     6|
|7     |LUT6   |    23|
|8     |FDRE   |   140|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   264|
|2     |  inst                 |FMPadding_rtl_0 |   264|
|3     |    impl               |fmpadding_axi   |   264|
|4     |      axilight_adapter |axi2we          |    29|
|5     |      padding          |fmpadding       |   235|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7528 ; free virtual = 11154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1095.979; parent = 966.654; children = 129.354
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2869.707; parent = 1910.355; children = 959.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.352 ; gain = 595.633 ; free physical = 7582 ; free virtual = 11207
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1910.359 ; gain = 595.633 ; free physical = 7584 ; free virtual = 11210
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.320 ; gain = 0.000 ; free physical = 7762 ; free virtual = 11388
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.000 ; gain = 0.000 ; free physical = 7375 ; free virtual = 10997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a056f96
INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2041.000 ; gain = 726.281 ; free physical = 7487 ; free virtual = 11109
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_FMPadding_rtl_0_0_synth_1/finn_design_FMPadding_rtl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.984 ; gain = 362.984 ; free physical = 6126 ; free virtual = 9754
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_FMPadding_rtl_0_0, cache-ID = f20f65c431b7e20c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_FMPadding_rtl_0_0_synth_1/finn_design_FMPadding_rtl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_FMPadding_rtl_0_0_utilization_synth.rpt -pb finn_design_FMPadding_rtl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:42:24 2026...
