Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  9 00:24:11 2022
| Host         : DESKTOP-KD9BGR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rotating_square_synth_timing_summary_routed.rpt -pb rotating_square_synth_timing_summary_routed.pb -rpx rotating_square_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : rotating_square_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.776        0.000                      0                   38        0.263        0.000                      0                   38        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.776        0.000                      0                   38        0.263        0.000                      0                   38        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.428ns (46.102%)  route 2.839ns (53.898%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.094 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.417 r  square/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.417    square/ms_reg_reg[28]_i_1_n_6
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.193    square/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.420ns (46.020%)  route 2.839ns (53.980%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.094 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.409 r  square/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.409    square/ms_reg_reg[28]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.193    square/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.344ns (45.228%)  route 2.839ns (54.772%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.094 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.333 r  square/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.333    square/ms_reg_reg[28]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[30]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.193    square/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.324ns (45.016%)  route 2.839ns (54.984%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.094 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.313 r  square/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.313    square/ms_reg_reg[28]_i_1_n_7
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[28]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.193    square/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 2.311ns (44.877%)  route 2.839ns (55.123%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.300 r  square/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.300    square/ms_reg_reg[24]_i_1_n_6
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    square/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.303ns (44.791%)  route 2.839ns (55.209%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.292 r  square/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.292    square/ms_reg_reg[24]_i_1_n_4
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    square/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.227ns (43.963%)  route 2.839ns (56.037%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.216 r  square/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.216    square/ms_reg_reg[24]_i_1_n_5
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    square/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.207ns (43.741%)  route 2.839ns (56.259%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.977 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.196 r  square/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.196    square/ms_reg_reg[24]_i_1_n_7
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    square/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.194ns (43.595%)  route 2.839ns (56.405%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  square/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.183    square/ms_reg_reg[20]_i_1_n_6
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.196    square/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 square/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 2.186ns (43.506%)  route 2.839ns (56.494%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  square/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.828     6.497    square/ms_reg_reg[5]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  square/count_reg[2]_i_10/O
                         net (fo=2, routed)           0.949     7.570    square/count_reg[2]_i_10_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  square/count_reg[2]_i_4/O
                         net (fo=34, routed)          1.061     8.755    square/count_reg[2]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     8.879    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.392 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.392    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.509 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.175 r  square/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.175    square/ms_reg_reg[20]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.196    square/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 square/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X63Y22         FDCE                                         r  square/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  square/count_reg_reg[0]/Q
                         net (fo=7, routed)           0.168     1.777    square/count_reg_reg_n_0_[0]
    SLICE_X63Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  square/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    square/count_reg[0]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  square/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    square/CLK
    SLICE_X63Y22         FDCE                                         r  square/count_reg_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.559    square/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  square/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.148     1.780    square/ms_reg_reg[23]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  square/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.825    square/ms_reg[20]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  square/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    square/ms_reg_reg[20]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    square/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    square/CLK
    SLICE_X64Y18         FDCE                                         r  square/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  square/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.149     1.784    square/ms_reg_reg[11]
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  square/ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    square/ms_reg[8]_i_2_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.893 r  square/ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    square/ms_reg_reg[8]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  square/ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.984    square/CLK
    SLICE_X64Y18         FDCE                                         r  square/ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    square/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  square/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.149     1.781    square/ms_reg_reg[27]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  square/ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.826    square/ms_reg[24]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  square/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    square/ms_reg_reg[24]_i_1_n_4
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.134     1.602    square/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  square/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.786    square/ms_reg_reg[3]
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  square/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    square/ms_reg[0]_i_3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  square/ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    square/ms_reg_reg[0]_i_1_n_4
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.607    square/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    square/CLK
    SLICE_X64Y20         FDCE                                         r  square/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  square/ms_reg_reg[19]/Q
                         net (fo=3, routed)           0.149     1.782    square/ms_reg_reg[19]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  square/ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.827    square/ms_reg[16]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  square/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    square/ms_reg_reg[16]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  square/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    square/CLK
    SLICE_X64Y20         FDCE                                         r  square/ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134     1.603    square/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  square/ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.149     1.779    square/ms_reg_reg[31]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  square/ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.824    square/ms_reg[28]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.888 r  square/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    square/ms_reg_reg[28]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    square/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  square/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.149     1.785    square/ms_reg_reg[7]
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  square/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    square/ms_reg[4]_i_2_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  square/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    square/ms_reg_reg[4]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    square/CLK
    SLICE_X64Y17         FDCE                                         r  square/ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134     1.606    square/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.179%)  route 0.159ns (36.821%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    square/CLK
    SLICE_X64Y19         FDCE                                         r  square/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  square/ms_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.793    square/ms_reg_reg[15]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  square/ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.838    square/ms_reg[12]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.902 r  square/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    square/ms_reg_reg[12]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  square/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    square/CLK
    SLICE_X64Y19         FDCE                                         r  square/ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134     1.604    square/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 square/ms_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.703%)  route 0.164ns (37.297%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  square/ms_reg_reg[29]/Q
                         net (fo=2, routed)           0.164     1.794    square/ms_reg_reg[29]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  square/ms_reg[28]_i_4/O
                         net (fo=1, routed)           0.000     1.839    square/ms_reg[28]_i_4_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.905 r  square/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    square/ms_reg_reg[28]_i_1_n_6
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    square/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   square/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   square/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   square/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   square/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   square/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   square/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   square/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   square/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   square/ms_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   square/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   square/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   square/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   square/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   square/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   square/ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   square/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   square/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   square/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   square/ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   square/ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   square/ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   square/ms_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.958ns (69.748%)  route 2.150ns (30.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          2.150     3.603    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.108 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          0.465     0.686    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.822     1.051    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 4.318ns (59.792%)  route 2.904ns (40.208%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           1.069     6.667    square/seg_OBUF[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.817 r  square/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.652    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.365 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.365    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 4.316ns (59.810%)  route 2.900ns (40.190%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X63Y22         FDCE                                         r  square/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[0]/Q
                         net (fo=7, routed)           0.819     6.418    square/count_reg_reg_n_0_[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.154     6.572 r  square/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.081     8.652    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    12.358 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.358    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 4.084ns (57.000%)  route 3.081ns (43.000%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.836     6.434    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.558 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.245     8.803    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.308 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.308    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.103ns (58.087%)  route 2.961ns (41.913%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           1.069     6.667    square/seg_OBUF[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.791 r  square/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892     8.683    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.206 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.206    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 4.315ns (62.542%)  route 2.584ns (37.458%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.692     6.290    square/seg_OBUF[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.152     6.442 r  square/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893     8.335    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707    12.042 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.042    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.091ns (60.018%)  route 2.725ns (39.982%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.836     6.434    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.558 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.889     8.447    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.958 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.958    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 4.109ns (60.310%)  route 2.704ns (39.690%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.836     6.434    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.558 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.868     8.426    seg_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.956 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.956    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 3.976ns (66.280%)  route 2.023ns (33.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           2.023     7.621    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.141 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.141    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.992ns (69.659%)  route 1.739ns (30.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           1.739     7.337    seg_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.580ns  (logic 3.991ns (71.528%)  route 1.589ns (28.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           1.589     7.187    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.722 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.722    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.377ns (80.026%)  route 0.344ns (19.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.344     1.953    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.189 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.189    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.377ns (77.209%)  route 0.407ns (22.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.407     2.016    seg_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.252 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.252    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.362ns (72.378%)  route 0.520ns (27.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.520     2.129    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.350 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.350    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.410ns (69.020%)  route 0.633ns (30.980%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.179     1.788    square/count_reg_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  square/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.454     2.287    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.511 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.511    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.456ns (70.642%)  route 0.605ns (29.358%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.179     1.788    square/count_reg_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.042     1.830 r  square/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.256    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.530 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.530    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.451ns (69.896%)  route 0.625ns (30.104%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.181     1.790    square/count_reg_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.043     1.833 r  square/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.277    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.544 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.544    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.416ns (65.733%)  route 0.738ns (34.267%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.315     1.924    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.969 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.423     2.392    seg_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.622 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.622    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.398ns (64.867%)  route 0.757ns (35.133%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.315     1.924    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.969 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.442     2.411    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.623 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.455ns (66.435%)  route 0.735ns (33.565%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  square/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.212     1.822    square/count_reg_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  square/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.389    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     3.658 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.658    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 square/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.392ns (61.012%)  route 0.889ns (38.988%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    square/CLK
    SLICE_X65Y22         FDCE                                         r  square/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  square/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.315     1.924    square/seg_OBUF[1]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.969 r  square/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.574     2.543    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.749 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.749    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.739ns  (logic 3.140ns (40.580%)  route 4.598ns (59.420%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.739 r  square/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.739    square/ms_reg_reg[28]_i_1_n_6
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504     4.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 3.132ns (40.518%)  route 4.598ns (59.482%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.731 r  square/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.731    square/ms_reg_reg[28]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504     4.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 3.056ns (39.928%)  route 4.598ns (60.072%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.655 r  square/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.655    square/ms_reg_reg[28]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504     4.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 3.036ns (39.770%)  route 4.598ns (60.230%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  square/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    square/ms_reg_reg[24]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  square/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.635    square/ms_reg_reg[28]_i_1_n_7
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504     4.845    square/CLK
    SLICE_X64Y23         FDCE                                         r  square/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 3.023ns (39.668%)  route 4.598ns (60.332%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.622 r  square/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.622    square/ms_reg_reg[24]_i_1_n_6
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505     4.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 3.015ns (39.604%)  route 4.598ns (60.396%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.614 r  square/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.614    square/ms_reg_reg[24]_i_1_n_4
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505     4.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.538ns  (logic 2.939ns (38.995%)  route 4.598ns (61.005%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.538 r  square/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.538    square/ms_reg_reg[24]_i_1_n_5
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505     4.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.919ns (38.833%)  route 4.598ns (61.167%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  square/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    square/ms_reg_reg[20]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.518 r  square/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.518    square/ms_reg_reg[24]_i_1_n_7
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505     4.846    square/CLK
    SLICE_X64Y22         FDCE                                         r  square/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 2.906ns (38.727%)  route 4.598ns (61.273%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.505 r  square/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.505    square/ms_reg_reg[20]_i_1_n_6
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 2.898ns (38.662%)  route 4.598ns (61.338%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          4.409     5.850    square/btnC_IBUF
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.974 r  square/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     6.164    square/ms_reg[0]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.714 r  square/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    square/ms_reg_reg[0]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  square/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    square/ms_reg_reg[4]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  square/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    square/ms_reg_reg[8]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  square/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    square/ms_reg_reg[12]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  square/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    square/ms_reg_reg[16]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.497 r  square/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.497    square/ms_reg_reg[20]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    square/CLK
    SLICE_X64Y21         FDCE                                         r  square/ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.210ns (13.379%)  route 1.357ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          1.357     1.566    square/btnC_IBUF
    SLICE_X64Y16         FDCE                                         f  square/ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.210ns (13.379%)  route 1.357ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          1.357     1.566    square/btnC_IBUF
    SLICE_X64Y16         FDCE                                         f  square/ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.210ns (13.379%)  route 1.357ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          1.357     1.566    square/btnC_IBUF
    SLICE_X64Y16         FDCE                                         f  square/ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.210ns (13.379%)  route 1.357ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          1.357     1.566    square/btnC_IBUF
    SLICE_X64Y16         FDCE                                         f  square/ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            square/ms_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.221ns (13.234%)  route 1.449ns (86.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          1.449     1.670    square/LED_OBUF[0]
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            square/ms_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.221ns (13.234%)  route 1.449ns (86.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          1.449     1.670    square/LED_OBUF[0]
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            square/ms_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.221ns (13.234%)  route 1.449ns (86.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          1.449     1.670    square/LED_OBUF[0]
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            square/ms_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.221ns (13.234%)  route 1.449ns (86.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          1.449     1.670    square/LED_OBUF[0]
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            square/ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.336ns (19.265%)  route 1.408ns (80.735%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=67, routed)          1.408     1.629    square/LED_OBUF[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.674 r  square/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.674    square/ms_reg[0]_i_6_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.744 r  square/ms_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.744    square/ms_reg_reg[0]_i_1_n_7
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            square/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.319ns (18.171%)  route 1.434ns (81.829%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          1.434     1.644    square/btnC_IBUF
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.689 r  square/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.689    square/ms_reg[0]_i_3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.753 r  square/ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.753    square/ms_reg_reg[0]_i_1_n_4
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    square/CLK
    SLICE_X64Y16         FDCE                                         r  square/ms_reg_reg[3]/C





