#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 11 17:16:20 2022
# Process ID: 29504
# Current directory: D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/top.vds
# Journal file: D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 386.750 ; gain = 98.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mini_rv' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/miniRV.v:1]
INFO: [Synth 8-6157] synthesizing module 'pcUpdate' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/pcUpdate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pcUpdate' (2#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/pcUpdate.v:1]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/idecode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (3#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/idecode.v:2]
INFO: [Synth 8-6157] synthesizing module 'sext' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/sext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sext' (4#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/sext.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (5#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'branchcmp' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/branchcmp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'branchcmp' (6#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/branchcmp.v:2]
INFO: [Synth 8-6157] synthesizing module 'execute' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/execute.v:1]
INFO: [Synth 8-6155] done synthesizing module 'execute' (7#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (8#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mini_rv' (9#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/miniRV.v:1]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (10#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'iobus' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/iobus.v:1]
INFO: [Synth 8-6155] done synthesizing module 'iobus' (11#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/iobus.v:1]
INFO: [Synth 8-6157] synthesizing module 'dram' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (12#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/.Xil/Vivado-29504-DESKTOP-vovohao/realtime/dram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DIPswitch' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/DIPswitch.v:1]
	Parameter DIPADDR bound to: 12'b000001110000 
INFO: [Synth 8-6155] done synthesizing module 'DIPswitch' (13#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/DIPswitch.v:1]
INFO: [Synth 8-6157] synthesizing module 'leddisplay' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/leddisplay.v:1]
	Parameter LEDADDR bound to: 12'b000001100000 
INFO: [Synth 8-6155] done synthesizing module 'leddisplay' (14#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/leddisplay.v:1]
INFO: [Synth 8-6157] synthesizing module 'tubedisplay' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/tubedisplay.v:1]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0011000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b0100111 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter NONE bound to: 7'b1111111 
	Parameter twcle bound to: 10000 - type: integer 
	Parameter TUBEADDR bound to: 12'b000000000000 
INFO: [Synth 8-226] default block is never used [D:/codeworkplace/VS-Code-V/project/cpu_SoC/tubedisplay.v:57]
INFO: [Synth 8-6155] done synthesizing module 'tubedisplay' (15#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/tubedisplay.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [D:/codeworkplace/VS-Code-V/project/cpu_SoC/top.v:2]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[31]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[30]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[29]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[28]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[27]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[26]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[25]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[24]
WARNING: [Synth 8-3331] design DIPswitch has unconnected port clk
WARNING: [Synth 8-3331] design idecode has unconnected port instruction[1]
WARNING: [Synth 8-3331] design idecode has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 440.770 ; gain = 152.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 440.770 ; gain = 152.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 440.770 ; gain = 152.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk/clk_wiz_0_in_context.xdc] for cell 'U_cpuclk'
Finished Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk/clk_wiz_0_in_context.xdc] for cell 'U_cpuclk'
Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'U0_irom'
Finished Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'U0_irom'
Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'U_dram'
Finished Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'U_dram'
Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc:1]
Finished Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc]
Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/pin.xdc]
Finished Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/codeworkplace/VS-Code-V/project/cpu_SoC/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 804.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U_cpuclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_dram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "x_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/imports/cpu_SoC/execute.v:19]
INFO: [Synth 8-5544] ROM "sext_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wd_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'data_tocpu' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/iobus.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'data_tocpu_reg' [D:/codeworkplace/VS-Code-V/project/cpu_SoC/DIPswitch.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcUpdate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module idecode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module branchcmp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module mini_rv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
Module iobus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
Module leddisplay 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module tubedisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[31]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[30]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[29]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[28]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[27]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[26]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[25]
WARNING: [Synth 8-3331] design leddisplay has unconnected port data_fromcpu[24]
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[27]' (LDC) to 'U_dipSwitch/data_tocpu_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[31]' (LDC) to 'U_dipSwitch/data_tocpu_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[25]' (LDC) to 'U_dipSwitch/data_tocpu_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[29]' (LDC) to 'U_dipSwitch/data_tocpu_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[26]' (LDC) to 'U_dipSwitch/data_tocpu_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[30]' (LDC) to 'U_dipSwitch/data_tocpu_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_dipSwitch/data_tocpu_reg[24]' (LDC) to 'U_dipSwitch/data_tocpu_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_dipSwitch/data_tocpu_reg[28] )
INFO: [Synth 8-3886] merging instance 'U_tubedisplay/cnt_reg[15]' (FDC) to 'U_tubedisplay/cnt_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_tubedisplay/cnt_reg[14] )
WARNING: [Synth 8-3332] Sequential element (U_dipSwitch/data_tocpu_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_tubedisplay/cnt_reg[14]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_cpuclk/clk_div' to pin 'U_cpuclk/bbstub_clk_div/O'
WARNING: [Synth 8-565] redefining clock 'clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 804.984 ; gain = 516.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 874.406 ; gain = 586.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mini_rv_u/U_register/x_reg[0][23] )
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mini_rv_u/U_register/x_reg[0][0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    31|
|6     |LUT1   |     5|
|7     |LUT2   |    93|
|8     |LUT3   |   124|
|9     |LUT4   |    84|
|10    |LUT5   |   273|
|11    |LUT6   |   885|
|12    |MUXF7  |   267|
|13    |MUXF8  |    72|
|14    |FDCE   |  1065|
|15    |FDPE   |    48|
|16    |LD     |    32|
|17    |LDC    |    24|
|18    |IBUF   |    25|
|19    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |  3135|
|2     |  U_dipSwitch   |DIPswitch   |    25|
|3     |  U_iobus       |iobus       |    32|
|4     |  U_leddisplay  |leddisplay  |    25|
|5     |  U_tubedisplay |tubedisplay |   123|
|6     |  mini_rv_u     |mini_rv     |  2798|
|7     |    U_branchcmp |branchcmp   |    23|
|8     |    U_execute   |execute     |    36|
|9     |    U_pcUpdate  |pcUpdate    |   133|
|10    |    U_register  |register    |  2606|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 889.688 ; gain = 237.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 889.688 ; gain = 601.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'register' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 889.688 ; gain = 613.098
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 889.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 17:17:29 2022...
