#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Apr 23 17:53:58 2025
# Process ID: 13984
# Current directory: E:/Learn/FPGA/qi/03_pll
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29608 E:\Learn\FPGA\qi\03_pll\03_pll.xpr
# Log file: E:/Learn/FPGA/qi/03_pll/vivado.log
# Journal file: E:/Learn/FPGA/qi/03_pll\vivado.jou
# Running On        :DESKTOP-OV83DJ3
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency     :3110 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16892 MB
# Swap memory       :26843 MB
# Total Virtual     :43735 MB
# Available Virtual :24623 MB
#-----------------------------------------------------------
start_gui
open_project E:/Learn/FPGA/qi/03_pll/03_pll.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_JITTER {197.841} \
  CONFIG.CLKOUT1_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} \
  CONFIG.CLKOUT2_JITTER {384.410} \
  CONFIG.CLKOUT2_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {5} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_JITTER {292.258} \
  CONFIG.CLKOUT3_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {125} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {31} \
  CONFIG.NUM_OUT_CLKS {3} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
