--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
--------------------------------------------------------------------------------
entity calc_ceil_log2 is 
    generic (
        BITS:       positive := 8);
    port (
        x:      in  std_logic_vector(BITS downto 0);
        y:      out std_logic_vector(BITS downto 0); )
--------------------------------------------------------------------------------        
architecture calc_ceil_log2 of calc_ceil_log2 is 
    function ceil_log2 (signal s : std_logic_vector) return std_logic_vector is 
    begin 
        return (std_logic_vector(ceil(log2(real(s)))));
    end ceil_log2
begin 
    y <= ceil_log2(x); 
end architecture
-------------------------------------------------------------------------------- 