module abs_dif (
    aIn,
    bIn,
    out,
);
    input [3:0] aIn,bIn;
    output [3:0] out;
    // æ¯”è¾ƒå™¨ç¤ºä¾‹ï¼Œåœ¨æ­¤å®ä¾‹æè¿°ä¸­ï¼Œæ³¨æ„ç©ºè„šçš„è¿æ¥æ–¹æ³?
    wire agb;
    comp #(.n(4))comp_inst(.a(aIn), .b(bIn), .agb(agb), .aeb(), .alb());
    // æ•°æ®é€‰æ‹©å™¨å®ä¾‹ï¼Œæ³¨æ„addr ä¿¡å·çš„è¿æ¥åŠå‚æ•°çš„ä¼ é€’ï¼Œæ³¨æ„å®ä¾‹åã??
    wire [3:0] max,min;
    mux_2to1 #(.n(4))mux1(.out(max), .in0(aIn), .in1(bIn), .addr(~agb));
    mux_2to1 #(.n(4))mux2(.out(min), .in0(aIn), .in1(bIn), .addr(agb));
    // å…¨åŠ å™¨å®ä¾‹ï¼Œæ³¨æ„ä¿¡å·ç»„å¯æ‹†å¼€ä½¿ç”¨ä»¥åŠç«¯å£æ¥å¸¸æ•°çš„æ–¹æ³•ã€?
    wire [2:0] c;
    full_adder adder0(.a(max[0]), .b(~min[0]), .s(out[0]), .ci(1'b1), .co(c[0]));
    full_adder adder1(.a(max[1]), .b(~min[1]), .s(out[1]), .ci(c[0]), .co(c[1]));
    full_adder adder2(.a(max[2]), .b(~min[2]), .s(out[2]), .ci(c[1]), .co(c[2]));
    full_adder adder3(.a(max[3]), .b(~min[3]), .s(out[3]), .ci(c[2]), .co());
endmodule