Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:55:04 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.369ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 2.338ns (30.256%)  route 5.389ns (69.743%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10.656 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.232    11.117    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_0_i_17__0/I2
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    11.160 r  pipereg14/mem_reg_0_i_17__0/O
                         net (fo=16, routed)          0.685    11.845    data_mem/dmem_replace/WEA[0]
    RAMB36_X1Y30         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.089    10.656    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y30                                                      r  data_mem/dmem_replace/mem_reg_3/CLKARDCLK
                         clock pessimism              0.226    10.882    
                         clock uncertainty           -0.035    10.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.476    data_mem/dmem_replace/mem_reg_3
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 -1.369    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.338ns (30.189%)  route 5.407ns (69.811%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 10.799 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.698    11.862    data_mem/dmem_replace/I1[0]
    RAMB36_X1Y21         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.232    10.799    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y21                                                      r  data_mem/dmem_replace/mem_reg_7/CLKARDCLK
                         clock pessimism              0.287    11.086    
                         clock uncertainty           -0.035    11.051    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.680    data_mem/dmem_replace/mem_reg_7
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 2.338ns (30.260%)  route 5.388ns (69.740%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 10.792 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.680    11.844    data_mem/dmem_replace/I1[0]
    RAMB36_X1Y23         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.225    10.792    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y23                                                      r  data_mem/dmem_replace/mem_reg_12/CLKARDCLK
                         clock pessimism              0.287    11.079    
                         clock uncertainty           -0.035    11.044    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.673    data_mem/dmem_replace/mem_reg_12
  -------------------------------------------------------------------
                         required time                         10.673    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 2.338ns (30.236%)  route 5.394ns (69.764%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 10.799 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.686    11.850    data_mem/dmem_replace/I1[0]
    RAMB36_X0Y27         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.232    10.799    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X0Y27                                                      r  data_mem/dmem_replace/mem_reg_4/CLKARDCLK
                         clock pessimism              0.287    11.086    
                         clock uncertainty           -0.035    11.051    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.680    data_mem/dmem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.338ns (30.341%)  route 5.368ns (69.659%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.232    11.117    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_0_i_17__0/I2
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    11.160 r  pipereg14/mem_reg_0_i_17__0/O
                         net (fo=16, routed)          0.663    11.823    data_mem/dmem_replace/WEA[0]
    RAMB36_X2Y28         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.221    10.788    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X2Y28                                                      r  data_mem/dmem_replace/mem_reg_1/CLKARDCLK
                         clock pessimism              0.287    11.075    
                         clock uncertainty           -0.035    11.040    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.669    data_mem/dmem_replace/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.338ns (30.370%)  route 5.360ns (69.630%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 10.797 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.652    11.816    data_mem/dmem_replace/I1[0]
    RAMB36_X1Y22         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.230    10.797    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y22                                                      r  data_mem/dmem_replace/mem_reg_9/CLKARDCLK
                         clock pessimism              0.287    11.084    
                         clock uncertainty           -0.035    11.049    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.678    data_mem/dmem_replace/mem_reg_9
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.135ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.338ns (30.363%)  route 5.362ns (69.637%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 10.802 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.232    11.117    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_0_i_17__0/I2
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    11.160 r  pipereg14/mem_reg_0_i_17__0/O
                         net (fo=16, routed)          0.658    11.818    data_mem/dmem_replace/WEA[0]
    RAMB36_X0Y28         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.235    10.802    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X0Y28                                                      r  data_mem/dmem_replace/mem_reg_0/CLKARDCLK
                         clock pessimism              0.287    11.089    
                         clock uncertainty           -0.035    11.054    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.683    data_mem/dmem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                 -1.135    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 2.338ns (30.327%)  route 5.371ns (69.673%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 10.801 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.663    11.827    data_mem/dmem_replace/I1[0]
    RAMB36_X1Y29         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.234    10.801    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y29                                                      r  data_mem/dmem_replace/mem_reg_15/CLKARDCLK
                         clock pessimism              0.311    11.112    
                         clock uncertainty           -0.035    11.077    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.706    data_mem/dmem_replace/mem_reg_15
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.338ns (30.576%)  route 5.309ns (69.424%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 10.777 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.600    11.764    data_mem/dmem_replace/I1[0]
    RAMB36_X2Y25         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.210    10.777    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X2Y25                                                      r  data_mem/dmem_replace/mem_reg_6/CLKARDCLK
                         clock pessimism              0.287    11.064    
                         clock uncertainty           -0.035    11.029    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.658    data_mem/dmem_replace/mem_reg_6
  -------------------------------------------------------------------
                         required time                         10.658    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 2.338ns (30.613%)  route 5.299ns (69.387%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 10.787 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126                                                     r  pipereg16/result_reg_i_44/I1
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125                                                     r  reg_file/inst1/mem_reg_0_i_47/I3
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125                                                     r  ifetch/pc_reg/mem_reg_0_i_43/I3
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127                                                     r  pipereg14/mem_reg_0_i_35__0/I1
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_0_i_62/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128                                                     f  pipereg14/mem_reg_0_i_59/I1
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129                                                     r  pipereg14/mem_reg_0_i_24__0/I2
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130                                                     r  pipereg14/mem_reg_0_i_20__0/I1
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129                                                     r  pipereg14/mem_reg_i_178/I1
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130                                                     r  pipereg14/mem_reg_i_224/I3
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131                                                     r  pipereg14/mem_reg_i_163/I2
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131                                                     r  pipereg14/mem_reg_i_219/I4
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134                                                     r  pipereg14/mem_reg_i_216/I3
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135                                                     r  pipereg14/mem_reg_i_212/I2
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_207/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133                                                     r  pipereg14/mem_reg_i_121/I2
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132                                                     r  pipereg14/mem_reg_0_i_50/I2
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.236    11.121    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132                                                     r  pipereg14/mem_reg_4_i_3/I2
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    11.164 r  pipereg14/mem_reg_4_i_3/O
                         net (fo=48, routed)          0.591    11.755    data_mem/dmem_replace/I1[0]
    RAMB36_X1Y24         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_10/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.220    10.787    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y24                                                      r  data_mem/dmem_replace/mem_reg_10/CLKARDCLK
                         clock pessimism              0.287    11.074    
                         clock uncertainty           -0.035    11.039    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.668    data_mem/dmem_replace/mem_reg_10
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 -1.087    




