
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000a2c8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000a738  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000528  20000008  6000a740  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000218  20000530  6000ac68  00018530  2**2
                  ALLOC
  5 .comment      00000183  00000000  00000000  00018530  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000538  00000000  00000000  000186b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a49  00000000  00000000  00018beb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008353  00000000  00000000  00019634  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ecf  00000000  00000000  00021987  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000336c  00000000  00000000  00022856  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001d5c  00000000  00000000  00025bc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002a77  00000000  00000000  00027920  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001d34  00000000  00000000  0002a397  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00035593  00000000  00000000  0002c0cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0006165e  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000508  00000000  00000000  00061683  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void whiteLED(void) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	uint32_t master_tx_frame_led = start;
   8:	00000309 	.word	0x00000309
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
	SPI_configure_master_mode(&g_spi_led);
  2c:	00000313 	.word	0x00000313
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002455 	.word	0x00002455
  6c:	00002481 	.word	0x00002481
	master_tx_frame_led = W;
  70:	0000310d 	.word	0x0000310d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  74:	00003139 	.word	0x00003139
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
	master_tx_frame_led = W;
  84:	0000033d 	.word	0x0000033d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	000007c1 	.word	0x000007c1
  94:	00000819 	.word	0x00000819
	master_tx_frame_led = W;
  98:	00000347 	.word	0x00000347
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
	master_tx_frame_led = W;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  bc:	0000034d 	.word	0x0000034d
	master_tx_frame_led = W;
  c0:	00000839 	.word	0x00000839
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
	master_tx_frame_led = W;
  d4:	00000359 	.word	0x00000359
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369

	master_tx_frame_led = end;
  f8:	0000036b 	.word	0x0000036b
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 23c:	0000040d 	.word	0x0000040d
                    --transit;
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
 248:	00000413 	.word	0x00000413
                 */
                if( this_spi->cmd_done && ( this_spi->slave_tx_idx >= this_spi->slave_tx_size ) &&
                  ( this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size ) )
                {
                    guard = 1 + ((int32_t)this_spi->fifo_depth / 4);
                    while( ( 0u == HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_TXFULL ) )
 24c:	00000415 	.word	0x00000415
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
 250:	00000417 	.word	0x00000417
            else /* Slave transfer mode not set up so discard anything in RX FIFO */
            {
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_RXFIFORST_MASK );
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
        }

        /* Handle transmit. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXDONE ) )
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
                        ++tx_idx;
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
                        ++transit;
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 288:	00000433 	.word	0x00000433
             * Note, the driver only currently uses the txdone interrupt when
             * in frame transmit mode. In block mode all TX handling is done by the
             * receive interrupt handling code as we know that for every frame received
             * a frame must be placed in the TX FIFO.
             */
            if( SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
            {
                /* Execute the user callback to update the slave_tx_frame */
                if( NULL_SLAVE_TX_UPDATE_HANDLER != this_spi->slave_tx_frame_handler )
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
                    --transit;
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
            {
                /* Slave transfer mode not set up so discard anything in TX FIFO */
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
            {
                if( transit < this_spi->fifo_depth )
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
                    ++tx_idx;
                    ++transit;
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
                    ++transit;
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:

        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
                    ++transfer_idx;
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
                    --transit;
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
            {
                if( transit < this_spi->fifo_depth )
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
                    ++tx_idx;
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
                    ++transit;
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
            read_slave_rx_fifo( this_spi );

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
                    --transit;
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
            while( transfer_idx <= transfer_size )
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
                rx_size = this_spi->slave_rx_idx;
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
                    ++transfer_idx;
                }
            }
        }
    }
}
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
                {
                    this_spi->cmd_done = 0u;
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
                    this_spi->resp_tx_buffer = 0u;
 43a:	0000      	.short	0x0000
 43c:	00003c85 	.word	0x00003c85
 440:	00000001 	.word	0x00000001
                    this_spi->resp_buff_size = 0u;
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
                    this_spi->resp_buff_tx_idx = 0u;
 44c:	20000008 	.word	0x20000008
 450:	6000a740 	.word	0x6000a740
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 454:	20000008 	.word	0x20000008
 458:	20000530 	.word	0x20000530
 45c:	00000000 	.word	0x00000000
 460:	20000530 	.word	0x20000530
 464:	20000748 	.word	0x20000748
 468:	00003f81 	.word	0x00003f81
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 46c:	0000090d 	.word	0x0000090d

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5330 	movw	r3, #1328	; 0x530
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
                fill_slave_tx_fifo( this_spi );
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0

                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
        }
    }
}
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	4603      	mov	r3, r0
     690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     692:	f04f 0015 	mov.w	r0, #21
     696:	f7ff ff1f 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     69a:	f242 0300 	movw	r3, #8192	; 0x2000
     69e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     6a2:	f242 0200 	movw	r2, #8192	; 0x2000
     6a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
     6aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
     6ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     6b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     6b2:	f245 0300 	movw	r3, #20480	; 0x5000
     6b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6ba:	f04f 0200 	mov.w	r2, #0
     6be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     6c0:	f240 0300 	movw	r3, #0
     6c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6c8:	f04f 0200 	mov.w	r2, #0
     6cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     6d0:	f240 0300 	movw	r3, #0
     6d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6d8:	f04f 0200 	mov.w	r2, #0
     6dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     6e0:	f240 0300 	movw	r3, #0
     6e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6e8:	79fa      	ldrb	r2, [r7, #7]
     6ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     6ee:	f245 0300 	movw	r3, #20480	; 0x5000
     6f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6f6:	f04f 0201 	mov.w	r2, #1
     6fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     6fc:	f04f 0015 	mov.w	r0, #21
     700:	f7ff ff08 	bl	514 <NVIC_ClearPendingIRQ>
}
     704:	f107 0708 	add.w	r7, r7, #8
     708:	46bd      	mov	sp, r7
     70a:	bd80      	pop	{r7, pc}

0000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     70c:	b480      	push	{r7}
     70e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     710:	f240 0300 	movw	r3, #0
     714:	f2c4 230a 	movt	r3, #16906	; 0x420a
     718:	f04f 0201 	mov.w	r2, #1
     71c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
     728:	b480      	push	{r7}
     72a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
     72c:	f240 0300 	movw	r3, #0
     730:	f2c4 230a 	movt	r3, #16906	; 0x420a
     734:	f04f 0200 	mov.w	r2, #0
     738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     73c:	46bd      	mov	sp, r7
     73e:	bc80      	pop	{r7}
     740:	4770      	bx	lr
     742:	bf00      	nop

00000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     744:	b480      	push	{r7}
     746:	b083      	sub	sp, #12
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     74c:	f245 0300 	movw	r3, #20480	; 0x5000
     750:	f2c4 0300 	movt	r3, #16384	; 0x4000
     754:	687a      	ldr	r2, [r7, #4]
     756:	61da      	str	r2, [r3, #28]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     764:	b580      	push	{r7, lr}
     766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     768:	f240 0300 	movw	r3, #0
     76c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     770:	f04f 0201 	mov.w	r2, #1
     774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     778:	f04f 0015 	mov.w	r0, #21
     77c:	f7ff fe90 	bl	4a0 <NVIC_EnableIRQ>
}
     780:	bd80      	pop	{r7, pc}
     782:	bf00      	nop

00000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     784:	b580      	push	{r7, lr}
     786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     788:	f240 0300 	movw	r3, #0
     78c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     790:	f04f 0200 	mov.w	r2, #0
     794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     798:	f04f 0015 	mov.w	r0, #21
     79c:	f7ff fe9c 	bl	4d8 <NVIC_DisableIRQ>
}
     7a0:	bd80      	pop	{r7, pc}
     7a2:	bf00      	nop

000007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
     7a4:	b480      	push	{r7}
     7a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
     7a8:	f245 0300 	movw	r3, #20480	; 0x5000
     7ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7b0:	f04f 0201 	mov.w	r2, #1
     7b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     7b6:	f3bf 8f4f 	dsb	sy
}
     7ba:	46bd      	mov	sp, r7
     7bc:	bc80      	pop	{r7}
     7be:	4770      	bx	lr

000007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     7c0:	b580      	push	{r7, lr}
     7c2:	af00      	add	r7, sp, #0

	can_hit = 1;
     7c4:	f240 030c 	movw	r3, #12
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     7d2:	f7ff ff4b 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     7d6:	f7ff ff0b 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     7da:	f7ff ff37 	bl	64c <MSS_TIM1_disable_irq>
	if (myTank.health == 0){
     7de:	f240 53d8 	movw	r3, #1496	; 0x5d8
     7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e6:	681b      	ldr	r3, [r3, #0]
     7e8:	2b00      	cmp	r3, #0
     7ea:	d102      	bne.n	7f2 <Timer1_IRQHandler+0x32>
		redLED();
     7ec:	f000 fd94 	bl	1318 <redLED>
     7f0:	e010      	b.n	814 <Timer1_IRQHandler+0x54>
	} else if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
     7f2:	f240 53d8 	movw	r3, #1496	; 0x5d8
     7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7fa:	681a      	ldr	r2, [r3, #0]
     7fc:	f24a 3378 	movw	r3, #41848	; 0xa378
     800:	f2c0 0300 	movt	r3, #0
     804:	681b      	ldr	r3, [r3, #0]
     806:	429a      	cmp	r2, r3
     808:	d202      	bcs.n	810 <Timer1_IRQHandler+0x50>
		yellowLED();
     80a:	f000 fec5 	bl	1598 <yellowLED>
     80e:	e001      	b.n	814 <Timer1_IRQHandler+0x54>
	} else{
		setColor();
     810:	f001 f97e 	bl	1b10 <setColor>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     814:	bd80      	pop	{r7, pc}
     816:	bf00      	nop

00000818 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
     818:	b580      	push	{r7, lr}
     81a:	af00      	add	r7, sp, #0
	sound_done = 1;
     81c:	f240 0310 	movw	r3, #16
     820:	f2c2 0300 	movt	r3, #8192	; 0x2000
     824:	f04f 0201 	mov.w	r2, #1
     828:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
     82a:	f7ff ffbb 	bl	7a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
     82e:	f7ff ff7b 	bl	728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
     832:	f7ff ffa7 	bl	784 <MSS_TIM2_disable_irq>
}
     836:	bd80      	pop	{r7, pc}

00000838 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     838:	4668      	mov	r0, sp
     83a:	f020 0107 	bic.w	r1, r0, #7
     83e:	468d      	mov	sp, r1
     840:	b581      	push	{r0, r7, lr}
     842:	b083      	sub	sp, #12
     844:	af00      	add	r7, sp, #0
	if (can_hit){
     846:	f240 030c 	movw	r3, #12
     84a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     84e:	681b      	ldr	r3, [r3, #0]
     850:	2b00      	cmp	r3, #0
     852:	d049      	beq.n	8e8 <GPIO0_IRQHandler+0xb0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[2] = "q\n";
     854:	f640 2371 	movw	r3, #2673	; 0xa71
     858:	80bb      	strh	r3, [r7, #4]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
     85a:	f107 0304 	add.w	r3, r7, #4
     85e:	f240 50c4 	movw	r0, #1476	; 0x5c4
     862:	f2c2 0000 	movt	r0, #8192	; 0x2000
     866:	4619      	mov	r1, r3
     868:	f04f 0202 	mov.w	r2, #2
     86c:	f002 fe9a 	bl	35a4 <UART_send>

		delay(1000000);
     870:	f244 2040 	movw	r0, #16960	; 0x4240
     874:	f2c0 000f 	movt	r0, #15
     878:	f001 f922 	bl	1ac0 <delay>
		getHit();
     87c:	f001 f972 	bl	1b64 <getHit>
		redLED(); //START LED
     880:	f000 fd4a 	bl	1318 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
     884:	f24a 327c 	movw	r2, #41852	; 0xa37c
     888:	f2c0 0200 	movt	r2, #0
     88c:	463b      	mov	r3, r7
     88e:	6812      	ldr	r2, [r2, #0]
     890:	4611      	mov	r1, r2
     892:	8019      	strh	r1, [r3, #0]
     894:	f103 0302 	add.w	r3, r3, #2
     898:	ea4f 4212 	mov.w	r2, r2, lsr #16
     89c:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
     89e:	463b      	mov	r3, r7
     8a0:	f240 50c4 	movw	r0, #1476	; 0x5c4
     8a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8a8:	4619      	mov	r1, r3
     8aa:	f04f 0203 	mov.w	r2, #3
     8ae:	f002 fe79 	bl	35a4 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     8b2:	f04f 0001 	mov.w	r0, #1
     8b6:	f7ff fe4b 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
     8ba:	f24a 3000 	movw	r0, #41728	; 0xa300
     8be:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
     8c2:	f7ff fea3 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     8c6:	f7ff fe85 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     8ca:	f7ff feaf 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     8ce:	f240 030c 	movw	r3, #12
     8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8d6:	f04f 0200 	mov.w	r2, #0
     8da:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
		delay(1000000);
     8dc:	f244 2040 	movw	r0, #16960	; 0x4240
     8e0:	f2c0 000f 	movt	r0, #15
     8e4:	f001 f8ec 	bl	1ac0 <delay>
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     8e8:	f04f 0000 	mov.w	r0, #0
     8ec:	f002 fce4 	bl	32b8 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     8f0:	f04f 0000 	mov.w	r0, #0
     8f4:	f04f 0100 	mov.w	r1, #0
     8f8:	f002 fc8c 	bl	3214 <MSS_GPIO_set_output>
}
     8fc:	f107 070c 	add.w	r7, r7, #12
     900:	46bd      	mov	sp, r7
     902:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     906:	4685      	mov	sp, r0
     908:	4770      	bx	lr
     90a:	bf00      	nop

0000090c <main>:

int main()
{
     90c:	b580      	push	{r7, lr}
     90e:	b094      	sub	sp, #80	; 0x50
     910:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     912:	f240 0310 	movw	r3, #16
     916:	f2c4 0305 	movt	r3, #16389	; 0x4005
     91a:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     91c:	f240 0314 	movw	r3, #20
     920:	f2c4 0305 	movt	r3, #16389	; 0x4005
     924:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     926:	f240 0320 	movw	r3, #32
     92a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     92e:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     930:	f240 0324 	movw	r3, #36	; 0x24
     934:	f2c4 0305 	movt	r3, #16389	; 0x4005
     938:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     93a:	f240 0334 	movw	r3, #52	; 0x34
     93e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     942:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     944:	f240 0338 	movw	r3, #56	; 0x38
     948:	f2c4 0305 	movt	r3, #16389	; 0x4005
     94c:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
     94e:	f04f 0300 	mov.w	r3, #0
     952:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
     954:	69bb      	ldr	r3, [r7, #24]
     956:	f04f 0200 	mov.w	r2, #0
     95a:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
     95c:	f240 50c4 	movw	r0, #1476	; 0x5c4
     960:	f2c2 0000 	movt	r0, #8192	; 0x2000
     964:	f240 1100 	movw	r1, #256	; 0x100
     968:	f2c4 0105 	movt	r1, #16389	; 0x4005
     96c:	f240 228a 	movw	r2, #650	; 0x28a
     970:	f04f 0301 	mov.w	r3, #1
     974:	f002 fcc8 	bl	3308 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
     978:	f000 fc28 	bl	11cc <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
     97c:	f04f 001f 	mov.w	r0, #31
     980:	f7ff fd8e 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     984:	f04f 0000 	mov.w	r0, #0
     988:	f04f 0140 	mov.w	r1, #64	; 0x40
     98c:	f002 fc24 	bl	31d8 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     990:	f04f 0000 	mov.w	r0, #0
     994:	f002 fc5e 	bl	3254 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     998:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     99c:	f2c0 030d 	movt	r3, #13
     9a0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
     9a2:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9a6:	f2c0 030d 	movt	r3, #13
     9aa:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
     9ac:	693b      	ldr	r3, [r7, #16]
     9ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9b0:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     9b2:	68fb      	ldr	r3, [r7, #12]
     9b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     9b6:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     9b8:	f000 fa82 	bl	ec0 <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
     9bc:	f240 50ec 	movw	r0, #1516	; 0x5ec
     9c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9c4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     9c8:	f04f 0203 	mov.w	r2, #3
     9cc:	f001 f9fa 	bl	1dc4 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
     9d0:	f240 50ec 	movw	r0, #1516	; 0x5ec
     9d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9d8:	f641 114d 	movw	r1, #6477	; 0x194d
     9dc:	f2c0 0100 	movt	r1, #0
     9e0:	f04f 0280 	mov.w	r2, #128	; 0x80
     9e4:	f001 fce2 	bl	23ac <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = MAX_HEALTH;
     9e8:	f240 53d8 	movw	r3, #1496	; 0x5d8
     9ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f0:	f04f 0264 	mov.w	r2, #100	; 0x64
     9f4:	601a      	str	r2, [r3, #0]
	myTank.damagePerHit = 5;
     9f6:	f240 53d8 	movw	r3, #1496	; 0x5d8
     9fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9fe:	f04f 0205 	mov.w	r2, #5
     a02:	609a      	str	r2, [r3, #8]
	myTank.aimingSpeed = 10000;
     a04:	f240 53d8 	movw	r3, #1496	; 0x5d8
     a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a0c:	f242 7210 	movw	r2, #10000	; 0x2710
     a10:	605a      	str	r2, [r3, #4]
	myTank.drivingSpeed = 90000;
     a12:	f240 53d8 	movw	r3, #1496	; 0x5d8
     a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1a:	f645 7290 	movw	r2, #24464	; 0x5f90
     a1e:	f2c0 0201 	movt	r2, #1
     a22:	60da      	str	r2, [r3, #12]
	printf("Yeet");
     a24:	f24a 3080 	movw	r0, #41856	; 0xa380
     a28:	f2c0 0000 	movt	r0, #0
     a2c:	f003 fb3a 	bl	40a4 <printf>


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     a30:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a38:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     a3c:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     a3e:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a46:	f04f 0242 	mov.w	r2, #66	; 0x42
     a4a:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     a4c:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a54:	f04f 0200 	mov.w	r2, #0
     a58:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     a5a:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a62:	f04f 0200 	mov.w	r2, #0
     a66:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     a68:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a70:	f04f 0200 	mov.w	r2, #0
     a74:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     a76:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7e:	f04f 0200 	mov.w	r2, #0
     a82:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     a84:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a8c:	f04f 0200 	mov.w	r2, #0
     a90:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     a92:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9a:	f04f 0200 	mov.w	r2, #0
     a9e:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     aa0:	f240 53cc 	movw	r3, #1484	; 0x5cc
     aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa8:	f04f 0200 	mov.w	r2, #0
     aac:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     aae:	f240 603c 	movw	r0, #1596	; 0x63c
     ab2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ab6:	f04f 0100 	mov.w	r1, #0
     aba:	f001 ff29 	bl	2910 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     abe:	f04f 0306 	mov.w	r3, #6
     ac2:	9300      	str	r3, [sp, #0]
     ac4:	f240 603c 	movw	r0, #1596	; 0x63c
     ac8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     acc:	f240 51cc 	movw	r1, #1484	; 0x5cc
     ad0:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ad4:	f04f 0203 	mov.w	r2, #3
     ad8:	f240 53b8 	movw	r3, #1464	; 0x5b8
     adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae0:	f001 ffe2 	bl	2aa8 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ae4:	f240 603c 	movw	r0, #1596	; 0x63c
     ae8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     aec:	f04f 0100 	mov.w	r1, #0
     af0:	f001 ff92 	bl	2a18 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     af4:	f240 53b8 	movw	r3, #1464	; 0x5b8
     af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afc:	785b      	ldrb	r3, [r3, #1]
     afe:	f003 0310 	and.w	r3, r3, #16
     b02:	2b00      	cmp	r3, #0
     b04:	bf0c      	ite	eq
     b06:	2300      	moveq	r3, #0
     b08:	2301      	movne	r3, #1
     b0a:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     b0c:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b14:	785b      	ldrb	r3, [r3, #1]
     b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
     b1a:	2b00      	cmp	r3, #0
     b1c:	bf0c      	ite	eq
     b1e:	2300      	moveq	r3, #0
     b20:	2301      	movne	r3, #1
     b22:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     b24:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b2c:	785b      	ldrb	r3, [r3, #1]
     b2e:	f003 0320 	and.w	r3, r3, #32
     b32:	2b00      	cmp	r3, #0
     b34:	bf0c      	ite	eq
     b36:	2300      	moveq	r3, #0
     b38:	2301      	movne	r3, #1
     b3a:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     b3c:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b44:	785b      	ldrb	r3, [r3, #1]
     b46:	b25b      	sxtb	r3, r3
     b48:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     b4e:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b56:	785b      	ldrb	r3, [r3, #1]
     b58:	f003 0302 	and.w	r3, r3, #2
     b5c:	2b00      	cmp	r3, #0
     b5e:	bf0c      	ite	eq
     b60:	2300      	moveq	r3, #0
     b62:	2301      	movne	r3, #1
     b64:	643b      	str	r3, [r7, #64]	; 0x40


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b68:	2b00      	cmp	r3, #0
     b6a:	d12e      	bne.n	bca <main+0x2be>
     b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b6e:	2b00      	cmp	r3, #0
     b70:	d02b      	beq.n	bca <main+0x2be>
			if (udPos >= 1000000){ // At max, stay
     b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b74:	f244 233f 	movw	r3, #16959	; 0x423f
     b78:	f2c0 030f 	movt	r3, #15
     b7c:	429a      	cmp	r2, r3
     b7e:	d904      	bls.n	b8a <main+0x27e>
				*udAddr = 1000000 / 1000;
     b80:	693b      	ldr	r3, [r7, #16]
     b82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     b86:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     b88:	e051      	b.n	c2e <main+0x322>
			if (udPos >= 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += myTank.aimingSpeed;
     b8a:	f240 53d8 	movw	r3, #1496	; 0x5d8
     b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b92:	685b      	ldr	r3, [r3, #4]
     b94:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b96:	4413      	add	r3, r2
     b98:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos > 1000000)
     b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b9c:	f244 2340 	movw	r3, #16960	; 0x4240
     ba0:	f2c0 030f 	movt	r3, #15
     ba4:	429a      	cmp	r2, r3
     ba6:	d904      	bls.n	bb2 <main+0x2a6>
					udPos = 1000000;
     ba8:	f244 2340 	movw	r3, #16960	; 0x4240
     bac:	f2c0 030f 	movt	r3, #15
     bb0:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     bb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bb4:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     bb8:	f2c1 0362 	movt	r3, #4194	; 0x1062
     bbc:	fba3 1302 	umull	r1, r3, r3, r2
     bc0:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bc4:	693b      	ldr	r3, [r7, #16]
     bc6:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     bc8:	e031      	b.n	c2e <main+0x322>
					udPos = 1000000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
     bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     bcc:	2b00      	cmp	r3, #0
     bce:	d12e      	bne.n	c2e <main+0x322>
     bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     bd2:	2b00      	cmp	r3, #0
     bd4:	d02b      	beq.n	c2e <main+0x322>
			if (udPos <= 800000){ // At min, stay
     bd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bd8:	f243 5300 	movw	r3, #13568	; 0x3500
     bdc:	f2c0 030c 	movt	r3, #12
     be0:	429a      	cmp	r2, r3
     be2:	d804      	bhi.n	bee <main+0x2e2>
				*udAddr = 800000 / 1000;
     be4:	693b      	ldr	r3, [r7, #16]
     be6:	f44f 7248 	mov.w	r2, #800	; 0x320
     bea:	601a      	str	r2, [r3, #0]
     bec:	e01f      	b.n	c2e <main+0x322>
			} 
			else {
				udPos -= myTank.aimingSpeed;
     bee:	f240 53d8 	movw	r3, #1496	; 0x5d8
     bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bf6:	685b      	ldr	r3, [r3, #4]
     bf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bfa:	ebc3 0302 	rsb	r3, r3, r2
     bfe:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos < 800000)
     c00:	6aba      	ldr	r2, [r7, #40]	; 0x28
     c02:	f243 43ff 	movw	r3, #13567	; 0x34ff
     c06:	f2c0 030c 	movt	r3, #12
     c0a:	429a      	cmp	r2, r3
     c0c:	d804      	bhi.n	c18 <main+0x30c>
					udPos = 800000;
     c0e:	f243 5300 	movw	r3, #13568	; 0x3500
     c12:	f2c0 030c 	movt	r3, #12
     c16:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
     c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
     c1a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c1e:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c22:	fba3 1302 	umull	r1, r3, r3, r2
     c26:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c2a:	693b      	ldr	r3, [r7, #16]
     c2c:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c30:	2b00      	cmp	r3, #0
     c32:	d11f      	bne.n	c74 <main+0x368>
     c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c36:	2b00      	cmp	r3, #0
     c38:	d01c      	beq.n	c74 <main+0x368>
			if (rlPos <= 0){ // At min, stay
     c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c3c:	2b00      	cmp	r3, #0
     c3e:	d104      	bne.n	c4a <main+0x33e>
				*rlAddr = 0;
     c40:	68fb      	ldr	r3, [r7, #12]
     c42:	f04f 0200 	mov.w	r2, #0
     c46:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c48:	e045      	b.n	cd6 <main+0x3ca>
			if (rlPos <= 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= myTank.aimingSpeed;
     c4a:	f240 53d8 	movw	r3, #1496	; 0x5d8
     c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c52:	685b      	ldr	r3, [r3, #4]
     c54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c56:	ebc3 0302 	rsb	r3, r3, r2
     c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
     c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c5e:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c62:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c66:	fba3 1302 	umull	r1, r3, r3, r2
     c6a:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c6e:	68fb      	ldr	r3, [r7, #12]
     c70:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c72:	e030      	b.n	cd6 <main+0x3ca>
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
     c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c76:	2b00      	cmp	r3, #0
     c78:	d12d      	bne.n	cd6 <main+0x3ca>
     c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c7c:	2b00      	cmp	r3, #0
     c7e:	d02a      	beq.n	cd6 <main+0x3ca>
			if (rlPos >= 1800000){ // At max, stay
     c80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c82:	f247 733f 	movw	r3, #30527	; 0x773f
     c86:	f2c0 031b 	movt	r3, #27
     c8a:	429a      	cmp	r2, r3
     c8c:	d904      	bls.n	c98 <main+0x38c>
				*rlAddr = 1800000 / 1000;
     c8e:	68fb      	ldr	r3, [r7, #12]
     c90:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     c94:	601a      	str	r2, [r3, #0]
     c96:	e01e      	b.n	cd6 <main+0x3ca>
			} 
			else {
				rlPos += myTank.aimingSpeed;
     c98:	f240 53d8 	movw	r3, #1496	; 0x5d8
     c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca0:	685b      	ldr	r3, [r3, #4]
     ca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     ca4:	4413      	add	r3, r2
     ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos > 1800000)
     ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     caa:	f247 7340 	movw	r3, #30528	; 0x7740
     cae:	f2c0 031b 	movt	r3, #27
     cb2:	429a      	cmp	r2, r3
     cb4:	d904      	bls.n	cc0 <main+0x3b4>
					rlPos = 1800000;
     cb6:	f247 7340 	movw	r3, #30528	; 0x7740
     cba:	f2c0 031b 	movt	r3, #27
     cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     cc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     cc2:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     cc6:	f2c1 0362 	movt	r3, #4194	; 0x1062
     cca:	fba3 1302 	umull	r1, r3, r3, r2
     cce:	ea4f 1293 	mov.w	r2, r3, lsr #6
     cd2:	68fb      	ldr	r3, [r7, #12]
     cd4:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
     cd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     cd8:	2b00      	cmp	r3, #0
     cda:	d153      	bne.n	d84 <main+0x478>
			*freqAddr = 56;
     cdc:	697b      	ldr	r3, [r7, #20]
     cde:	f04f 0238 	mov.w	r2, #56	; 0x38
     ce2:	601a      	str	r2, [r3, #0]
			if (sound_done) {
     ce4:	f240 0310 	movw	r3, #16
     ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cec:	681b      	ldr	r3, [r3, #0]
     cee:	2b00      	cmp	r3, #0
     cf0:	d04d      	beq.n	d8e <main+0x482>
				uint8_t tx_buff0[2] = "q\n";
     cf2:	f640 2371 	movw	r3, #2673	; 0xa71
     cf6:	813b      	strh	r3, [r7, #8]
				UART_send(&g_uart,(const uint8_t *)&tx_buff0,sizeof(tx_buff0));	// play hit sound
     cf8:	f107 0308 	add.w	r3, r7, #8
     cfc:	f240 50c4 	movw	r0, #1476	; 0x5c4
     d00:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d04:	4619      	mov	r1, r3
     d06:	f04f 0202 	mov.w	r2, #2
     d0a:	f002 fc4b 	bl	35a4 <UART_send>

				delay(1000000);
     d0e:	f244 2040 	movw	r0, #16960	; 0x4240
     d12:	f2c0 000f 	movt	r0, #15
     d16:	f000 fed3 	bl	1ac0 <delay>

				uint8_t tx_buff[3] = "#0\n";
     d1a:	f24a 3288 	movw	r2, #41864	; 0xa388
     d1e:	f2c0 0200 	movt	r2, #0
     d22:	f107 0304 	add.w	r3, r7, #4
     d26:	6812      	ldr	r2, [r2, #0]
     d28:	4611      	mov	r1, r2
     d2a:	8019      	strh	r1, [r3, #0]
     d2c:	f103 0302 	add.w	r3, r3, #2
     d30:	ea4f 4212 	mov.w	r2, r2, lsr #16
     d34:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
     d36:	f107 0304 	add.w	r3, r7, #4
     d3a:	f240 50c4 	movw	r0, #1476	; 0x5c4
     d3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d42:	4619      	mov	r1, r3
     d44:	f04f 0203 	mov.w	r2, #3
     d48:	f002 fc2c 	bl	35a4 <UART_send>

				delay(1000000);
     d4c:	f244 2040 	movw	r0, #16960	; 0x4240
     d50:	f2c0 000f 	movt	r0, #15
     d54:	f000 feb4 	bl	1ac0 <delay>

				MSS_TIM2_init(1); // one shot
     d58:	f04f 0001 	mov.w	r0, #1
     d5c:	f7ff fc94 	bl	688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(10000000); // .1 seconds
     d60:	f249 6080 	movw	r0, #38528	; 0x9680
     d64:	f2c0 0098 	movt	r0, #152	; 0x98
     d68:	f7ff fcec 	bl	744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
     d6c:	f7ff fcce 	bl	70c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
     d70:	f7ff fcf8 	bl	764 <MSS_TIM2_enable_irq>
				sound_done = 0;
     d74:	f240 0310 	movw	r3, #16
     d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d7c:	f04f 0200 	mov.w	r2, #0
     d80:	601a      	str	r2, [r3, #0]
     d82:	e005      	b.n	d90 <main+0x484>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     d84:	697b      	ldr	r3, [r7, #20]
     d86:	f04f 0200 	mov.w	r2, #0
     d8a:	601a      	str	r2, [r3, #0]
     d8c:	e000      	b.n	d90 <main+0x484>

				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(10000000); // .1 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
     d8e:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     d90:	f240 53b8 	movw	r3, #1464	; 0x5b8
     d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d98:	78db      	ldrb	r3, [r3, #3]
     d9a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     d9e:	f240 53b8 	movw	r3, #1464	; 0x5b8
     da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da6:	795b      	ldrb	r3, [r3, #5]
     da8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     dac:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     db0:	2b00      	cmp	r3, #0
     db2:	d107      	bne.n	dc4 <main+0x4b8>
     db4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     db8:	2b00      	cmp	r3, #0
     dba:	d103      	bne.n	dc4 <main+0x4b8>
			joyVals = 0b1010;
     dbc:	f04f 030a 	mov.w	r3, #10
     dc0:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     dc2:	e06a      	b.n	e9a <main+0x58e>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     dc4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     dc8:	2b00      	cmp	r3, #0
     dca:	d108      	bne.n	dde <main+0x4d2>
     dcc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dd0:	f113 0f02 	cmn.w	r3, #2
     dd4:	d103      	bne.n	dde <main+0x4d2>
			joyVals = 0b1011;
     dd6:	f04f 030b 	mov.w	r3, #11
     dda:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     ddc:	e05d      	b.n	e9a <main+0x58e>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     dde:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     de2:	2b00      	cmp	r3, #0
     de4:	d108      	bne.n	df8 <main+0x4ec>
     de6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dea:	f1b3 3fff 	cmp.w	r3, #4294967295
     dee:	d103      	bne.n	df8 <main+0x4ec>
			joyVals = 0b1001;
     df0:	f04f 0309 	mov.w	r3, #9
     df4:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     df6:	e050      	b.n	e9a <main+0x58e>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     df8:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
     e00:	d107      	bne.n	e12 <main+0x506>
     e02:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e06:	2b00      	cmp	r3, #0
     e08:	d103      	bne.n	e12 <main+0x506>
			joyVals = 0b0110;
     e0a:	f04f 0306 	mov.w	r3, #6
     e0e:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     e10:	e043      	b.n	e9a <main+0x58e>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     e12:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e16:	f1b3 3fff 	cmp.w	r3, #4294967295
     e1a:	d108      	bne.n	e2e <main+0x522>
     e1c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e20:	f1b3 3fff 	cmp.w	r3, #4294967295
     e24:	d103      	bne.n	e2e <main+0x522>
			joyVals = 0b0101;
     e26:	f04f 0305 	mov.w	r3, #5
     e2a:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     e2c:	e035      	b.n	e9a <main+0x58e>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     e2e:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e32:	f1b3 3fff 	cmp.w	r3, #4294967295
     e36:	d108      	bne.n	e4a <main+0x53e>
     e38:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e3c:	f113 0f02 	cmn.w	r3, #2
     e40:	d103      	bne.n	e4a <main+0x53e>
			joyVals = 0b0111;
     e42:	f04f 0307 	mov.w	r3, #7
     e46:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     e48:	e027      	b.n	e9a <main+0x58e>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     e4a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e4e:	f113 0f02 	cmn.w	r3, #2
     e52:	d107      	bne.n	e64 <main+0x558>
     e54:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e58:	2b00      	cmp	r3, #0
     e5a:	d103      	bne.n	e64 <main+0x558>
			joyVals = 0b1110;
     e5c:	f04f 030e 	mov.w	r3, #14
     e60:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     e62:	e01a      	b.n	e9a <main+0x58e>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     e64:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e68:	f113 0f02 	cmn.w	r3, #2
     e6c:	d108      	bne.n	e80 <main+0x574>
     e6e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e72:	f1b3 3fff 	cmp.w	r3, #4294967295
     e76:	d103      	bne.n	e80 <main+0x574>
			joyVals = 0b1101;
     e78:	f04f 030d 	mov.w	r3, #13
     e7c:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     e7e:	e00c      	b.n	e9a <main+0x58e>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     e80:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e84:	f113 0f02 	cmn.w	r3, #2
     e88:	d107      	bne.n	e9a <main+0x58e>
     e8a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e8e:	f113 0f02 	cmn.w	r3, #2
     e92:	d102      	bne.n	e9a <main+0x58e>
			joyVals = 0b1111;
     e94:	f04f 030f 	mov.w	r3, #15
     e98:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
     e9a:	69fb      	ldr	r3, [r7, #28]
     e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e9e:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, myTank.drivingSpeed); //change this number to fix pwm of motors
     ea0:	f240 53d8 	movw	r3, #1496	; 0x5d8
     ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea8:	68db      	ldr	r3, [r3, #12]
     eaa:	6a38      	ldr	r0, [r7, #32]
     eac:	4619      	mov	r1, r3
     eae:	f000 f97f 	bl	11b0 <changeSpeed>
		delay(100000);
     eb2:	f248 60a0 	movw	r0, #34464	; 0x86a0
     eb6:	f2c0 0001 	movt	r0, #1
     eba:	f000 fe01 	bl	1ac0 <delay>
	}
     ebe:	e5b7      	b.n	a30 <main+0x124>

00000ec0 <setupSPI>:

	return 0;
}

void setupSPI(void) {
     ec0:	b580      	push	{r7, lr}
     ec2:	b084      	sub	sp, #16
     ec4:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     ec6:	f240 53cc 	movw	r3, #1484	; 0x5cc
     eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ece:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     ed2:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     ed4:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     edc:	f04f 0242 	mov.w	r2, #66	; 0x42
     ee0:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     ee2:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eea:	f04f 0200 	mov.w	r2, #0
     eee:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     ef0:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef8:	f04f 32ff 	mov.w	r2, #4294967295
     efc:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     efe:	f240 53cc 	movw	r3, #1484	; 0x5cc
     f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f06:	f04f 32ff 	mov.w	r2, #4294967295
     f0a:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     f0c:	f240 603c 	movw	r0, #1596	; 0x63c
     f10:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f14:	f001 fb22 	bl	255c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     f18:	f04f 0308 	mov.w	r3, #8
     f1c:	9300      	str	r3, [sp, #0]
     f1e:	f240 603c 	movw	r0, #1596	; 0x63c
     f22:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f26:	f04f 0100 	mov.w	r1, #0
     f2a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     f2e:	f04f 0307 	mov.w	r3, #7
     f32:	f001 fc5d 	bl	27f0 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f36:	f240 603c 	movw	r0, #1596	; 0x63c
     f3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f3e:	f04f 0100 	mov.w	r1, #0
     f42:	f001 fce5 	bl	2910 <MSS_SPI_set_slave_select>
	int i = 3;
     f46:	f04f 0303 	mov.w	r3, #3
     f4a:	607b      	str	r3, [r7, #4]
	while(i) {
     f4c:	e016      	b.n	f7c <setupSPI+0xbc>
		MSS_SPI_transfer_block
     f4e:	f04f 0305 	mov.w	r3, #5
     f52:	9300      	str	r3, [sp, #0]
     f54:	f240 603c 	movw	r0, #1596	; 0x63c
     f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f5c:	f240 51cc 	movw	r1, #1484	; 0x5cc
     f60:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f64:	f04f 0205 	mov.w	r2, #5
     f68:	f240 53b8 	movw	r3, #1464	; 0x5b8
     f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f70:	f001 fd9a 	bl	2aa8 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     f74:	687b      	ldr	r3, [r7, #4]
     f76:	f103 33ff 	add.w	r3, r3, #4294967295
     f7a:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     f7c:	687b      	ldr	r3, [r7, #4]
     f7e:	2b00      	cmp	r3, #0
     f80:	d1e5      	bne.n	f4e <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f82:	f240 603c 	movw	r0, #1596	; 0x63c
     f86:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f8a:	f04f 0100 	mov.w	r1, #0
     f8e:	f001 fd43 	bl	2a18 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     f92:	f240 53cc 	movw	r3, #1484	; 0x5cc
     f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f9e:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     fa0:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa8:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     fac:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     fae:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb6:	f04f 0200 	mov.w	r2, #0
     fba:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     fbc:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc4:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     fc8:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     fca:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd2:	f04f 0200 	mov.w	r2, #0
     fd6:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     fd8:	f240 603c 	movw	r0, #1596	; 0x63c
     fdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fe0:	f04f 0100 	mov.w	r1, #0
     fe4:	f001 fc94 	bl	2910 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     fe8:	f04f 0305 	mov.w	r3, #5
     fec:	9300      	str	r3, [sp, #0]
     fee:	f240 603c 	movw	r0, #1596	; 0x63c
     ff2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ff6:	f240 51cc 	movw	r1, #1484	; 0x5cc
     ffa:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ffe:	f04f 0205 	mov.w	r2, #5
    1002:	f240 53b8 	movw	r3, #1464	; 0x5b8
    1006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    100a:	f001 fd4d 	bl	2aa8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    100e:	f240 603c 	movw	r0, #1596	; 0x63c
    1012:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1016:	f04f 0100 	mov.w	r1, #0
    101a:	f001 fcfd 	bl	2a18 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
    101e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    102a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
    102c:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1034:	f04f 0222 	mov.w	r2, #34	; 0x22
    1038:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    103a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    103e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1042:	f04f 0200 	mov.w	r2, #0
    1046:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
    1048:	f240 53cc 	movw	r3, #1484	; 0x5cc
    104c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1050:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1054:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
    1056:	f240 53cc 	movw	r3, #1484	; 0x5cc
    105a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105e:	f06f 023f 	mvn.w	r2, #63	; 0x3f
    1062:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
    1064:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106c:	f04f 0200 	mov.w	r2, #0
    1070:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
    1072:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    107a:	f04f 0200 	mov.w	r2, #0
    107e:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
    1080:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1088:	f04f 0200 	mov.w	r2, #0
    108c:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
    108e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1096:	f04f 0200 	mov.w	r2, #0
    109a:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    109c:	f240 603c 	movw	r0, #1596	; 0x63c
    10a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a4:	f04f 0100 	mov.w	r1, #0
    10a8:	f001 fc32 	bl	2910 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    10ac:	f04f 0309 	mov.w	r3, #9
    10b0:	9300      	str	r3, [sp, #0]
    10b2:	f240 603c 	movw	r0, #1596	; 0x63c
    10b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ba:	f240 51cc 	movw	r1, #1484	; 0x5cc
    10be:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10c2:	f04f 0209 	mov.w	r2, #9
    10c6:	f240 53b8 	movw	r3, #1464	; 0x5b8
    10ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ce:	f001 fceb 	bl	2aa8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10d2:	f240 603c 	movw	r0, #1596	; 0x63c
    10d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10da:	f04f 0100 	mov.w	r1, #0
    10de:	f001 fc9b 	bl	2a18 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
    10e2:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ea:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    10ee:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
    10f0:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10f8:	f06f 023d 	mvn.w	r2, #61	; 0x3d
    10fc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    10fe:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1106:	f04f 0200 	mov.w	r2, #0
    110a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
    110c:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1114:	f04f 0200 	mov.w	r2, #0
    1118:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
    111a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    111e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1122:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1126:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
    1128:	f240 53cc 	movw	r3, #1484	; 0x5cc
    112c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1130:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1134:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
    1136:	f240 53cc 	movw	r3, #1484	; 0x5cc
    113a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    113e:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1142:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
    1144:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    114c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1150:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
    1152:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    115a:	f04f 025a 	mov.w	r2, #90	; 0x5a
    115e:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1160:	f240 603c 	movw	r0, #1596	; 0x63c
    1164:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1168:	f04f 0100 	mov.w	r1, #0
    116c:	f001 fbd0 	bl	2910 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    1170:	f04f 0309 	mov.w	r3, #9
    1174:	9300      	str	r3, [sp, #0]
    1176:	f240 603c 	movw	r0, #1596	; 0x63c
    117a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    117e:	f240 51cc 	movw	r1, #1484	; 0x5cc
    1182:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1186:	f04f 0209 	mov.w	r2, #9
    118a:	f240 53b8 	movw	r3, #1464	; 0x5b8
    118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1192:	f001 fc89 	bl	2aa8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1196:	f240 603c 	movw	r0, #1596	; 0x63c
    119a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    119e:	f04f 0100 	mov.w	r1, #0
    11a2:	f001 fc39 	bl	2a18 <MSS_SPI_clear_slave_select>

}
    11a6:	f107 0708 	add.w	r7, r7, #8
    11aa:	46bd      	mov	sp, r7
    11ac:	bd80      	pop	{r7, pc}
    11ae:	bf00      	nop

000011b0 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
    11b0:	b480      	push	{r7}
    11b2:	b083      	sub	sp, #12
    11b4:	af00      	add	r7, sp, #0
    11b6:	6078      	str	r0, [r7, #4]
    11b8:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
    11ba:	683a      	ldr	r2, [r7, #0]
    11bc:	687b      	ldr	r3, [r7, #4]
    11be:	601a      	str	r2, [r3, #0]

	return;
}
    11c0:	f107 070c 	add.w	r7, r7, #12
    11c4:	46bd      	mov	sp, r7
    11c6:	bc80      	pop	{r7}
    11c8:	4770      	bx	lr
    11ca:	bf00      	nop

000011cc <greenLED>:

void greenLED(void) {
    11cc:	b580      	push	{r7, lr}
    11ce:	b082      	sub	sp, #8
    11d0:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    11d2:	f04f 0300 	mov.w	r3, #0
    11d6:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    11d8:	f240 5070 	movw	r0, #1392	; 0x570
    11dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e0:	f240 2100 	movw	r1, #512	; 0x200
    11e4:	f2c4 0105 	movt	r1, #16389	; 0x4005
    11e8:	f04f 0201 	mov.w	r2, #1
    11ec:	f002 fa88 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    11f0:	f240 5070 	movw	r0, #1392	; 0x570
    11f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11f8:	f002 fb50 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    11fc:	f240 5070 	movw	r0, #1392	; 0x570
    1200:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1204:	f04f 0100 	mov.w	r1, #0
    1208:	f002 fba0 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    120c:	f240 5070 	movw	r0, #1392	; 0x570
    1210:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1214:	6879      	ldr	r1, [r7, #4]
    1216:	f002 fca5 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    121a:	f240 5070 	movw	r0, #1392	; 0x570
    121e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f002 fc15 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    122a:	f240 5070 	movw	r0, #1392	; 0x570
    122e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1232:	f04f 0100 	mov.w	r1, #0
    1236:	f002 fb89 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = G;
    123a:	f240 0300 	movw	r3, #0
    123e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1242:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1244:	f240 5070 	movw	r0, #1392	; 0x570
    1248:	f2c2 0000 	movt	r0, #8192	; 0x2000
    124c:	6879      	ldr	r1, [r7, #4]
    124e:	f002 fc89 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1252:	f240 0300 	movw	r3, #0
    1256:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    125a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    125c:	f240 5070 	movw	r0, #1392	; 0x570
    1260:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1264:	6879      	ldr	r1, [r7, #4]
    1266:	f002 fc7d 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = G;
    126a:	f240 0300 	movw	r3, #0
    126e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1272:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1274:	f240 5070 	movw	r0, #1392	; 0x570
    1278:	f2c2 0000 	movt	r0, #8192	; 0x2000
    127c:	6879      	ldr	r1, [r7, #4]
    127e:	f002 fc71 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1282:	f240 0300 	movw	r3, #0
    1286:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    128a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    128c:	f240 5070 	movw	r0, #1392	; 0x570
    1290:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1294:	6879      	ldr	r1, [r7, #4]
    1296:	f002 fc65 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = G;
    129a:	f240 0300 	movw	r3, #0
    129e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    12a2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12a4:	f240 5070 	movw	r0, #1392	; 0x570
    12a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12ac:	6879      	ldr	r1, [r7, #4]
    12ae:	f002 fc59 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = G;
    12b2:	f240 0300 	movw	r3, #0
    12b6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    12ba:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12bc:	f240 5070 	movw	r0, #1392	; 0x570
    12c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12c4:	6879      	ldr	r1, [r7, #4]
    12c6:	f002 fc4d 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12ca:	f240 5070 	movw	r0, #1392	; 0x570
    12ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12d2:	f04f 0100 	mov.w	r1, #0
    12d6:	f002 fbbd 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    12da:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    12de:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12e0:	f240 5070 	movw	r0, #1392	; 0x570
    12e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12e8:	f04f 0100 	mov.w	r1, #0
    12ec:	f002 fb2e 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12f0:	f240 5070 	movw	r0, #1392	; 0x570
    12f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12f8:	6879      	ldr	r1, [r7, #4]
    12fa:	f002 fc33 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12fe:	f240 5070 	movw	r0, #1392	; 0x570
    1302:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1306:	f04f 0100 	mov.w	r1, #0
    130a:	f002 fba3 	bl	3a54 <SPI_clear_slave_select>
}
    130e:	f107 0708 	add.w	r7, r7, #8
    1312:	46bd      	mov	sp, r7
    1314:	bd80      	pop	{r7, pc}
    1316:	bf00      	nop

00001318 <redLED>:

void redLED(void) {
    1318:	b580      	push	{r7, lr}
    131a:	b082      	sub	sp, #8
    131c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    131e:	f04f 0300 	mov.w	r3, #0
    1322:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1324:	f240 5070 	movw	r0, #1392	; 0x570
    1328:	f2c2 0000 	movt	r0, #8192	; 0x2000
    132c:	f240 2100 	movw	r1, #512	; 0x200
    1330:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1334:	f04f 0201 	mov.w	r2, #1
    1338:	f002 f9e2 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    133c:	f240 5070 	movw	r0, #1392	; 0x570
    1340:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1344:	f002 faaa 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1348:	f240 5070 	movw	r0, #1392	; 0x570
    134c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1350:	f04f 0100 	mov.w	r1, #0
    1354:	f002 fafa 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1358:	f240 5070 	movw	r0, #1392	; 0x570
    135c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1360:	6879      	ldr	r1, [r7, #4]
    1362:	f002 fbff 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1366:	f240 5070 	movw	r0, #1392	; 0x570
    136a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    136e:	f04f 0100 	mov.w	r1, #0
    1372:	f002 fb6f 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1376:	f240 5070 	movw	r0, #1392	; 0x570
    137a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    137e:	f04f 0100 	mov.w	r1, #0
    1382:	f002 fae3 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = R;
    1386:	f240 03ff 	movw	r3, #255	; 0xff
    138a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    138e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1390:	f240 5070 	movw	r0, #1392	; 0x570
    1394:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1398:	6879      	ldr	r1, [r7, #4]
    139a:	f002 fbe3 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = R;
    139e:	f240 03ff 	movw	r3, #255	; 0xff
    13a2:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13a6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13a8:	f240 5070 	movw	r0, #1392	; 0x570
    13ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13b0:	6879      	ldr	r1, [r7, #4]
    13b2:	f002 fbd7 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13b6:	f240 03ff 	movw	r3, #255	; 0xff
    13ba:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13be:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13c0:	f240 5070 	movw	r0, #1392	; 0x570
    13c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13c8:	6879      	ldr	r1, [r7, #4]
    13ca:	f002 fbcb 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13ce:	f240 03ff 	movw	r3, #255	; 0xff
    13d2:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13d6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13d8:	f240 5070 	movw	r0, #1392	; 0x570
    13dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13e0:	6879      	ldr	r1, [r7, #4]
    13e2:	f002 fbbf 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13e6:	f240 03ff 	movw	r3, #255	; 0xff
    13ea:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13ee:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13f0:	f240 5070 	movw	r0, #1392	; 0x570
    13f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13f8:	6879      	ldr	r1, [r7, #4]
    13fa:	f002 fbb3 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13fe:	f240 03ff 	movw	r3, #255	; 0xff
    1402:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1406:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1408:	f240 5070 	movw	r0, #1392	; 0x570
    140c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1410:	6879      	ldr	r1, [r7, #4]
    1412:	f002 fba7 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1416:	f240 5070 	movw	r0, #1392	; 0x570
    141a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    141e:	f04f 0100 	mov.w	r1, #0
    1422:	f002 fb17 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1426:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    142a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    142c:	f240 5070 	movw	r0, #1392	; 0x570
    1430:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1434:	f04f 0100 	mov.w	r1, #0
    1438:	f002 fa88 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    143c:	f240 5070 	movw	r0, #1392	; 0x570
    1440:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1444:	6879      	ldr	r1, [r7, #4]
    1446:	f002 fb8d 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    144a:	f240 5070 	movw	r0, #1392	; 0x570
    144e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1452:	f04f 0100 	mov.w	r1, #0
    1456:	f002 fafd 	bl	3a54 <SPI_clear_slave_select>
}
    145a:	f107 0708 	add.w	r7, r7, #8
    145e:	46bd      	mov	sp, r7
    1460:	bd80      	pop	{r7, pc}
    1462:	bf00      	nop

00001464 <blueLED>:

void blueLED(void) {
    1464:	b580      	push	{r7, lr}
    1466:	b082      	sub	sp, #8
    1468:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    146a:	f04f 0300 	mov.w	r3, #0
    146e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1470:	f240 5070 	movw	r0, #1392	; 0x570
    1474:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1478:	f240 2100 	movw	r1, #512	; 0x200
    147c:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1480:	f04f 0201 	mov.w	r2, #1
    1484:	f002 f93c 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1488:	f240 5070 	movw	r0, #1392	; 0x570
    148c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1490:	f002 fa04 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1494:	f240 5070 	movw	r0, #1392	; 0x570
    1498:	f2c2 0000 	movt	r0, #8192	; 0x2000
    149c:	f04f 0100 	mov.w	r1, #0
    14a0:	f002 fa54 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14a4:	f240 5070 	movw	r0, #1392	; 0x570
    14a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14ac:	6879      	ldr	r1, [r7, #4]
    14ae:	f002 fb59 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14b2:	f240 5070 	movw	r0, #1392	; 0x570
    14b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14ba:	f04f 0100 	mov.w	r1, #0
    14be:	f002 fac9 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14c2:	f240 5070 	movw	r0, #1392	; 0x570
    14c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14ca:	f04f 0100 	mov.w	r1, #0
    14ce:	f002 fa3d 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = B;
    14d2:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    14d6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14d8:	f240 5070 	movw	r0, #1392	; 0x570
    14dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14e0:	6879      	ldr	r1, [r7, #4]
    14e2:	f002 fb3f 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = B;
    14e6:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    14ea:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14ec:	f240 5070 	movw	r0, #1392	; 0x570
    14f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14f4:	6879      	ldr	r1, [r7, #4]
    14f6:	f002 fb35 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = B;
    14fa:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    14fe:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1500:	f240 5070 	movw	r0, #1392	; 0x570
    1504:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1508:	6879      	ldr	r1, [r7, #4]
    150a:	f002 fb2b 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = B;
    150e:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    1512:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1514:	f240 5070 	movw	r0, #1392	; 0x570
    1518:	f2c2 0000 	movt	r0, #8192	; 0x2000
    151c:	6879      	ldr	r1, [r7, #4]
    151e:	f002 fb21 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = B;
    1522:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    1526:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1528:	f240 5070 	movw	r0, #1392	; 0x570
    152c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1530:	6879      	ldr	r1, [r7, #4]
    1532:	f002 fb17 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = B;
    1536:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
    153a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    153c:	f240 5070 	movw	r0, #1392	; 0x570
    1540:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1544:	6879      	ldr	r1, [r7, #4]
    1546:	f002 fb0d 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    154a:	f240 5070 	movw	r0, #1392	; 0x570
    154e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1552:	f04f 0100 	mov.w	r1, #0
    1556:	f002 fa7d 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    155a:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    155e:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1560:	f240 5070 	movw	r0, #1392	; 0x570
    1564:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1568:	f04f 0100 	mov.w	r1, #0
    156c:	f002 f9ee 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1570:	f240 5070 	movw	r0, #1392	; 0x570
    1574:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1578:	6879      	ldr	r1, [r7, #4]
    157a:	f002 faf3 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    157e:	f240 5070 	movw	r0, #1392	; 0x570
    1582:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1586:	f04f 0100 	mov.w	r1, #0
    158a:	f002 fa63 	bl	3a54 <SPI_clear_slave_select>
}
    158e:	f107 0708 	add.w	r7, r7, #8
    1592:	46bd      	mov	sp, r7
    1594:	bd80      	pop	{r7, pc}
    1596:	bf00      	nop

00001598 <yellowLED>:

void yellowLED(void) {
    1598:	b580      	push	{r7, lr}
    159a:	b082      	sub	sp, #8
    159c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    159e:	f04f 0300 	mov.w	r3, #0
    15a2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    15a4:	f240 5070 	movw	r0, #1392	; 0x570
    15a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15ac:	f240 2100 	movw	r1, #512	; 0x200
    15b0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    15b4:	f04f 0201 	mov.w	r2, #1
    15b8:	f002 f8a2 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    15bc:	f240 5070 	movw	r0, #1392	; 0x570
    15c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15c4:	f002 f96a 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    15c8:	f240 5070 	movw	r0, #1392	; 0x570
    15cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15d0:	f04f 0100 	mov.w	r1, #0
    15d4:	f002 f9ba 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    15d8:	f240 5070 	movw	r0, #1392	; 0x570
    15dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15e0:	6879      	ldr	r1, [r7, #4]
    15e2:	f002 fabf 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    15e6:	f240 5070 	movw	r0, #1392	; 0x570
    15ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15ee:	f04f 0100 	mov.w	r1, #0
    15f2:	f002 fa2f 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    15f6:	f240 5070 	movw	r0, #1392	; 0x570
    15fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15fe:	f04f 0100 	mov.w	r1, #0
    1602:	f002 f9a3 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = Y;
    1606:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    160a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    160c:	f240 5070 	movw	r0, #1392	; 0x570
    1610:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1614:	6879      	ldr	r1, [r7, #4]
    1616:	f002 faa5 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    161a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    161e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1620:	f240 5070 	movw	r0, #1392	; 0x570
    1624:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1628:	6879      	ldr	r1, [r7, #4]
    162a:	f002 fa9b 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    162e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1632:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1634:	f240 5070 	movw	r0, #1392	; 0x570
    1638:	f2c2 0000 	movt	r0, #8192	; 0x2000
    163c:	6879      	ldr	r1, [r7, #4]
    163e:	f002 fa91 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1642:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1646:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1648:	f240 5070 	movw	r0, #1392	; 0x570
    164c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1650:	6879      	ldr	r1, [r7, #4]
    1652:	f002 fa87 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1656:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    165a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    165c:	f240 5070 	movw	r0, #1392	; 0x570
    1660:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1664:	6879      	ldr	r1, [r7, #4]
    1666:	f002 fa7d 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    166a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    166e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1670:	f240 5070 	movw	r0, #1392	; 0x570
    1674:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1678:	6879      	ldr	r1, [r7, #4]
    167a:	f002 fa73 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    167e:	f240 5070 	movw	r0, #1392	; 0x570
    1682:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1686:	f04f 0100 	mov.w	r1, #0
    168a:	f002 f9e3 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    168e:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1692:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1694:	f240 5070 	movw	r0, #1392	; 0x570
    1698:	f2c2 0000 	movt	r0, #8192	; 0x2000
    169c:	f04f 0100 	mov.w	r1, #0
    16a0:	f002 f954 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    16a4:	f240 5070 	movw	r0, #1392	; 0x570
    16a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ac:	6879      	ldr	r1, [r7, #4]
    16ae:	f002 fa59 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    16b2:	f240 5070 	movw	r0, #1392	; 0x570
    16b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ba:	f04f 0100 	mov.w	r1, #0
    16be:	f002 f9c9 	bl	3a54 <SPI_clear_slave_select>
}
    16c2:	f107 0708 	add.w	r7, r7, #8
    16c6:	46bd      	mov	sp, r7
    16c8:	bd80      	pop	{r7, pc}
    16ca:	bf00      	nop

000016cc <purpleLED>:

void purpleLED(void) {
    16cc:	b580      	push	{r7, lr}
    16ce:	b082      	sub	sp, #8
    16d0:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    16d2:	f04f 0300 	mov.w	r3, #0
    16d6:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    16d8:	f240 5070 	movw	r0, #1392	; 0x570
    16dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16e0:	f240 2100 	movw	r1, #512	; 0x200
    16e4:	f2c4 0105 	movt	r1, #16389	; 0x4005
    16e8:	f04f 0201 	mov.w	r2, #1
    16ec:	f002 f808 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    16f0:	f240 5070 	movw	r0, #1392	; 0x570
    16f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16f8:	f002 f8d0 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    16fc:	f240 5070 	movw	r0, #1392	; 0x570
    1700:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1704:	f04f 0100 	mov.w	r1, #0
    1708:	f002 f920 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    170c:	f240 5070 	movw	r0, #1392	; 0x570
    1710:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1714:	6879      	ldr	r1, [r7, #4]
    1716:	f002 fa25 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    171a:	f240 5070 	movw	r0, #1392	; 0x570
    171e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1722:	f04f 0100 	mov.w	r1, #0
    1726:	f002 f995 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    172a:	f240 5070 	movw	r0, #1392	; 0x570
    172e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1732:	f04f 0100 	mov.w	r1, #0
    1736:	f002 f909 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = P;
    173a:	f64c 4366 	movw	r3, #52326	; 0xcc66
    173e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1742:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1744:	f240 5070 	movw	r0, #1392	; 0x570
    1748:	f2c2 0000 	movt	r0, #8192	; 0x2000
    174c:	6879      	ldr	r1, [r7, #4]
    174e:	f002 fa09 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = P;
    1752:	f64c 4366 	movw	r3, #52326	; 0xcc66
    1756:	f6cf 7300 	movt	r3, #65280	; 0xff00
    175a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    175c:	f240 5070 	movw	r0, #1392	; 0x570
    1760:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1764:	6879      	ldr	r1, [r7, #4]
    1766:	f002 f9fd 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = P;
    176a:	f64c 4366 	movw	r3, #52326	; 0xcc66
    176e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1772:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1774:	f240 5070 	movw	r0, #1392	; 0x570
    1778:	f2c2 0000 	movt	r0, #8192	; 0x2000
    177c:	6879      	ldr	r1, [r7, #4]
    177e:	f002 f9f1 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = P;
    1782:	f64c 4366 	movw	r3, #52326	; 0xcc66
    1786:	f6cf 7300 	movt	r3, #65280	; 0xff00
    178a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    178c:	f240 5070 	movw	r0, #1392	; 0x570
    1790:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1794:	6879      	ldr	r1, [r7, #4]
    1796:	f002 f9e5 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = P;
    179a:	f64c 4366 	movw	r3, #52326	; 0xcc66
    179e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    17a2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    17a4:	f240 5070 	movw	r0, #1392	; 0x570
    17a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17ac:	6879      	ldr	r1, [r7, #4]
    17ae:	f002 f9d9 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = P;
    17b2:	f64c 4366 	movw	r3, #52326	; 0xcc66
    17b6:	f6cf 7300 	movt	r3, #65280	; 0xff00
    17ba:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    17bc:	f240 5070 	movw	r0, #1392	; 0x570
    17c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17c4:	6879      	ldr	r1, [r7, #4]
    17c6:	f002 f9cd 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    17ca:	f240 5070 	movw	r0, #1392	; 0x570
    17ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17d2:	f04f 0100 	mov.w	r1, #0
    17d6:	f002 f93d 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    17da:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    17de:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    17e0:	f240 5070 	movw	r0, #1392	; 0x570
    17e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17e8:	f04f 0100 	mov.w	r1, #0
    17ec:	f002 f8ae 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    17f0:	f240 5070 	movw	r0, #1392	; 0x570
    17f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17f8:	6879      	ldr	r1, [r7, #4]
    17fa:	f002 f9b3 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    17fe:	f240 5070 	movw	r0, #1392	; 0x570
    1802:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1806:	f04f 0100 	mov.w	r1, #0
    180a:	f002 f923 	bl	3a54 <SPI_clear_slave_select>
}
    180e:	f107 0708 	add.w	r7, r7, #8
    1812:	46bd      	mov	sp, r7
    1814:	bd80      	pop	{r7, pc}
    1816:	bf00      	nop

00001818 <tealLED>:

void tealLED(void) {
    1818:	b580      	push	{r7, lr}
    181a:	b082      	sub	sp, #8
    181c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    181e:	f04f 0300 	mov.w	r3, #0
    1822:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1824:	f240 5070 	movw	r0, #1392	; 0x570
    1828:	f2c2 0000 	movt	r0, #8192	; 0x2000
    182c:	f240 2100 	movw	r1, #512	; 0x200
    1830:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1834:	f04f 0201 	mov.w	r2, #1
    1838:	f001 ff62 	bl	3700 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    183c:	f240 5070 	movw	r0, #1392	; 0x570
    1840:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1844:	f002 f82a 	bl	389c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1848:	f240 5070 	movw	r0, #1392	; 0x570
    184c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1850:	f04f 0100 	mov.w	r1, #0
    1854:	f002 f87a 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1858:	f240 5070 	movw	r0, #1392	; 0x570
    185c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1860:	6879      	ldr	r1, [r7, #4]
    1862:	f002 f97f 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1866:	f240 5070 	movw	r0, #1392	; 0x570
    186a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    186e:	f04f 0100 	mov.w	r1, #0
    1872:	f002 f8ef 	bl	3a54 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1876:	f240 5070 	movw	r0, #1392	; 0x570
    187a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    187e:	f04f 0100 	mov.w	r1, #0
    1882:	f002 f863 	bl	394c <SPI_set_slave_select>
	master_tx_frame_led = T;
    1886:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    188a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    188c:	f240 5070 	movw	r0, #1392	; 0x570
    1890:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1894:	6879      	ldr	r1, [r7, #4]
    1896:	f002 f965 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = T;
    189a:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    189e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    18a0:	f240 5070 	movw	r0, #1392	; 0x570
    18a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18a8:	6879      	ldr	r1, [r7, #4]
    18aa:	f002 f95b 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = T;
    18ae:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    18b2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    18b4:	f240 5070 	movw	r0, #1392	; 0x570
    18b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18bc:	6879      	ldr	r1, [r7, #4]
    18be:	f002 f951 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = T;
    18c2:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    18c6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    18c8:	f240 5070 	movw	r0, #1392	; 0x570
    18cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18d0:	6879      	ldr	r1, [r7, #4]
    18d2:	f002 f947 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = T;
    18d6:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    18da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    18dc:	f240 5070 	movw	r0, #1392	; 0x570
    18e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18e4:	6879      	ldr	r1, [r7, #4]
    18e6:	f002 f93d 	bl	3b64 <SPI_transfer_frame>
	master_tx_frame_led = T;
    18ea:	f06f 03ff 	mvn.w	r3, #255	; 0xff
    18ee:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    18f0:	f240 5070 	movw	r0, #1392	; 0x570
    18f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18f8:	6879      	ldr	r1, [r7, #4]
    18fa:	f002 f933 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    18fe:	f240 5070 	movw	r0, #1392	; 0x570
    1902:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1906:	f04f 0100 	mov.w	r1, #0
    190a:	f002 f8a3 	bl	3a54 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    190e:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1912:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1914:	f240 5070 	movw	r0, #1392	; 0x570
    1918:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191c:	f04f 0100 	mov.w	r1, #0
    1920:	f002 f814 	bl	394c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1924:	f240 5070 	movw	r0, #1392	; 0x570
    1928:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192c:	6879      	ldr	r1, [r7, #4]
    192e:	f002 f919 	bl	3b64 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1932:	f240 5070 	movw	r0, #1392	; 0x570
    1936:	f2c2 0000 	movt	r0, #8192	; 0x2000
    193a:	f04f 0100 	mov.w	r1, #0
    193e:	f002 f889 	bl	3a54 <SPI_clear_slave_select>
}
    1942:	f107 0708 	add.w	r7, r7, #8
    1946:	46bd      	mov	sp, r7
    1948:	bd80      	pop	{r7, pc}
    194a:	bf00      	nop

0000194c <uart1_rx_handler>:
}



//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
    194c:	b580      	push	{r7, lr}
    194e:	b08a      	sub	sp, #40	; 0x28
    1950:	af00      	add	r7, sp, #0
    1952:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
    1954:	f107 030c 	add.w	r3, r7, #12
    1958:	f04f 0200 	mov.w	r2, #0
    195c:	601a      	str	r2, [r3, #0]
    195e:	f103 0304 	add.w	r3, r3, #4
    1962:	f04f 0200 	mov.w	r2, #0
    1966:	601a      	str	r2, [r3, #0]
    1968:	f103 0304 	add.w	r3, r3, #4
    196c:	f04f 0200 	mov.w	r2, #0
    1970:	601a      	str	r2, [r3, #0]
    1972:	f103 0304 	add.w	r3, r3, #4
    1976:	f04f 0200 	mov.w	r2, #0
    197a:	601a      	str	r2, [r3, #0]
    197c:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
    1980:	f107 030c 	add.w	r3, r7, #12
    1984:	6878      	ldr	r0, [r7, #4]
    1986:	4619      	mov	r1, r3
    1988:	f04f 0210 	mov.w	r2, #16
    198c:	f000 fb8e 	bl	20ac <MSS_UART_get_rx>
    1990:	4603      	mov	r3, r0
    1992:	61fb      	str	r3, [r7, #28]
	myTank.aimingSpeed = 10000;
    1994:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199c:	f242 7210 	movw	r2, #10000	; 0x2710
    19a0:	605a      	str	r2, [r3, #4]
	myTank.damagePerHit = 25;
    19a2:	f240 53d8 	movw	r3, #1496	; 0x5d8
    19a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19aa:	f04f 0219 	mov.w	r2, #25
    19ae:	609a      	str	r2, [r3, #8]
	myTank.drivingSpeed = 90000;
    19b0:	f240 53d8 	movw	r3, #1496	; 0x5d8
    19b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b8:	f645 7290 	movw	r2, #24464	; 0x5f90
    19bc:	f2c0 0201 	movt	r2, #1
    19c0:	60da      	str	r2, [r3, #12]
	int type =  receive[4];
    19c2:	7c3b      	ldrb	r3, [r7, #16]
    19c4:	623b      	str	r3, [r7, #32]
	int color = receive[6];
    19c6:	7cbb      	ldrb	r3, [r7, #18]
    19c8:	627b      	str	r3, [r7, #36]	; 0x24
	if (color > 0) {
    19ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    19cc:	2b00      	cmp	r3, #0
    19ce:	dd05      	ble.n	19dc <uart1_rx_handler+0x90>
		myTank.color = color;
    19d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    19d2:	f240 53d8 	movw	r3, #1496	; 0x5d8
    19d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19da:	611a      	str	r2, [r3, #16]
	}
	if (type == 3){
    19dc:	6a3b      	ldr	r3, [r7, #32]
    19de:	2b03      	cmp	r3, #3
    19e0:	d10d      	bne.n	19fe <uart1_rx_handler+0xb2>
		printf("1\r\n");
    19e2:	f24a 308c 	movw	r0, #41868	; 0xa38c
    19e6:	f2c0 0000 	movt	r0, #0
    19ea:	f002 fbc9 	bl	4180 <puts>
		//Extra Health
		myTank.damagePerHit = 3;
    19ee:	f240 53d8 	movw	r3, #1496	; 0x5d8
    19f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f6:	f04f 0203 	mov.w	r2, #3
    19fa:	609a      	str	r2, [r3, #8]
    19fc:	e022      	b.n	1a44 <uart1_rx_handler+0xf8>
	}
	else if (type == 2) {
    19fe:	6a3b      	ldr	r3, [r7, #32]
    1a00:	2b02      	cmp	r3, #2
    1a02:	d10d      	bne.n	1a20 <uart1_rx_handler+0xd4>
		printf("2\r\n");
    1a04:	f24a 3090 	movw	r0, #41872	; 0xa390
    1a08:	f2c0 0000 	movt	r0, #0
    1a0c:	f002 fbb8 	bl	4180 <puts>
		// Aiming speed increase
		myTank.aimingSpeed = 12000;
    1a10:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a18:	f642 62e0 	movw	r2, #12000	; 0x2ee0
    1a1c:	605a      	str	r2, [r3, #4]
    1a1e:	e011      	b.n	1a44 <uart1_rx_handler+0xf8>

	}
	else if (type == 1) {
    1a20:	6a3b      	ldr	r3, [r7, #32]
    1a22:	2b01      	cmp	r3, #1
    1a24:	d10e      	bne.n	1a44 <uart1_rx_handler+0xf8>
		printf("3\r\n");
    1a26:	f24a 3094 	movw	r0, #41876	; 0xa394
    1a2a:	f2c0 0000 	movt	r0, #0
    1a2e:	f002 fba7 	bl	4180 <puts>
		//driving speed increase
		myTank.drivingSpeed = 100000;
    1a32:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a3a:	f248 62a0 	movw	r2, #34464	; 0x86a0
    1a3e:	f2c0 0201 	movt	r2, #1
    1a42:	60da      	str	r2, [r3, #12]
	}




	reset();
    1a44:	f000 f856 	bl	1af4 <reset>

}
    1a48:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1a4c:	46bd      	mov	sp, r7
    1a4e:	bd80      	pop	{r7, pc}

00001a50 <printToXBee>:
void printToXBee() {
    1a50:	b580      	push	{r7, lr}
    1a52:	b084      	sub	sp, #16
    1a54:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    1a56:	f04f 0300 	mov.w	r3, #0
    1a5a:	713b      	strb	r3, [r7, #4]
    1a5c:	f04f 0300 	mov.w	r3, #0
    1a60:	717b      	strb	r3, [r7, #5]
    1a62:	f04f 0300 	mov.w	r3, #0
    1a66:	71bb      	strb	r3, [r7, #6]
    1a68:	f04f 0300 	mov.w	r3, #0
    1a6c:	71fb      	strb	r3, [r7, #7]
    1a6e:	f04f 0300 	mov.w	r3, #0
    1a72:	723b      	strb	r3, [r7, #8]
    1a74:	f04f 0300 	mov.w	r3, #0
    1a78:	727b      	strb	r3, [r7, #9]
    1a7a:	f04f 0300 	mov.w	r3, #0
    1a7e:	72bb      	strb	r3, [r7, #10]
    1a80:	f04f 0300 	mov.w	r3, #0
    1a84:	72fb      	strb	r3, [r7, #11]
    1a86:	f04f 0300 	mov.w	r3, #0
    1a8a:	733b      	strb	r3, [r7, #12]
    1a8c:	f04f 0300 	mov.w	r3, #0
    1a90:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
    1a92:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a9a:	681b      	ldr	r3, [r3, #0]
    1a9c:	b2db      	uxtb	r3, r3
    1a9e:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
    1aa0:	f107 0304 	add.w	r3, r7, #4
    1aa4:	f240 50ec 	movw	r0, #1516	; 0x5ec
    1aa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aac:	4619      	mov	r1, r3
    1aae:	f04f 020a 	mov.w	r2, #10
    1ab2:	f000 fa89 	bl	1fc8 <MSS_UART_polled_tx>
}
    1ab6:	f107 0710 	add.w	r7, r7, #16
    1aba:	46bd      	mov	sp, r7
    1abc:	bd80      	pop	{r7, pc}
    1abe:	bf00      	nop

00001ac0 <delay>:

//Delay function for delaying stuff
void delay(int time) {
    1ac0:	b480      	push	{r7}
    1ac2:	b085      	sub	sp, #20
    1ac4:	af00      	add	r7, sp, #0
    1ac6:	6078      	str	r0, [r7, #4]

	volatile int dC; //delayCounter
	int temp = 0;
    1ac8:	f04f 0300 	mov.w	r3, #0
    1acc:	60fb      	str	r3, [r7, #12]

	for ( dC = 0; dC < time; dC++ ){
    1ace:	f04f 0300 	mov.w	r3, #0
    1ad2:	60bb      	str	r3, [r7, #8]
    1ad4:	e005      	b.n	1ae2 <delay+0x22>
		temp = dC;
    1ad6:	68bb      	ldr	r3, [r7, #8]
    1ad8:	60fb      	str	r3, [r7, #12]
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
    1ada:	68bb      	ldr	r3, [r7, #8]
    1adc:	f103 0301 	add.w	r3, r3, #1
    1ae0:	60bb      	str	r3, [r7, #8]
    1ae2:	68ba      	ldr	r2, [r7, #8]
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	429a      	cmp	r2, r3
    1ae8:	dbf5      	blt.n	1ad6 <delay+0x16>
		temp = dC;
	}
}
    1aea:	f107 0714 	add.w	r7, r7, #20
    1aee:	46bd      	mov	sp, r7
    1af0:	bc80      	pop	{r7}
    1af2:	4770      	bx	lr

00001af4 <reset>:

void reset() {
    1af4:	b580      	push	{r7, lr}
    1af6:	af00      	add	r7, sp, #0
	myTank.health = MAX_HEALTH;
    1af8:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b00:	f04f 0264 	mov.w	r2, #100	; 0x64
    1b04:	601a      	str	r2, [r3, #0]
	setColor();
    1b06:	f000 f803 	bl	1b10 <setColor>
	//purpleLED();
	printToXBee();
    1b0a:	f7ff ffa1 	bl	1a50 <printToXBee>

}
    1b0e:	bd80      	pop	{r7, pc}

00001b10 <setColor>:

void setColor() {
    1b10:	b580      	push	{r7, lr}
    1b12:	b082      	sub	sp, #8
    1b14:	af00      	add	r7, sp, #0
	 int color = myTank.color;
    1b16:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1e:	691b      	ldr	r3, [r3, #16]
    1b20:	607b      	str	r3, [r7, #4]
	 switch(color)
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	f103 33ff 	add.w	r3, r3, #4294967295
    1b28:	2b03      	cmp	r3, #3
    1b2a:	d816      	bhi.n	1b5a <setColor+0x4a>
    1b2c:	a201      	add	r2, pc, #4	; (adr r2, 1b34 <setColor+0x24>)
    1b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1b32:	bf00      	nop
    1b34:	00001b45 	.word	0x00001b45
    1b38:	00001b4b 	.word	0x00001b4b
    1b3c:	00001b51 	.word	0x00001b51
    1b40:	00001b57 	.word	0x00001b57
	{
			     	case (1): greenLED();
    1b44:	f7ff fb42 	bl	11cc <greenLED>
					   break;
    1b48:	e007      	b.n	1b5a <setColor+0x4a>
					case (2): blueLED();
    1b4a:	f7ff fc8b 	bl	1464 <blueLED>
						break;
    1b4e:	e004      	b.n	1b5a <setColor+0x4a>
					case (3): purpleLED();
    1b50:	f7ff fdbc 	bl	16cc <purpleLED>
						break;
    1b54:	e001      	b.n	1b5a <setColor+0x4a>
					case (4): tealLED();
    1b56:	f7ff fe5f 	bl	1818 <tealLED>
						break;
     }
}
    1b5a:	f107 0708 	add.w	r7, r7, #8
    1b5e:	46bd      	mov	sp, r7
    1b60:	bd80      	pop	{r7, pc}
    1b62:	bf00      	nop

00001b64 <getHit>:
void getHit( ) {
    1b64:	b580      	push	{r7, lr}
    1b66:	af00      	add	r7, sp, #0

	if (!(myTank.health <= 0)){
    1b68:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b70:	681b      	ldr	r3, [r3, #0]
    1b72:	2b00      	cmp	r3, #0
    1b74:	d010      	beq.n	1b98 <getHit+0x34>
		myTank.health = myTank.health - myTank.damagePerHit;
    1b76:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b7e:	681a      	ldr	r2, [r3, #0]
    1b80:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b88:	689b      	ldr	r3, [r3, #8]
    1b8a:	ebc3 0202 	rsb	r2, r3, r2
    1b8e:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b96:	601a      	str	r2, [r3, #0]
	}

    if (myTank.health <= 0) {
    1b98:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba0:	681b      	ldr	r3, [r3, #0]
    1ba2:	2b00      	cmp	r3, #0
    1ba4:	d10d      	bne.n	1bc2 <getHit+0x5e>
    	myTank.drivingSpeed = 0;
    1ba6:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bae:	f04f 0200 	mov.w	r2, #0
    1bb2:	60da      	str	r2, [r3, #12]
    	myTank.aimingSpeed = 0;
    1bb4:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bbc:	f04f 0200 	mov.w	r2, #0
    1bc0:	605a      	str	r2, [r3, #4]

    }

	printToXBee();
    1bc2:	f7ff ff45 	bl	1a50 <printToXBee>
}
    1bc6:	bd80      	pop	{r7, pc}

00001bc8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1bc8:	b480      	push	{r7}
    1bca:	b083      	sub	sp, #12
    1bcc:	af00      	add	r7, sp, #0
    1bce:	6078      	str	r0, [r7, #4]
    return -1;
    1bd0:	f04f 33ff 	mov.w	r3, #4294967295
}
    1bd4:	4618      	mov	r0, r3
    1bd6:	f107 070c 	add.w	r7, r7, #12
    1bda:	46bd      	mov	sp, r7
    1bdc:	bc80      	pop	{r7}
    1bde:	4770      	bx	lr

00001be0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1be0:	b480      	push	{r7}
    1be2:	b083      	sub	sp, #12
    1be4:	af00      	add	r7, sp, #0
    1be6:	6078      	str	r0, [r7, #4]
    1be8:	e7fe      	b.n	1be8 <_exit+0x8>
    1bea:	bf00      	nop

00001bec <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1bec:	b480      	push	{r7}
    1bee:	b083      	sub	sp, #12
    1bf0:	af00      	add	r7, sp, #0
    1bf2:	6078      	str	r0, [r7, #4]
    1bf4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1bf6:	683b      	ldr	r3, [r7, #0]
    1bf8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1bfc:	605a      	str	r2, [r3, #4]
    return 0;
    1bfe:	f04f 0300 	mov.w	r3, #0
}
    1c02:	4618      	mov	r0, r3
    1c04:	f107 070c 	add.w	r7, r7, #12
    1c08:	46bd      	mov	sp, r7
    1c0a:	bc80      	pop	{r7}
    1c0c:	4770      	bx	lr
    1c0e:	bf00      	nop

00001c10 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1c10:	b480      	push	{r7}
    1c12:	b083      	sub	sp, #12
    1c14:	af00      	add	r7, sp, #0
    1c16:	6078      	str	r0, [r7, #4]
    return 1;
    1c18:	f04f 0301 	mov.w	r3, #1
}
    1c1c:	4618      	mov	r0, r3
    1c1e:	f107 070c 	add.w	r7, r7, #12
    1c22:	46bd      	mov	sp, r7
    1c24:	bc80      	pop	{r7}
    1c26:	4770      	bx	lr

00001c28 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1c28:	b480      	push	{r7}
    1c2a:	b085      	sub	sp, #20
    1c2c:	af00      	add	r7, sp, #0
    1c2e:	60f8      	str	r0, [r7, #12]
    1c30:	60b9      	str	r1, [r7, #8]
    1c32:	607a      	str	r2, [r7, #4]
    return 0;
    1c34:	f04f 0300 	mov.w	r3, #0
}
    1c38:	4618      	mov	r0, r3
    1c3a:	f107 0714 	add.w	r7, r7, #20
    1c3e:	46bd      	mov	sp, r7
    1c40:	bc80      	pop	{r7}
    1c42:	4770      	bx	lr

00001c44 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1c44:	b480      	push	{r7}
    1c46:	b085      	sub	sp, #20
    1c48:	af00      	add	r7, sp, #0
    1c4a:	60f8      	str	r0, [r7, #12]
    1c4c:	60b9      	str	r1, [r7, #8]
    1c4e:	607a      	str	r2, [r7, #4]
    return 0;
    1c50:	f04f 0300 	mov.w	r3, #0
}
    1c54:	4618      	mov	r0, r3
    1c56:	f107 0714 	add.w	r7, r7, #20
    1c5a:	46bd      	mov	sp, r7
    1c5c:	bc80      	pop	{r7}
    1c5e:	4770      	bx	lr

00001c60 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1c60:	b580      	push	{r7, lr}
    1c62:	b084      	sub	sp, #16
    1c64:	af00      	add	r7, sp, #0
    1c66:	60f8      	str	r0, [r7, #12]
    1c68:	60b9      	str	r1, [r7, #8]
    1c6a:	607a      	str	r2, [r7, #4]
    1c6c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1c6e:	f240 5334 	movw	r3, #1332	; 0x534
    1c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c76:	681b      	ldr	r3, [r3, #0]
    1c78:	2b00      	cmp	r3, #0
    1c7a:	d110      	bne.n	1c9e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1c7c:	f240 6014 	movw	r0, #1556	; 0x614
    1c80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c84:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1c88:	f04f 0203 	mov.w	r2, #3
    1c8c:	f000 f89a 	bl	1dc4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1c90:	f240 5334 	movw	r3, #1332	; 0x534
    1c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c98:	f04f 0201 	mov.w	r2, #1
    1c9c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1c9e:	683b      	ldr	r3, [r7, #0]
    1ca0:	f240 6014 	movw	r0, #1556	; 0x614
    1ca4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ca8:	6879      	ldr	r1, [r7, #4]
    1caa:	461a      	mov	r2, r3
    1cac:	f000 f98c 	bl	1fc8 <MSS_UART_polled_tx>
    
    return len;
    1cb0:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1cb2:	4618      	mov	r0, r3
    1cb4:	f107 0710 	add.w	r7, r7, #16
    1cb8:	46bd      	mov	sp, r7
    1cba:	bd80      	pop	{r7, pc}

00001cbc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1cbc:	b580      	push	{r7, lr}
    1cbe:	b084      	sub	sp, #16
    1cc0:	af00      	add	r7, sp, #0
    1cc2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1cc4:	f240 5338 	movw	r3, #1336	; 0x538
    1cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ccc:	681b      	ldr	r3, [r3, #0]
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d108      	bne.n	1ce4 <_sbrk+0x28>
    {
      heap_end = &_end;
    1cd2:	f240 5338 	movw	r3, #1336	; 0x538
    1cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cda:	f240 7248 	movw	r2, #1864	; 0x748
    1cde:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ce2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1ce4:	f240 5338 	movw	r3, #1336	; 0x538
    1ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cec:	681b      	ldr	r3, [r3, #0]
    1cee:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1cf0:	f3ef 8308 	mrs	r3, MSP
    1cf4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1cf6:	f240 5338 	movw	r3, #1336	; 0x538
    1cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cfe:	681a      	ldr	r2, [r3, #0]
    1d00:	687b      	ldr	r3, [r7, #4]
    1d02:	441a      	add	r2, r3
    1d04:	68fb      	ldr	r3, [r7, #12]
    1d06:	429a      	cmp	r2, r3
    1d08:	d90f      	bls.n	1d2a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1d0a:	f04f 0000 	mov.w	r0, #0
    1d0e:	f04f 0101 	mov.w	r1, #1
    1d12:	f24a 3298 	movw	r2, #41880	; 0xa398
    1d16:	f2c0 0200 	movt	r2, #0
    1d1a:	f04f 0319 	mov.w	r3, #25
    1d1e:	f7ff ff9f 	bl	1c60 <_write_r>
      _exit (1);
    1d22:	f04f 0001 	mov.w	r0, #1
    1d26:	f7ff ff5b 	bl	1be0 <_exit>
    }
  
    heap_end += incr;
    1d2a:	f240 5338 	movw	r3, #1336	; 0x538
    1d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d32:	681a      	ldr	r2, [r3, #0]
    1d34:	687b      	ldr	r3, [r7, #4]
    1d36:	441a      	add	r2, r3
    1d38:	f240 5338 	movw	r3, #1336	; 0x538
    1d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d40:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1d42:	68bb      	ldr	r3, [r7, #8]
}
    1d44:	4618      	mov	r0, r3
    1d46:	f107 0710 	add.w	r7, r7, #16
    1d4a:	46bd      	mov	sp, r7
    1d4c:	bd80      	pop	{r7, pc}
    1d4e:	bf00      	nop

00001d50 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1d50:	b480      	push	{r7}
    1d52:	b083      	sub	sp, #12
    1d54:	af00      	add	r7, sp, #0
    1d56:	4603      	mov	r3, r0
    1d58:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1d5a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1d5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1d66:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1d6a:	88f9      	ldrh	r1, [r7, #6]
    1d6c:	f001 011f 	and.w	r1, r1, #31
    1d70:	f04f 0001 	mov.w	r0, #1
    1d74:	fa00 f101 	lsl.w	r1, r0, r1
    1d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1d7c:	f107 070c 	add.w	r7, r7, #12
    1d80:	46bd      	mov	sp, r7
    1d82:	bc80      	pop	{r7}
    1d84:	4770      	bx	lr
    1d86:	bf00      	nop

00001d88 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1d88:	b480      	push	{r7}
    1d8a:	b083      	sub	sp, #12
    1d8c:	af00      	add	r7, sp, #0
    1d8e:	4603      	mov	r3, r0
    1d90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1d92:	f24e 1300 	movw	r3, #57600	; 0xe100
    1d96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1d9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1da2:	88f9      	ldrh	r1, [r7, #6]
    1da4:	f001 011f 	and.w	r1, r1, #31
    1da8:	f04f 0001 	mov.w	r0, #1
    1dac:	fa00 f101 	lsl.w	r1, r0, r1
    1db0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1db8:	f107 070c 	add.w	r7, r7, #12
    1dbc:	46bd      	mov	sp, r7
    1dbe:	bc80      	pop	{r7}
    1dc0:	4770      	bx	lr
    1dc2:	bf00      	nop

00001dc4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1dc4:	b580      	push	{r7, lr}
    1dc6:	b088      	sub	sp, #32
    1dc8:	af00      	add	r7, sp, #0
    1dca:	60f8      	str	r0, [r7, #12]
    1dcc:	60b9      	str	r1, [r7, #8]
    1dce:	4613      	mov	r3, r2
    1dd0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1dd2:	f04f 0301 	mov.w	r3, #1
    1dd6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1dd8:	f04f 0300 	mov.w	r3, #0
    1ddc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1dde:	68fa      	ldr	r2, [r7, #12]
    1de0:	f240 6314 	movw	r3, #1556	; 0x614
    1de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de8:	429a      	cmp	r2, r3
    1dea:	d007      	beq.n	1dfc <MSS_UART_init+0x38>
    1dec:	68fa      	ldr	r2, [r7, #12]
    1dee:	f240 53ec 	movw	r3, #1516	; 0x5ec
    1df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df6:	429a      	cmp	r2, r3
    1df8:	d000      	beq.n	1dfc <MSS_UART_init+0x38>
    1dfa:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1dfc:	68bb      	ldr	r3, [r7, #8]
    1dfe:	2b00      	cmp	r3, #0
    1e00:	d100      	bne.n	1e04 <MSS_UART_init+0x40>
    1e02:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1e04:	f001 ff44 	bl	3c90 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1e08:	68fa      	ldr	r2, [r7, #12]
    1e0a:	f240 6314 	movw	r3, #1556	; 0x614
    1e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e12:	429a      	cmp	r2, r3
    1e14:	d12e      	bne.n	1e74 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1e16:	68fb      	ldr	r3, [r7, #12]
    1e18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1e1c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1e1e:	68fb      	ldr	r3, [r7, #12]
    1e20:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1e24:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1e26:	68fb      	ldr	r3, [r7, #12]
    1e28:	f04f 020a 	mov.w	r2, #10
    1e2c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1e2e:	f240 031c 	movw	r3, #28
    1e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e36:	681b      	ldr	r3, [r3, #0]
    1e38:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1e3a:	f242 0300 	movw	r3, #8192	; 0x2000
    1e3e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e42:	f242 0200 	movw	r2, #8192	; 0x2000
    1e46:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1e50:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1e52:	f04f 000a 	mov.w	r0, #10
    1e56:	f7ff ff97 	bl	1d88 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1e5a:	f242 0300 	movw	r3, #8192	; 0x2000
    1e5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e62:	f242 0200 	movw	r2, #8192	; 0x2000
    1e66:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1e70:	631a      	str	r2, [r3, #48]	; 0x30
    1e72:	e031      	b.n	1ed8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1e74:	68fa      	ldr	r2, [r7, #12]
    1e76:	f240 0300 	movw	r3, #0
    1e7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1e7e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1e80:	68fa      	ldr	r2, [r7, #12]
    1e82:	f240 0300 	movw	r3, #0
    1e86:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1e8a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1e8c:	68fb      	ldr	r3, [r7, #12]
    1e8e:	f04f 020b 	mov.w	r2, #11
    1e92:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1e94:	f240 0320 	movw	r3, #32
    1e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e9c:	681b      	ldr	r3, [r3, #0]
    1e9e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1ea0:	f242 0300 	movw	r3, #8192	; 0x2000
    1ea4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ea8:	f242 0200 	movw	r2, #8192	; 0x2000
    1eac:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1eb0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1eb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1eb6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1eb8:	f04f 000b 	mov.w	r0, #11
    1ebc:	f7ff ff64 	bl	1d88 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1ec0:	f242 0300 	movw	r3, #8192	; 0x2000
    1ec4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ec8:	f242 0200 	movw	r2, #8192	; 0x2000
    1ecc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ed0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ed2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1ed6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1ed8:	68fb      	ldr	r3, [r7, #12]
    1eda:	681b      	ldr	r3, [r3, #0]
    1edc:	f04f 0200 	mov.w	r2, #0
    1ee0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1ee2:	68bb      	ldr	r3, [r7, #8]
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d021      	beq.n	1f2c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1ee8:	69ba      	ldr	r2, [r7, #24]
    1eea:	68bb      	ldr	r3, [r7, #8]
    1eec:	fbb2 f3f3 	udiv	r3, r2, r3
    1ef0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1ef2:	69fb      	ldr	r3, [r7, #28]
    1ef4:	f003 0308 	and.w	r3, r3, #8
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d006      	beq.n	1f0a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1efc:	69fb      	ldr	r3, [r7, #28]
    1efe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f02:	f103 0301 	add.w	r3, r3, #1
    1f06:	61fb      	str	r3, [r7, #28]
    1f08:	e003      	b.n	1f12 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1f0a:	69fb      	ldr	r3, [r7, #28]
    1f0c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f10:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1f12:	69fa      	ldr	r2, [r7, #28]
    1f14:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f18:	429a      	cmp	r2, r3
    1f1a:	d900      	bls.n	1f1e <MSS_UART_init+0x15a>
    1f1c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1f1e:	69fa      	ldr	r2, [r7, #28]
    1f20:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f24:	429a      	cmp	r2, r3
    1f26:	d801      	bhi.n	1f2c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1f28:	69fb      	ldr	r3, [r7, #28]
    1f2a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1f2c:	68fb      	ldr	r3, [r7, #12]
    1f2e:	685b      	ldr	r3, [r3, #4]
    1f30:	f04f 0201 	mov.w	r2, #1
    1f34:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1f38:	68fb      	ldr	r3, [r7, #12]
    1f3a:	681b      	ldr	r3, [r3, #0]
    1f3c:	8afa      	ldrh	r2, [r7, #22]
    1f3e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1f42:	b292      	uxth	r2, r2
    1f44:	b2d2      	uxtb	r2, r2
    1f46:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1f48:	68fb      	ldr	r3, [r7, #12]
    1f4a:	681b      	ldr	r3, [r3, #0]
    1f4c:	8afa      	ldrh	r2, [r7, #22]
    1f4e:	b2d2      	uxtb	r2, r2
    1f50:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1f52:	68fb      	ldr	r3, [r7, #12]
    1f54:	685b      	ldr	r3, [r3, #4]
    1f56:	f04f 0200 	mov.w	r2, #0
    1f5a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1f5e:	68fb      	ldr	r3, [r7, #12]
    1f60:	681b      	ldr	r3, [r3, #0]
    1f62:	79fa      	ldrb	r2, [r7, #7]
    1f64:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1f66:	68fb      	ldr	r3, [r7, #12]
    1f68:	681b      	ldr	r3, [r3, #0]
    1f6a:	f04f 020e 	mov.w	r2, #14
    1f6e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1f70:	68fb      	ldr	r3, [r7, #12]
    1f72:	685b      	ldr	r3, [r3, #4]
    1f74:	f04f 0200 	mov.w	r2, #0
    1f78:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1f7c:	68fb      	ldr	r3, [r7, #12]
    1f7e:	f04f 0200 	mov.w	r2, #0
    1f82:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1f84:	68fb      	ldr	r3, [r7, #12]
    1f86:	f04f 0200 	mov.w	r2, #0
    1f8a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1f8c:	68fb      	ldr	r3, [r7, #12]
    1f8e:	f04f 0200 	mov.w	r2, #0
    1f92:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1f94:	68fb      	ldr	r3, [r7, #12]
    1f96:	f04f 0200 	mov.w	r2, #0
    1f9a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1f9c:	68fa      	ldr	r2, [r7, #12]
    1f9e:	f242 23a5 	movw	r3, #8869	; 0x22a5
    1fa2:	f2c0 0300 	movt	r3, #0
    1fa6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1fa8:	68fb      	ldr	r3, [r7, #12]
    1faa:	f04f 0200 	mov.w	r2, #0
    1fae:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1fb0:	68fb      	ldr	r3, [r7, #12]
    1fb2:	f04f 0200 	mov.w	r2, #0
    1fb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1fb8:	68fb      	ldr	r3, [r7, #12]
    1fba:	f04f 0200 	mov.w	r2, #0
    1fbe:	729a      	strb	r2, [r3, #10]
}
    1fc0:	f107 0720 	add.w	r7, r7, #32
    1fc4:	46bd      	mov	sp, r7
    1fc6:	bd80      	pop	{r7, pc}

00001fc8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1fc8:	b480      	push	{r7}
    1fca:	b089      	sub	sp, #36	; 0x24
    1fcc:	af00      	add	r7, sp, #0
    1fce:	60f8      	str	r0, [r7, #12]
    1fd0:	60b9      	str	r1, [r7, #8]
    1fd2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1fd4:	f04f 0300 	mov.w	r3, #0
    1fd8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1fda:	68fa      	ldr	r2, [r7, #12]
    1fdc:	f240 6314 	movw	r3, #1556	; 0x614
    1fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe4:	429a      	cmp	r2, r3
    1fe6:	d007      	beq.n	1ff8 <MSS_UART_polled_tx+0x30>
    1fe8:	68fa      	ldr	r2, [r7, #12]
    1fea:	f240 53ec 	movw	r3, #1516	; 0x5ec
    1fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff2:	429a      	cmp	r2, r3
    1ff4:	d000      	beq.n	1ff8 <MSS_UART_polled_tx+0x30>
    1ff6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1ff8:	68bb      	ldr	r3, [r7, #8]
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	d100      	bne.n	2000 <MAIN_STACK_SIZE>
    1ffe:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2000:	687b      	ldr	r3, [r7, #4]
    2002:	2b00      	cmp	r3, #0
    2004:	d100      	bne.n	2008 <MAIN_STACK_SIZE+0x8>
    2006:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2008:	68fa      	ldr	r2, [r7, #12]
    200a:	f240 6314 	movw	r3, #1556	; 0x614
    200e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2012:	429a      	cmp	r2, r3
    2014:	d006      	beq.n	2024 <MAIN_STACK_SIZE+0x24>
    2016:	68fa      	ldr	r2, [r7, #12]
    2018:	f240 53ec 	movw	r3, #1516	; 0x5ec
    201c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2020:	429a      	cmp	r2, r3
    2022:	d13d      	bne.n	20a0 <MAIN_STACK_SIZE+0xa0>
    2024:	68bb      	ldr	r3, [r7, #8]
    2026:	2b00      	cmp	r3, #0
    2028:	d03a      	beq.n	20a0 <MAIN_STACK_SIZE+0xa0>
    202a:	687b      	ldr	r3, [r7, #4]
    202c:	2b00      	cmp	r3, #0
    202e:	d037      	beq.n	20a0 <MAIN_STACK_SIZE+0xa0>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2030:	68fb      	ldr	r3, [r7, #12]
    2032:	681b      	ldr	r3, [r3, #0]
    2034:	7d1b      	ldrb	r3, [r3, #20]
    2036:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    2038:	68fb      	ldr	r3, [r7, #12]
    203a:	7a9a      	ldrb	r2, [r3, #10]
    203c:	7efb      	ldrb	r3, [r7, #27]
    203e:	ea42 0303 	orr.w	r3, r2, r3
    2042:	b2da      	uxtb	r2, r3
    2044:	68fb      	ldr	r3, [r7, #12]
    2046:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    2048:	7efb      	ldrb	r3, [r7, #27]
    204a:	f003 0320 	and.w	r3, r3, #32
    204e:	2b00      	cmp	r3, #0
    2050:	d023      	beq.n	209a <MAIN_STACK_SIZE+0x9a>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2052:	f04f 0310 	mov.w	r3, #16
    2056:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    2058:	687b      	ldr	r3, [r7, #4]
    205a:	2b0f      	cmp	r3, #15
    205c:	d801      	bhi.n	2062 <MAIN_STACK_SIZE+0x62>
                {
                    fill_size = tx_size;
    205e:	687b      	ldr	r3, [r7, #4]
    2060:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2062:	f04f 0300 	mov.w	r3, #0
    2066:	617b      	str	r3, [r7, #20]
    2068:	e00e      	b.n	2088 <MAIN_STACK_SIZE+0x88>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    206a:	68fb      	ldr	r3, [r7, #12]
    206c:	681b      	ldr	r3, [r3, #0]
    206e:	68b9      	ldr	r1, [r7, #8]
    2070:	693a      	ldr	r2, [r7, #16]
    2072:	440a      	add	r2, r1
    2074:	7812      	ldrb	r2, [r2, #0]
    2076:	701a      	strb	r2, [r3, #0]
    2078:	693b      	ldr	r3, [r7, #16]
    207a:	f103 0301 	add.w	r3, r3, #1
    207e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2080:	697b      	ldr	r3, [r7, #20]
    2082:	f103 0301 	add.w	r3, r3, #1
    2086:	617b      	str	r3, [r7, #20]
    2088:	697a      	ldr	r2, [r7, #20]
    208a:	69fb      	ldr	r3, [r7, #28]
    208c:	429a      	cmp	r2, r3
    208e:	d3ec      	bcc.n	206a <MAIN_STACK_SIZE+0x6a>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2090:	687a      	ldr	r2, [r7, #4]
    2092:	697b      	ldr	r3, [r7, #20]
    2094:	ebc3 0302 	rsb	r3, r3, r2
    2098:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    209a:	687b      	ldr	r3, [r7, #4]
    209c:	2b00      	cmp	r3, #0
    209e:	d1c7      	bne.n	2030 <MAIN_STACK_SIZE+0x30>
    }
}
    20a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
    20a4:	46bd      	mov	sp, r7
    20a6:	bc80      	pop	{r7}
    20a8:	4770      	bx	lr
    20aa:	bf00      	nop

000020ac <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    20ac:	b480      	push	{r7}
    20ae:	b087      	sub	sp, #28
    20b0:	af00      	add	r7, sp, #0
    20b2:	60f8      	str	r0, [r7, #12]
    20b4:	60b9      	str	r1, [r7, #8]
    20b6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    20b8:	f04f 0300 	mov.w	r3, #0
    20bc:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    20be:	f04f 0300 	mov.w	r3, #0
    20c2:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20c4:	68fa      	ldr	r2, [r7, #12]
    20c6:	f240 6314 	movw	r3, #1556	; 0x614
    20ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ce:	429a      	cmp	r2, r3
    20d0:	d007      	beq.n	20e2 <MSS_UART_get_rx+0x36>
    20d2:	68fa      	ldr	r2, [r7, #12]
    20d4:	f240 53ec 	movw	r3, #1516	; 0x5ec
    20d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20dc:	429a      	cmp	r2, r3
    20de:	d000      	beq.n	20e2 <MSS_UART_get_rx+0x36>
    20e0:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    20e2:	68bb      	ldr	r3, [r7, #8]
    20e4:	2b00      	cmp	r3, #0
    20e6:	d100      	bne.n	20ea <MSS_UART_get_rx+0x3e>
    20e8:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    20ea:	687b      	ldr	r3, [r7, #4]
    20ec:	2b00      	cmp	r3, #0
    20ee:	d100      	bne.n	20f2 <MSS_UART_get_rx+0x46>
    20f0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    20f2:	68fa      	ldr	r2, [r7, #12]
    20f4:	f240 6314 	movw	r3, #1556	; 0x614
    20f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20fc:	429a      	cmp	r2, r3
    20fe:	d006      	beq.n	210e <MSS_UART_get_rx+0x62>
    2100:	68fa      	ldr	r2, [r7, #12]
    2102:	f240 53ec 	movw	r3, #1516	; 0x5ec
    2106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    210a:	429a      	cmp	r2, r3
    210c:	d134      	bne.n	2178 <MSS_UART_get_rx+0xcc>
    210e:	68bb      	ldr	r3, [r7, #8]
    2110:	2b00      	cmp	r3, #0
    2112:	d031      	beq.n	2178 <MSS_UART_get_rx+0xcc>
    2114:	687b      	ldr	r3, [r7, #4]
    2116:	2b00      	cmp	r3, #0
    2118:	d02e      	beq.n	2178 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    211a:	68fb      	ldr	r3, [r7, #12]
    211c:	681b      	ldr	r3, [r3, #0]
    211e:	7d1b      	ldrb	r3, [r3, #20]
    2120:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2122:	68fb      	ldr	r3, [r7, #12]
    2124:	7a9a      	ldrb	r2, [r3, #10]
    2126:	7dfb      	ldrb	r3, [r7, #23]
    2128:	ea42 0303 	orr.w	r3, r2, r3
    212c:	b2da      	uxtb	r2, r3
    212e:	68fb      	ldr	r3, [r7, #12]
    2130:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2132:	e017      	b.n	2164 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2134:	68ba      	ldr	r2, [r7, #8]
    2136:	693b      	ldr	r3, [r7, #16]
    2138:	4413      	add	r3, r2
    213a:	68fa      	ldr	r2, [r7, #12]
    213c:	6812      	ldr	r2, [r2, #0]
    213e:	7812      	ldrb	r2, [r2, #0]
    2140:	b2d2      	uxtb	r2, r2
    2142:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2144:	693b      	ldr	r3, [r7, #16]
    2146:	f103 0301 	add.w	r3, r3, #1
    214a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    214c:	68fb      	ldr	r3, [r7, #12]
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	7d1b      	ldrb	r3, [r3, #20]
    2152:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2154:	68fb      	ldr	r3, [r7, #12]
    2156:	7a9a      	ldrb	r2, [r3, #10]
    2158:	7dfb      	ldrb	r3, [r7, #23]
    215a:	ea42 0303 	orr.w	r3, r2, r3
    215e:	b2da      	uxtb	r2, r3
    2160:	68fb      	ldr	r3, [r7, #12]
    2162:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2164:	7dfb      	ldrb	r3, [r7, #23]
    2166:	f003 0301 	and.w	r3, r3, #1
    216a:	b2db      	uxtb	r3, r3
    216c:	2b00      	cmp	r3, #0
    216e:	d003      	beq.n	2178 <MSS_UART_get_rx+0xcc>
    2170:	693a      	ldr	r2, [r7, #16]
    2172:	687b      	ldr	r3, [r7, #4]
    2174:	429a      	cmp	r2, r3
    2176:	d3dd      	bcc.n	2134 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2178:	693b      	ldr	r3, [r7, #16]
}
    217a:	4618      	mov	r0, r3
    217c:	f107 071c 	add.w	r7, r7, #28
    2180:	46bd      	mov	sp, r7
    2182:	bc80      	pop	{r7}
    2184:	4770      	bx	lr
    2186:	bf00      	nop

00002188 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2188:	b580      	push	{r7, lr}
    218a:	b084      	sub	sp, #16
    218c:	af00      	add	r7, sp, #0
    218e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2190:	687a      	ldr	r2, [r7, #4]
    2192:	f240 6314 	movw	r3, #1556	; 0x614
    2196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    219a:	429a      	cmp	r2, r3
    219c:	d007      	beq.n	21ae <MSS_UART_isr+0x26>
    219e:	687a      	ldr	r2, [r7, #4]
    21a0:	f240 53ec 	movw	r3, #1516	; 0x5ec
    21a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a8:	429a      	cmp	r2, r3
    21aa:	d000      	beq.n	21ae <MSS_UART_isr+0x26>
    21ac:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21ae:	687a      	ldr	r2, [r7, #4]
    21b0:	f240 6314 	movw	r3, #1556	; 0x614
    21b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b8:	429a      	cmp	r2, r3
    21ba:	d006      	beq.n	21ca <MSS_UART_isr+0x42>
    21bc:	687a      	ldr	r2, [r7, #4]
    21be:	f240 53ec 	movw	r3, #1516	; 0x5ec
    21c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c6:	429a      	cmp	r2, r3
    21c8:	d167      	bne.n	229a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    21ca:	687b      	ldr	r3, [r7, #4]
    21cc:	681b      	ldr	r3, [r3, #0]
    21ce:	7a1b      	ldrb	r3, [r3, #8]
    21d0:	b2db      	uxtb	r3, r3
    21d2:	f003 030f 	and.w	r3, r3, #15
    21d6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    21d8:	7bfb      	ldrb	r3, [r7, #15]
    21da:	2b0c      	cmp	r3, #12
    21dc:	d854      	bhi.n	2288 <MSS_UART_isr+0x100>
    21de:	a201      	add	r2, pc, #4	; (adr r2, 21e4 <MSS_UART_isr+0x5c>)
    21e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    21e4:	00002219 	.word	0x00002219
    21e8:	00002289 	.word	0x00002289
    21ec:	00002235 	.word	0x00002235
    21f0:	00002289 	.word	0x00002289
    21f4:	00002251 	.word	0x00002251
    21f8:	00002289 	.word	0x00002289
    21fc:	0000226d 	.word	0x0000226d
    2200:	00002289 	.word	0x00002289
    2204:	00002289 	.word	0x00002289
    2208:	00002289 	.word	0x00002289
    220c:	00002289 	.word	0x00002289
    2210:	00002289 	.word	0x00002289
    2214:	00002251 	.word	0x00002251
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2218:	687b      	ldr	r3, [r7, #4]
    221a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    221c:	2b00      	cmp	r3, #0
    221e:	d100      	bne.n	2222 <MSS_UART_isr+0x9a>
    2220:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2222:	687b      	ldr	r3, [r7, #4]
    2224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2226:	2b00      	cmp	r3, #0
    2228:	d030      	beq.n	228c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    222a:	687b      	ldr	r3, [r7, #4]
    222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    222e:	6878      	ldr	r0, [r7, #4]
    2230:	4798      	blx	r3
                }
            }
            break;
    2232:	e032      	b.n	229a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2234:	687b      	ldr	r3, [r7, #4]
    2236:	6a1b      	ldr	r3, [r3, #32]
    2238:	2b00      	cmp	r3, #0
    223a:	d100      	bne.n	223e <MSS_UART_isr+0xb6>
    223c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    223e:	687b      	ldr	r3, [r7, #4]
    2240:	6a1b      	ldr	r3, [r3, #32]
    2242:	2b00      	cmp	r3, #0
    2244:	d024      	beq.n	2290 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2246:	687b      	ldr	r3, [r7, #4]
    2248:	6a1b      	ldr	r3, [r3, #32]
    224a:	6878      	ldr	r0, [r7, #4]
    224c:	4798      	blx	r3
                }
            }
            break;
    224e:	e024      	b.n	229a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2250:	687b      	ldr	r3, [r7, #4]
    2252:	69db      	ldr	r3, [r3, #28]
    2254:	2b00      	cmp	r3, #0
    2256:	d100      	bne.n	225a <MSS_UART_isr+0xd2>
    2258:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    225a:	687b      	ldr	r3, [r7, #4]
    225c:	69db      	ldr	r3, [r3, #28]
    225e:	2b00      	cmp	r3, #0
    2260:	d018      	beq.n	2294 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2262:	687b      	ldr	r3, [r7, #4]
    2264:	69db      	ldr	r3, [r3, #28]
    2266:	6878      	ldr	r0, [r7, #4]
    2268:	4798      	blx	r3
                }
            }
            break;
    226a:	e016      	b.n	229a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	699b      	ldr	r3, [r3, #24]
    2270:	2b00      	cmp	r3, #0
    2272:	d100      	bne.n	2276 <MSS_UART_isr+0xee>
    2274:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	699b      	ldr	r3, [r3, #24]
    227a:	2b00      	cmp	r3, #0
    227c:	d00c      	beq.n	2298 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	699b      	ldr	r3, [r3, #24]
    2282:	6878      	ldr	r0, [r7, #4]
    2284:	4798      	blx	r3
                }
            }
            break;
    2286:	e008      	b.n	229a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2288:	be00      	bkpt	0x0000
    228a:	e006      	b.n	229a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    228c:	bf00      	nop
    228e:	e004      	b.n	229a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2290:	bf00      	nop
    2292:	e002      	b.n	229a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2294:	bf00      	nop
    2296:	e000      	b.n	229a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2298:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    229a:	f107 0710 	add.w	r7, r7, #16
    229e:	46bd      	mov	sp, r7
    22a0:	bd80      	pop	{r7, pc}
    22a2:	bf00      	nop

000022a4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    22a4:	b480      	push	{r7}
    22a6:	b087      	sub	sp, #28
    22a8:	af00      	add	r7, sp, #0
    22aa:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22ac:	687a      	ldr	r2, [r7, #4]
    22ae:	f240 6314 	movw	r3, #1556	; 0x614
    22b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22b6:	429a      	cmp	r2, r3
    22b8:	d007      	beq.n	22ca <default_tx_handler+0x26>
    22ba:	687a      	ldr	r2, [r7, #4]
    22bc:	f240 53ec 	movw	r3, #1516	; 0x5ec
    22c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22c4:	429a      	cmp	r2, r3
    22c6:	d000      	beq.n	22ca <default_tx_handler+0x26>
    22c8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    22ca:	687b      	ldr	r3, [r7, #4]
    22cc:	68db      	ldr	r3, [r3, #12]
    22ce:	2b00      	cmp	r3, #0
    22d0:	d100      	bne.n	22d4 <default_tx_handler+0x30>
    22d2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    22d4:	687b      	ldr	r3, [r7, #4]
    22d6:	691b      	ldr	r3, [r3, #16]
    22d8:	2b00      	cmp	r3, #0
    22da:	d100      	bne.n	22de <default_tx_handler+0x3a>
    22dc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22de:	687a      	ldr	r2, [r7, #4]
    22e0:	f240 6314 	movw	r3, #1556	; 0x614
    22e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e8:	429a      	cmp	r2, r3
    22ea:	d006      	beq.n	22fa <default_tx_handler+0x56>
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	f240 53ec 	movw	r3, #1516	; 0x5ec
    22f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f6:	429a      	cmp	r2, r3
    22f8:	d152      	bne.n	23a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    22fa:	687b      	ldr	r3, [r7, #4]
    22fc:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22fe:	2b00      	cmp	r3, #0
    2300:	d04e      	beq.n	23a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2306:	2b00      	cmp	r3, #0
    2308:	d04a      	beq.n	23a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	681b      	ldr	r3, [r3, #0]
    230e:	7d1b      	ldrb	r3, [r3, #20]
    2310:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	7a9a      	ldrb	r2, [r3, #10]
    2316:	7afb      	ldrb	r3, [r7, #11]
    2318:	ea42 0303 	orr.w	r3, r2, r3
    231c:	b2da      	uxtb	r2, r3
    231e:	687b      	ldr	r3, [r7, #4]
    2320:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2322:	7afb      	ldrb	r3, [r7, #11]
    2324:	f003 0320 	and.w	r3, r3, #32
    2328:	2b00      	cmp	r3, #0
    232a:	d029      	beq.n	2380 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    232c:	f04f 0310 	mov.w	r3, #16
    2330:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2332:	687b      	ldr	r3, [r7, #4]
    2334:	691a      	ldr	r2, [r3, #16]
    2336:	687b      	ldr	r3, [r7, #4]
    2338:	695b      	ldr	r3, [r3, #20]
    233a:	ebc3 0302 	rsb	r3, r3, r2
    233e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2340:	697b      	ldr	r3, [r7, #20]
    2342:	2b0f      	cmp	r3, #15
    2344:	d801      	bhi.n	234a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2346:	697b      	ldr	r3, [r7, #20]
    2348:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    234a:	f04f 0300 	mov.w	r3, #0
    234e:	60fb      	str	r3, [r7, #12]
    2350:	e012      	b.n	2378 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2352:	687b      	ldr	r3, [r7, #4]
    2354:	681b      	ldr	r3, [r3, #0]
    2356:	687a      	ldr	r2, [r7, #4]
    2358:	68d1      	ldr	r1, [r2, #12]
    235a:	687a      	ldr	r2, [r7, #4]
    235c:	6952      	ldr	r2, [r2, #20]
    235e:	440a      	add	r2, r1
    2360:	7812      	ldrb	r2, [r2, #0]
    2362:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2364:	687b      	ldr	r3, [r7, #4]
    2366:	695b      	ldr	r3, [r3, #20]
    2368:	f103 0201 	add.w	r2, r3, #1
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2370:	68fb      	ldr	r3, [r7, #12]
    2372:	f103 0301 	add.w	r3, r3, #1
    2376:	60fb      	str	r3, [r7, #12]
    2378:	68fa      	ldr	r2, [r7, #12]
    237a:	693b      	ldr	r3, [r7, #16]
    237c:	429a      	cmp	r2, r3
    237e:	d3e8      	bcc.n	2352 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	695a      	ldr	r2, [r3, #20]
    2384:	687b      	ldr	r3, [r7, #4]
    2386:	691b      	ldr	r3, [r3, #16]
    2388:	429a      	cmp	r2, r3
    238a:	d109      	bne.n	23a0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	f04f 0200 	mov.w	r2, #0
    2392:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	685b      	ldr	r3, [r3, #4]
    2398:	f04f 0200 	mov.w	r2, #0
    239c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    23a0:	f107 071c 	add.w	r7, r7, #28
    23a4:	46bd      	mov	sp, r7
    23a6:	bc80      	pop	{r7}
    23a8:	4770      	bx	lr
    23aa:	bf00      	nop

000023ac <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    23ac:	b580      	push	{r7, lr}
    23ae:	b084      	sub	sp, #16
    23b0:	af00      	add	r7, sp, #0
    23b2:	60f8      	str	r0, [r7, #12]
    23b4:	60b9      	str	r1, [r7, #8]
    23b6:	4613      	mov	r3, r2
    23b8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23ba:	68fa      	ldr	r2, [r7, #12]
    23bc:	f240 6314 	movw	r3, #1556	; 0x614
    23c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23c4:	429a      	cmp	r2, r3
    23c6:	d007      	beq.n	23d8 <MSS_UART_set_rx_handler+0x2c>
    23c8:	68fa      	ldr	r2, [r7, #12]
    23ca:	f240 53ec 	movw	r3, #1516	; 0x5ec
    23ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d2:	429a      	cmp	r2, r3
    23d4:	d000      	beq.n	23d8 <MSS_UART_set_rx_handler+0x2c>
    23d6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    23d8:	68bb      	ldr	r3, [r7, #8]
    23da:	2b00      	cmp	r3, #0
    23dc:	d100      	bne.n	23e0 <MSS_UART_set_rx_handler+0x34>
    23de:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    23e0:	79fb      	ldrb	r3, [r7, #7]
    23e2:	2bc0      	cmp	r3, #192	; 0xc0
    23e4:	d900      	bls.n	23e8 <MSS_UART_set_rx_handler+0x3c>
    23e6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23e8:	68fa      	ldr	r2, [r7, #12]
    23ea:	f240 6314 	movw	r3, #1556	; 0x614
    23ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f2:	429a      	cmp	r2, r3
    23f4:	d006      	beq.n	2404 <MSS_UART_set_rx_handler+0x58>
    23f6:	68fa      	ldr	r2, [r7, #12]
    23f8:	f240 53ec 	movw	r3, #1516	; 0x5ec
    23fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2400:	429a      	cmp	r2, r3
    2402:	d123      	bne.n	244c <MSS_UART_set_rx_handler+0xa0>
    2404:	68bb      	ldr	r3, [r7, #8]
    2406:	2b00      	cmp	r3, #0
    2408:	d020      	beq.n	244c <MSS_UART_set_rx_handler+0xa0>
    240a:	79fb      	ldrb	r3, [r7, #7]
    240c:	2bc0      	cmp	r3, #192	; 0xc0
    240e:	d81d      	bhi.n	244c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2410:	68fb      	ldr	r3, [r7, #12]
    2412:	68ba      	ldr	r2, [r7, #8]
    2414:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2416:	68fb      	ldr	r3, [r7, #12]
    2418:	681a      	ldr	r2, [r3, #0]
    241a:	79fb      	ldrb	r3, [r7, #7]
    241c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2420:	f043 030a 	orr.w	r3, r3, #10
    2424:	b2db      	uxtb	r3, r3
    2426:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2428:	68fb      	ldr	r3, [r7, #12]
    242a:	891b      	ldrh	r3, [r3, #8]
    242c:	b21b      	sxth	r3, r3
    242e:	4618      	mov	r0, r3
    2430:	f7ff fcaa 	bl	1d88 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2434:	68fb      	ldr	r3, [r7, #12]
    2436:	685b      	ldr	r3, [r3, #4]
    2438:	f04f 0201 	mov.w	r2, #1
    243c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2440:	68fb      	ldr	r3, [r7, #12]
    2442:	891b      	ldrh	r3, [r3, #8]
    2444:	b21b      	sxth	r3, r3
    2446:	4618      	mov	r0, r3
    2448:	f7ff fc82 	bl	1d50 <NVIC_EnableIRQ>
    }
}
    244c:	f107 0710 	add.w	r7, r7, #16
    2450:	46bd      	mov	sp, r7
    2452:	bd80      	pop	{r7, pc}

00002454 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2454:	4668      	mov	r0, sp
    2456:	f020 0107 	bic.w	r1, r0, #7
    245a:	468d      	mov	sp, r1
    245c:	b589      	push	{r0, r3, r7, lr}
    245e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2460:	f240 6014 	movw	r0, #1556	; 0x614
    2464:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2468:	f7ff fe8e 	bl	2188 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    246c:	f04f 000a 	mov.w	r0, #10
    2470:	f7ff fc8a 	bl	1d88 <NVIC_ClearPendingIRQ>
}
    2474:	46bd      	mov	sp, r7
    2476:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    247a:	4685      	mov	sp, r0
    247c:	4770      	bx	lr
    247e:	bf00      	nop

00002480 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2480:	4668      	mov	r0, sp
    2482:	f020 0107 	bic.w	r1, r0, #7
    2486:	468d      	mov	sp, r1
    2488:	b589      	push	{r0, r3, r7, lr}
    248a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    248c:	f240 50ec 	movw	r0, #1516	; 0x5ec
    2490:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2494:	f7ff fe78 	bl	2188 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2498:	f04f 000b 	mov.w	r0, #11
    249c:	f7ff fc74 	bl	1d88 <NVIC_ClearPendingIRQ>
}
    24a0:	46bd      	mov	sp, r7
    24a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    24a6:	4685      	mov	sp, r0
    24a8:	4770      	bx	lr
    24aa:	bf00      	nop

000024ac <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    24ac:	b480      	push	{r7}
    24ae:	b083      	sub	sp, #12
    24b0:	af00      	add	r7, sp, #0
    24b2:	4603      	mov	r3, r0
    24b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    24b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    24ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    24c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24c6:	88f9      	ldrh	r1, [r7, #6]
    24c8:	f001 011f 	and.w	r1, r1, #31
    24cc:	f04f 0001 	mov.w	r0, #1
    24d0:	fa00 f101 	lsl.w	r1, r0, r1
    24d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    24d8:	f107 070c 	add.w	r7, r7, #12
    24dc:	46bd      	mov	sp, r7
    24de:	bc80      	pop	{r7}
    24e0:	4770      	bx	lr
    24e2:	bf00      	nop

000024e4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    24e4:	b480      	push	{r7}
    24e6:	b083      	sub	sp, #12
    24e8:	af00      	add	r7, sp, #0
    24ea:	4603      	mov	r3, r0
    24ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    24ee:	f24e 1300 	movw	r3, #57600	; 0xe100
    24f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    24fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24fe:	88f9      	ldrh	r1, [r7, #6]
    2500:	f001 011f 	and.w	r1, r1, #31
    2504:	f04f 0001 	mov.w	r0, #1
    2508:	fa00 f101 	lsl.w	r1, r0, r1
    250c:	f102 0220 	add.w	r2, r2, #32
    2510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2514:	f107 070c 	add.w	r7, r7, #12
    2518:	46bd      	mov	sp, r7
    251a:	bc80      	pop	{r7}
    251c:	4770      	bx	lr
    251e:	bf00      	nop

00002520 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2520:	b480      	push	{r7}
    2522:	b083      	sub	sp, #12
    2524:	af00      	add	r7, sp, #0
    2526:	4603      	mov	r3, r0
    2528:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    252a:	f24e 1300 	movw	r3, #57600	; 0xe100
    252e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2532:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2536:	ea4f 1252 	mov.w	r2, r2, lsr #5
    253a:	88f9      	ldrh	r1, [r7, #6]
    253c:	f001 011f 	and.w	r1, r1, #31
    2540:	f04f 0001 	mov.w	r0, #1
    2544:	fa00 f101 	lsl.w	r1, r0, r1
    2548:	f102 0260 	add.w	r2, r2, #96	; 0x60
    254c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2550:	f107 070c 	add.w	r7, r7, #12
    2554:	46bd      	mov	sp, r7
    2556:	bc80      	pop	{r7}
    2558:	4770      	bx	lr
    255a:	bf00      	nop

0000255c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    255c:	b580      	push	{r7, lr}
    255e:	b084      	sub	sp, #16
    2560:	af00      	add	r7, sp, #0
    2562:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2564:	687a      	ldr	r2, [r7, #4]
    2566:	f240 63c0 	movw	r3, #1728	; 0x6c0
    256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    256e:	429a      	cmp	r2, r3
    2570:	d007      	beq.n	2582 <MSS_SPI_init+0x26>
    2572:	687a      	ldr	r2, [r7, #4]
    2574:	f240 633c 	movw	r3, #1596	; 0x63c
    2578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    257c:	429a      	cmp	r2, r3
    257e:	d000      	beq.n	2582 <MSS_SPI_init+0x26>
    2580:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2582:	687b      	ldr	r3, [r7, #4]
    2584:	889b      	ldrh	r3, [r3, #4]
    2586:	b21b      	sxth	r3, r3
    2588:	4618      	mov	r0, r3
    258a:	f7ff ffab 	bl	24e4 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    258e:	6878      	ldr	r0, [r7, #4]
    2590:	f04f 0100 	mov.w	r1, #0
    2594:	f04f 0284 	mov.w	r2, #132	; 0x84
    2598:	f001 fd1a 	bl	3fd0 <memset>
    
    this_spi->cmd_done = 1u;
    259c:	687b      	ldr	r3, [r7, #4]
    259e:	f04f 0201 	mov.w	r2, #1
    25a2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    25a4:	f04f 0300 	mov.w	r3, #0
    25a8:	81fb      	strh	r3, [r7, #14]
    25aa:	e00d      	b.n	25c8 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    25ac:	89fb      	ldrh	r3, [r7, #14]
    25ae:	687a      	ldr	r2, [r7, #4]
    25b0:	f103 0306 	add.w	r3, r3, #6
    25b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    25b8:	4413      	add	r3, r2
    25ba:	f04f 32ff 	mov.w	r2, #4294967295
    25be:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    25c0:	89fb      	ldrh	r3, [r7, #14]
    25c2:	f103 0301 	add.w	r3, r3, #1
    25c6:	81fb      	strh	r3, [r7, #14]
    25c8:	89fb      	ldrh	r3, [r7, #14]
    25ca:	2b07      	cmp	r3, #7
    25cc:	d9ee      	bls.n	25ac <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    25ce:	687a      	ldr	r2, [r7, #4]
    25d0:	f240 63c0 	movw	r3, #1728	; 0x6c0
    25d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25d8:	429a      	cmp	r2, r3
    25da:	d126      	bne.n	262a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    25dc:	687a      	ldr	r2, [r7, #4]
    25de:	f241 0300 	movw	r3, #4096	; 0x1000
    25e2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    25e6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    25e8:	687b      	ldr	r3, [r7, #4]
    25ea:	f04f 020c 	mov.w	r2, #12
    25ee:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    25f0:	f242 0300 	movw	r3, #8192	; 0x2000
    25f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25f8:	f242 0200 	movw	r2, #8192	; 0x2000
    25fc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2600:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2606:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2608:	f04f 000c 	mov.w	r0, #12
    260c:	f7ff ff88 	bl	2520 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2610:	f242 0300 	movw	r3, #8192	; 0x2000
    2614:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2618:	f242 0200 	movw	r2, #8192	; 0x2000
    261c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2620:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2622:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2626:	631a      	str	r2, [r3, #48]	; 0x30
    2628:	e025      	b.n	2676 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    262a:	687a      	ldr	r2, [r7, #4]
    262c:	f241 0300 	movw	r3, #4096	; 0x1000
    2630:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2634:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2636:	687b      	ldr	r3, [r7, #4]
    2638:	f04f 020d 	mov.w	r2, #13
    263c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    263e:	f242 0300 	movw	r3, #8192	; 0x2000
    2642:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2646:	f242 0200 	movw	r2, #8192	; 0x2000
    264a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    264e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2650:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2654:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2656:	f04f 000d 	mov.w	r0, #13
    265a:	f7ff ff61 	bl	2520 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    265e:	f242 0300 	movw	r3, #8192	; 0x2000
    2662:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2666:	f242 0200 	movw	r2, #8192	; 0x2000
    266a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    266e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2670:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2674:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2676:	687b      	ldr	r3, [r7, #4]
    2678:	681b      	ldr	r3, [r3, #0]
    267a:	687a      	ldr	r2, [r7, #4]
    267c:	6812      	ldr	r2, [r2, #0]
    267e:	6812      	ldr	r2, [r2, #0]
    2680:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2684:	601a      	str	r2, [r3, #0]
}
    2686:	f107 0710 	add.w	r7, r7, #16
    268a:	46bd      	mov	sp, r7
    268c:	bd80      	pop	{r7, pc}
    268e:	bf00      	nop

00002690 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2690:	b580      	push	{r7, lr}
    2692:	b08a      	sub	sp, #40	; 0x28
    2694:	af00      	add	r7, sp, #0
    2696:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    2698:	687b      	ldr	r3, [r7, #4]
    269a:	681b      	ldr	r3, [r3, #0]
    269c:	681b      	ldr	r3, [r3, #0]
    269e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    26a0:	687b      	ldr	r3, [r7, #4]
    26a2:	681b      	ldr	r3, [r3, #0]
    26a4:	699b      	ldr	r3, [r3, #24]
    26a6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    26a8:	687b      	ldr	r3, [r7, #4]
    26aa:	681b      	ldr	r3, [r3, #0]
    26ac:	685b      	ldr	r3, [r3, #4]
    26ae:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    26b0:	687b      	ldr	r3, [r7, #4]
    26b2:	681b      	ldr	r3, [r3, #0]
    26b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    26b6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    26b8:	687b      	ldr	r3, [r7, #4]
    26ba:	681b      	ldr	r3, [r3, #0]
    26bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    26be:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    26c0:	687b      	ldr	r3, [r7, #4]
    26c2:	681b      	ldr	r3, [r3, #0]
    26c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    26c6:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    26c8:	687b      	ldr	r3, [r7, #4]
    26ca:	681b      	ldr	r3, [r3, #0]
    26cc:	69db      	ldr	r3, [r3, #28]
    26ce:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    26d0:	687a      	ldr	r2, [r7, #4]
    26d2:	f240 63c0 	movw	r3, #1728	; 0x6c0
    26d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26da:	429a      	cmp	r2, r3
    26dc:	d12e      	bne.n	273c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    26de:	687a      	ldr	r2, [r7, #4]
    26e0:	f241 0300 	movw	r3, #4096	; 0x1000
    26e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    26e8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	f04f 020c 	mov.w	r2, #12
    26f0:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    26f2:	f242 0300 	movw	r3, #8192	; 0x2000
    26f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26fa:	f242 0200 	movw	r2, #8192	; 0x2000
    26fe:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2702:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2704:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2708:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    270a:	f04f 000c 	mov.w	r0, #12
    270e:	f7ff ff07 	bl	2520 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2712:	f242 0300 	movw	r3, #8192	; 0x2000
    2716:	f2ce 0304 	movt	r3, #57348	; 0xe004
    271a:	f242 0200 	movw	r2, #8192	; 0x2000
    271e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2722:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2724:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2728:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    272a:	687b      	ldr	r3, [r7, #4]
    272c:	681b      	ldr	r3, [r3, #0]
    272e:	687a      	ldr	r2, [r7, #4]
    2730:	6812      	ldr	r2, [r2, #0]
    2732:	6812      	ldr	r2, [r2, #0]
    2734:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2738:	601a      	str	r2, [r3, #0]
    273a:	e02d      	b.n	2798 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    273c:	687a      	ldr	r2, [r7, #4]
    273e:	f241 0300 	movw	r3, #4096	; 0x1000
    2742:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2746:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2748:	687b      	ldr	r3, [r7, #4]
    274a:	f04f 020d 	mov.w	r2, #13
    274e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2750:	f242 0300 	movw	r3, #8192	; 0x2000
    2754:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2758:	f242 0200 	movw	r2, #8192	; 0x2000
    275c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2760:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2762:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2766:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2768:	f04f 000d 	mov.w	r0, #13
    276c:	f7ff fed8 	bl	2520 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2770:	f242 0300 	movw	r3, #8192	; 0x2000
    2774:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2778:	f242 0200 	movw	r2, #8192	; 0x2000
    277c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2780:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2782:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2786:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2788:	687b      	ldr	r3, [r7, #4]
    278a:	681b      	ldr	r3, [r3, #0]
    278c:	687a      	ldr	r2, [r7, #4]
    278e:	6812      	ldr	r2, [r2, #0]
    2790:	6812      	ldr	r2, [r2, #0]
    2792:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2796:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    2798:	68fb      	ldr	r3, [r7, #12]
    279a:	f023 0301 	bic.w	r3, r3, #1
    279e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    27a0:	687b      	ldr	r3, [r7, #4]
    27a2:	681b      	ldr	r3, [r3, #0]
    27a4:	68fa      	ldr	r2, [r7, #12]
    27a6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    27a8:	687b      	ldr	r3, [r7, #4]
    27aa:	681b      	ldr	r3, [r3, #0]
    27ac:	693a      	ldr	r2, [r7, #16]
    27ae:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    27b0:	687b      	ldr	r3, [r7, #4]
    27b2:	681b      	ldr	r3, [r3, #0]
    27b4:	697a      	ldr	r2, [r7, #20]
    27b6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    27b8:	687b      	ldr	r3, [r7, #4]
    27ba:	681b      	ldr	r3, [r3, #0]
    27bc:	687a      	ldr	r2, [r7, #4]
    27be:	6812      	ldr	r2, [r2, #0]
    27c0:	6812      	ldr	r2, [r2, #0]
    27c2:	f042 0201 	orr.w	r2, r2, #1
    27c6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	681b      	ldr	r3, [r3, #0]
    27cc:	69ba      	ldr	r2, [r7, #24]
    27ce:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    27d0:	687b      	ldr	r3, [r7, #4]
    27d2:	681b      	ldr	r3, [r3, #0]
    27d4:	69fa      	ldr	r2, [r7, #28]
    27d6:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    27d8:	687b      	ldr	r3, [r7, #4]
    27da:	681b      	ldr	r3, [r3, #0]
    27dc:	6a3a      	ldr	r2, [r7, #32]
    27de:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    27e0:	687b      	ldr	r3, [r7, #4]
    27e2:	681b      	ldr	r3, [r3, #0]
    27e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    27e6:	61da      	str	r2, [r3, #28]
}
    27e8:	f107 0728 	add.w	r7, r7, #40	; 0x28
    27ec:	46bd      	mov	sp, r7
    27ee:	bd80      	pop	{r7, pc}

000027f0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    27f0:	b580      	push	{r7, lr}
    27f2:	b084      	sub	sp, #16
    27f4:	af00      	add	r7, sp, #0
    27f6:	60f8      	str	r0, [r7, #12]
    27f8:	607a      	str	r2, [r7, #4]
    27fa:	460a      	mov	r2, r1
    27fc:	72fa      	strb	r2, [r7, #11]
    27fe:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2800:	68fa      	ldr	r2, [r7, #12]
    2802:	f240 63c0 	movw	r3, #1728	; 0x6c0
    2806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280a:	429a      	cmp	r2, r3
    280c:	d007      	beq.n	281e <MSS_SPI_configure_master_mode+0x2e>
    280e:	68fa      	ldr	r2, [r7, #12]
    2810:	f240 633c 	movw	r3, #1596	; 0x63c
    2814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2818:	429a      	cmp	r2, r3
    281a:	d000      	beq.n	281e <MSS_SPI_configure_master_mode+0x2e>
    281c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    281e:	7afb      	ldrb	r3, [r7, #11]
    2820:	2b07      	cmp	r3, #7
    2822:	d900      	bls.n	2826 <MSS_SPI_configure_master_mode+0x36>
    2824:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2826:	7e3b      	ldrb	r3, [r7, #24]
    2828:	2b20      	cmp	r3, #32
    282a:	d900      	bls.n	282e <MSS_SPI_configure_master_mode+0x3e>
    282c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    282e:	68fb      	ldr	r3, [r7, #12]
    2830:	889b      	ldrh	r3, [r3, #4]
    2832:	b21b      	sxth	r3, r3
    2834:	4618      	mov	r0, r3
    2836:	f7ff fe55 	bl	24e4 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    283a:	68fb      	ldr	r3, [r7, #12]
    283c:	f04f 0200 	mov.w	r2, #0
    2840:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2844:	68fb      	ldr	r3, [r7, #12]
    2846:	681b      	ldr	r3, [r3, #0]
    2848:	68fa      	ldr	r2, [r7, #12]
    284a:	6812      	ldr	r2, [r2, #0]
    284c:	6812      	ldr	r2, [r2, #0]
    284e:	f022 0201 	bic.w	r2, r2, #1
    2852:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2854:	68fb      	ldr	r3, [r7, #12]
    2856:	681b      	ldr	r3, [r3, #0]
    2858:	68fa      	ldr	r2, [r7, #12]
    285a:	6812      	ldr	r2, [r2, #0]
    285c:	6812      	ldr	r2, [r2, #0]
    285e:	f042 0202 	orr.w	r2, r2, #2
    2862:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2864:	68fb      	ldr	r3, [r7, #12]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	68fa      	ldr	r2, [r7, #12]
    286a:	6812      	ldr	r2, [r2, #0]
    286c:	6812      	ldr	r2, [r2, #0]
    286e:	f042 0201 	orr.w	r2, r2, #1
    2872:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2874:	7afb      	ldrb	r3, [r7, #11]
    2876:	2b07      	cmp	r3, #7
    2878:	d83f      	bhi.n	28fa <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    287a:	687b      	ldr	r3, [r7, #4]
    287c:	2b00      	cmp	r3, #0
    287e:	d00b      	beq.n	2898 <MSS_SPI_configure_master_mode+0xa8>
    2880:	687b      	ldr	r3, [r7, #4]
    2882:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2886:	d007      	beq.n	2898 <MSS_SPI_configure_master_mode+0xa8>
    2888:	687b      	ldr	r3, [r7, #4]
    288a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    288e:	d003      	beq.n	2898 <MSS_SPI_configure_master_mode+0xa8>
    2890:	687b      	ldr	r3, [r7, #4]
    2892:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    2896:	d10f      	bne.n	28b8 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2898:	7afa      	ldrb	r2, [r7, #11]
    289a:	6879      	ldr	r1, [r7, #4]
    289c:	f240 1302 	movw	r3, #258	; 0x102
    28a0:	f2c2 4300 	movt	r3, #9216	; 0x2400
    28a4:	ea41 0303 	orr.w	r3, r1, r3
    28a8:	68f9      	ldr	r1, [r7, #12]
    28aa:	f102 0206 	add.w	r2, r2, #6
    28ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    28b2:	440a      	add	r2, r1
    28b4:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    28b6:	e00e      	b.n	28d6 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    28b8:	7afa      	ldrb	r2, [r7, #11]
    28ba:	6879      	ldr	r1, [r7, #4]
    28bc:	f240 1302 	movw	r3, #258	; 0x102
    28c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28c4:	ea41 0303 	orr.w	r3, r1, r3
    28c8:	68f9      	ldr	r1, [r7, #12]
    28ca:	f102 0206 	add.w	r2, r2, #6
    28ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    28d2:	440a      	add	r2, r1
    28d4:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    28d6:	7afb      	ldrb	r3, [r7, #11]
    28d8:	68fa      	ldr	r2, [r7, #12]
    28da:	f103 0306 	add.w	r3, r3, #6
    28de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    28e2:	4413      	add	r3, r2
    28e4:	7e3a      	ldrb	r2, [r7, #24]
    28e6:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    28e8:	7afb      	ldrb	r3, [r7, #11]
    28ea:	68fa      	ldr	r2, [r7, #12]
    28ec:	f103 0306 	add.w	r3, r3, #6
    28f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    28f4:	4413      	add	r3, r2
    28f6:	78fa      	ldrb	r2, [r7, #3]
    28f8:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    28fa:	68fb      	ldr	r3, [r7, #12]
    28fc:	889b      	ldrh	r3, [r3, #4]
    28fe:	b21b      	sxth	r3, r3
    2900:	4618      	mov	r0, r3
    2902:	f7ff fdd3 	bl	24ac <NVIC_EnableIRQ>
}
    2906:	f107 0710 	add.w	r7, r7, #16
    290a:	46bd      	mov	sp, r7
    290c:	bd80      	pop	{r7, pc}
    290e:	bf00      	nop

00002910 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2910:	b580      	push	{r7, lr}
    2912:	b084      	sub	sp, #16
    2914:	af00      	add	r7, sp, #0
    2916:	6078      	str	r0, [r7, #4]
    2918:	460b      	mov	r3, r1
    291a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    291c:	687a      	ldr	r2, [r7, #4]
    291e:	f240 63c0 	movw	r3, #1728	; 0x6c0
    2922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2926:	429a      	cmp	r2, r3
    2928:	d007      	beq.n	293a <MSS_SPI_set_slave_select+0x2a>
    292a:	687a      	ldr	r2, [r7, #4]
    292c:	f240 633c 	movw	r3, #1596	; 0x63c
    2930:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2934:	429a      	cmp	r2, r3
    2936:	d000      	beq.n	293a <MSS_SPI_set_slave_select+0x2a>
    2938:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    293a:	687b      	ldr	r3, [r7, #4]
    293c:	681b      	ldr	r3, [r3, #0]
    293e:	681b      	ldr	r3, [r3, #0]
    2940:	f003 0302 	and.w	r3, r3, #2
    2944:	2b00      	cmp	r3, #0
    2946:	d100      	bne.n	294a <MSS_SPI_set_slave_select+0x3a>
    2948:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    294a:	78fb      	ldrb	r3, [r7, #3]
    294c:	687a      	ldr	r2, [r7, #4]
    294e:	f103 0306 	add.w	r3, r3, #6
    2952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2956:	4413      	add	r3, r2
    2958:	685b      	ldr	r3, [r3, #4]
    295a:	f1b3 3fff 	cmp.w	r3, #4294967295
    295e:	d100      	bne.n	2962 <MSS_SPI_set_slave_select+0x52>
    2960:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2962:	687b      	ldr	r3, [r7, #4]
    2964:	889b      	ldrh	r3, [r3, #4]
    2966:	b21b      	sxth	r3, r3
    2968:	4618      	mov	r0, r3
    296a:	f7ff fdbb 	bl	24e4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    296e:	687b      	ldr	r3, [r7, #4]
    2970:	681b      	ldr	r3, [r3, #0]
    2972:	689b      	ldr	r3, [r3, #8]
    2974:	f003 0304 	and.w	r3, r3, #4
    2978:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    297a:	68fb      	ldr	r3, [r7, #12]
    297c:	2b00      	cmp	r3, #0
    297e:	d002      	beq.n	2986 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    2980:	6878      	ldr	r0, [r7, #4]
    2982:	f7ff fe85 	bl	2690 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2986:	687b      	ldr	r3, [r7, #4]
    2988:	681b      	ldr	r3, [r3, #0]
    298a:	687a      	ldr	r2, [r7, #4]
    298c:	6812      	ldr	r2, [r2, #0]
    298e:	6812      	ldr	r2, [r2, #0]
    2990:	f022 0201 	bic.w	r2, r2, #1
    2994:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	681a      	ldr	r2, [r3, #0]
    299a:	78fb      	ldrb	r3, [r7, #3]
    299c:	6879      	ldr	r1, [r7, #4]
    299e:	f103 0306 	add.w	r3, r3, #6
    29a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29a6:	440b      	add	r3, r1
    29a8:	685b      	ldr	r3, [r3, #4]
    29aa:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    29ac:	687b      	ldr	r3, [r7, #4]
    29ae:	681a      	ldr	r2, [r3, #0]
    29b0:	78fb      	ldrb	r3, [r7, #3]
    29b2:	6879      	ldr	r1, [r7, #4]
    29b4:	f103 0306 	add.w	r3, r3, #6
    29b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29bc:	440b      	add	r3, r1
    29be:	7a5b      	ldrb	r3, [r3, #9]
    29c0:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    29c2:	687b      	ldr	r3, [r7, #4]
    29c4:	681a      	ldr	r2, [r3, #0]
    29c6:	78fb      	ldrb	r3, [r7, #3]
    29c8:	6879      	ldr	r1, [r7, #4]
    29ca:	f103 0306 	add.w	r3, r3, #6
    29ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29d2:	440b      	add	r3, r1
    29d4:	7a1b      	ldrb	r3, [r3, #8]
    29d6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    29d8:	687b      	ldr	r3, [r7, #4]
    29da:	681b      	ldr	r3, [r3, #0]
    29dc:	687a      	ldr	r2, [r7, #4]
    29de:	6812      	ldr	r2, [r2, #0]
    29e0:	6812      	ldr	r2, [r2, #0]
    29e2:	f042 0201 	orr.w	r2, r2, #1
    29e6:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    29e8:	687b      	ldr	r3, [r7, #4]
    29ea:	681b      	ldr	r3, [r3, #0]
    29ec:	687a      	ldr	r2, [r7, #4]
    29ee:	6812      	ldr	r2, [r2, #0]
    29f0:	69d1      	ldr	r1, [r2, #28]
    29f2:	78fa      	ldrb	r2, [r7, #3]
    29f4:	f04f 0001 	mov.w	r0, #1
    29f8:	fa00 f202 	lsl.w	r2, r0, r2
    29fc:	ea41 0202 	orr.w	r2, r1, r2
    2a00:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a02:	687b      	ldr	r3, [r7, #4]
    2a04:	889b      	ldrh	r3, [r3, #4]
    2a06:	b21b      	sxth	r3, r3
    2a08:	4618      	mov	r0, r3
    2a0a:	f7ff fd4f 	bl	24ac <NVIC_EnableIRQ>
}
    2a0e:	f107 0710 	add.w	r7, r7, #16
    2a12:	46bd      	mov	sp, r7
    2a14:	bd80      	pop	{r7, pc}
    2a16:	bf00      	nop

00002a18 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2a18:	b580      	push	{r7, lr}
    2a1a:	b084      	sub	sp, #16
    2a1c:	af00      	add	r7, sp, #0
    2a1e:	6078      	str	r0, [r7, #4]
    2a20:	460b      	mov	r3, r1
    2a22:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a24:	687a      	ldr	r2, [r7, #4]
    2a26:	f240 63c0 	movw	r3, #1728	; 0x6c0
    2a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a2e:	429a      	cmp	r2, r3
    2a30:	d007      	beq.n	2a42 <MSS_SPI_clear_slave_select+0x2a>
    2a32:	687a      	ldr	r2, [r7, #4]
    2a34:	f240 633c 	movw	r3, #1596	; 0x63c
    2a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3c:	429a      	cmp	r2, r3
    2a3e:	d000      	beq.n	2a42 <MSS_SPI_clear_slave_select+0x2a>
    2a40:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2a42:	687b      	ldr	r3, [r7, #4]
    2a44:	681b      	ldr	r3, [r3, #0]
    2a46:	681b      	ldr	r3, [r3, #0]
    2a48:	f003 0302 	and.w	r3, r3, #2
    2a4c:	2b00      	cmp	r3, #0
    2a4e:	d100      	bne.n	2a52 <MSS_SPI_clear_slave_select+0x3a>
    2a50:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2a52:	687b      	ldr	r3, [r7, #4]
    2a54:	889b      	ldrh	r3, [r3, #4]
    2a56:	b21b      	sxth	r3, r3
    2a58:	4618      	mov	r0, r3
    2a5a:	f7ff fd43 	bl	24e4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2a5e:	687b      	ldr	r3, [r7, #4]
    2a60:	681b      	ldr	r3, [r3, #0]
    2a62:	689b      	ldr	r3, [r3, #8]
    2a64:	f003 0304 	and.w	r3, r3, #4
    2a68:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2a6a:	68fb      	ldr	r3, [r7, #12]
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d002      	beq.n	2a76 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2a70:	6878      	ldr	r0, [r7, #4]
    2a72:	f7ff fe0d 	bl	2690 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2a76:	687b      	ldr	r3, [r7, #4]
    2a78:	681b      	ldr	r3, [r3, #0]
    2a7a:	687a      	ldr	r2, [r7, #4]
    2a7c:	6812      	ldr	r2, [r2, #0]
    2a7e:	69d1      	ldr	r1, [r2, #28]
    2a80:	78fa      	ldrb	r2, [r7, #3]
    2a82:	f04f 0001 	mov.w	r0, #1
    2a86:	fa00 f202 	lsl.w	r2, r0, r2
    2a8a:	ea6f 0202 	mvn.w	r2, r2
    2a8e:	ea01 0202 	and.w	r2, r1, r2
    2a92:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a94:	687b      	ldr	r3, [r7, #4]
    2a96:	889b      	ldrh	r3, [r3, #4]
    2a98:	b21b      	sxth	r3, r3
    2a9a:	4618      	mov	r0, r3
    2a9c:	f7ff fd06 	bl	24ac <NVIC_EnableIRQ>
}
    2aa0:	f107 0710 	add.w	r7, r7, #16
    2aa4:	46bd      	mov	sp, r7
    2aa6:	bd80      	pop	{r7, pc}

00002aa8 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    2aa8:	b580      	push	{r7, lr}
    2aaa:	b08e      	sub	sp, #56	; 0x38
    2aac:	af00      	add	r7, sp, #0
    2aae:	60f8      	str	r0, [r7, #12]
    2ab0:	60b9      	str	r1, [r7, #8]
    2ab2:	603b      	str	r3, [r7, #0]
    2ab4:	4613      	mov	r3, r2
    2ab6:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    2ab8:	f04f 0300 	mov.w	r3, #0
    2abc:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    2abe:	f04f 0300 	mov.w	r3, #0
    2ac2:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2ac4:	68fa      	ldr	r2, [r7, #12]
    2ac6:	f240 63c0 	movw	r3, #1728	; 0x6c0
    2aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ace:	429a      	cmp	r2, r3
    2ad0:	d007      	beq.n	2ae2 <MSS_SPI_transfer_block+0x3a>
    2ad2:	68fa      	ldr	r2, [r7, #12]
    2ad4:	f240 633c 	movw	r3, #1596	; 0x63c
    2ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2adc:	429a      	cmp	r2, r3
    2ade:	d000      	beq.n	2ae2 <MSS_SPI_transfer_block+0x3a>
    2ae0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2ae2:	68fb      	ldr	r3, [r7, #12]
    2ae4:	681b      	ldr	r3, [r3, #0]
    2ae6:	681b      	ldr	r3, [r3, #0]
    2ae8:	f003 0302 	and.w	r3, r3, #2
    2aec:	2b00      	cmp	r3, #0
    2aee:	d100      	bne.n	2af2 <MSS_SPI_transfer_block+0x4a>
    2af0:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    2af2:	88fa      	ldrh	r2, [r7, #6]
    2af4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2af8:	4413      	add	r3, r2
    2afa:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    2afc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2afe:	2b00      	cmp	r3, #0
    2b00:	d103      	bne.n	2b0a <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    2b02:	f04f 0301 	mov.w	r3, #1
    2b06:	623b      	str	r3, [r7, #32]
    2b08:	e001      	b.n	2b0e <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    2b0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2b0c:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2b0e:	68fb      	ldr	r3, [r7, #12]
    2b10:	681b      	ldr	r3, [r3, #0]
    2b12:	68fa      	ldr	r2, [r7, #12]
    2b14:	6812      	ldr	r2, [r2, #0]
    2b16:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2b18:	f042 020c 	orr.w	r2, r2, #12
    2b1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2b1e:	68fb      	ldr	r3, [r7, #12]
    2b20:	681b      	ldr	r3, [r3, #0]
    2b22:	689b      	ldr	r3, [r3, #8]
    2b24:	f003 0304 	and.w	r3, r3, #4
    2b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    2b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	d002      	beq.n	2b36 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    2b30:	68f8      	ldr	r0, [r7, #12]
    2b32:	f7ff fdad 	bl	2690 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2b36:	68fb      	ldr	r3, [r7, #12]
    2b38:	681b      	ldr	r3, [r3, #0]
    2b3a:	68fa      	ldr	r2, [r7, #12]
    2b3c:	6812      	ldr	r2, [r2, #0]
    2b3e:	6812      	ldr	r2, [r2, #0]
    2b40:	f022 0201 	bic.w	r2, r2, #1
    2b44:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    2b46:	68fb      	ldr	r3, [r7, #12]
    2b48:	6819      	ldr	r1, [r3, #0]
    2b4a:	68fb      	ldr	r3, [r7, #12]
    2b4c:	681b      	ldr	r3, [r3, #0]
    2b4e:	681b      	ldr	r3, [r3, #0]
    2b50:	f240 02ff 	movw	r2, #255	; 0xff
    2b54:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2b58:	ea03 0202 	and.w	r2, r3, r2
    2b5c:	6a3b      	ldr	r3, [r7, #32]
    2b5e:	ea4f 2003 	mov.w	r0, r3, lsl #8
    2b62:	f64f 7300 	movw	r3, #65280	; 0xff00
    2b66:	f2c0 03ff 	movt	r3, #255	; 0xff
    2b6a:	ea00 0303 	and.w	r3, r0, r3
    2b6e:	ea42 0303 	orr.w	r3, r2, r3
    2b72:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    2b74:	68fb      	ldr	r3, [r7, #12]
    2b76:	681b      	ldr	r3, [r3, #0]
    2b78:	f04f 0208 	mov.w	r2, #8
    2b7c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2b7e:	68fb      	ldr	r3, [r7, #12]
    2b80:	681b      	ldr	r3, [r3, #0]
    2b82:	68fa      	ldr	r2, [r7, #12]
    2b84:	6812      	ldr	r2, [r2, #0]
    2b86:	6812      	ldr	r2, [r2, #0]
    2b88:	f042 0201 	orr.w	r2, r2, #1
    2b8c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2b8e:	68fb      	ldr	r3, [r7, #12]
    2b90:	681b      	ldr	r3, [r3, #0]
    2b92:	689b      	ldr	r3, [r3, #8]
    2b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2b98:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    2b9a:	e009      	b.n	2bb0 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    2b9c:	68fb      	ldr	r3, [r7, #12]
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	691b      	ldr	r3, [r3, #16]
    2ba2:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2ba4:	68fb      	ldr	r3, [r7, #12]
    2ba6:	681b      	ldr	r3, [r3, #0]
    2ba8:	689b      	ldr	r3, [r3, #8]
    2baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2bae:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2bb2:	2b00      	cmp	r3, #0
    2bb4:	d0f2      	beq.n	2b9c <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    2bb6:	f04f 0300 	mov.w	r3, #0
    2bba:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    2bbc:	f04f 0300 	mov.w	r3, #0
    2bc0:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    2bc2:	8bba      	ldrh	r2, [r7, #28]
    2bc4:	88fb      	ldrh	r3, [r7, #6]
    2bc6:	429a      	cmp	r2, r3
    2bc8:	d20f      	bcs.n	2bea <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2bca:	68fb      	ldr	r3, [r7, #12]
    2bcc:	681b      	ldr	r3, [r3, #0]
    2bce:	8bb9      	ldrh	r1, [r7, #28]
    2bd0:	68ba      	ldr	r2, [r7, #8]
    2bd2:	440a      	add	r2, r1
    2bd4:	7812      	ldrb	r2, [r2, #0]
    2bd6:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    2bd8:	8bbb      	ldrh	r3, [r7, #28]
    2bda:	f103 0301 	add.w	r3, r3, #1
    2bde:	83bb      	strh	r3, [r7, #28]
        ++transit;
    2be0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2be2:	f103 0301 	add.w	r3, r3, #1
    2be6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2be8:	e06a      	b.n	2cc0 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    2bea:	8bba      	ldrh	r2, [r7, #28]
    2bec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2bee:	429a      	cmp	r2, r3
    2bf0:	d266      	bcs.n	2cc0 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    2bf2:	68fb      	ldr	r3, [r7, #12]
    2bf4:	681b      	ldr	r3, [r3, #0]
    2bf6:	f04f 0200 	mov.w	r2, #0
    2bfa:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    2bfc:	8bbb      	ldrh	r3, [r7, #28]
    2bfe:	f103 0301 	add.w	r3, r3, #1
    2c02:	83bb      	strh	r3, [r7, #28]
            ++transit;
    2c04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c06:	f103 0301 	add.w	r3, r3, #1
    2c0a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2c0c:	e058      	b.n	2cc0 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2c0e:	68fb      	ldr	r3, [r7, #12]
    2c10:	681b      	ldr	r3, [r3, #0]
    2c12:	689b      	ldr	r3, [r3, #8]
    2c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c18:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    2c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c1c:	2b00      	cmp	r3, #0
    2c1e:	d11e      	bne.n	2c5e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    2c20:	68fb      	ldr	r3, [r7, #12]
    2c22:	681b      	ldr	r3, [r3, #0]
    2c24:	691b      	ldr	r3, [r3, #16]
    2c26:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    2c28:	8b7a      	ldrh	r2, [r7, #26]
    2c2a:	88fb      	ldrh	r3, [r7, #6]
    2c2c:	429a      	cmp	r2, r3
    2c2e:	d30e      	bcc.n	2c4e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    2c30:	8bfa      	ldrh	r2, [r7, #30]
    2c32:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2c36:	429a      	cmp	r2, r3
    2c38:	d205      	bcs.n	2c46 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    2c3a:	8bfa      	ldrh	r2, [r7, #30]
    2c3c:	683b      	ldr	r3, [r7, #0]
    2c3e:	4413      	add	r3, r2
    2c40:	697a      	ldr	r2, [r7, #20]
    2c42:	b2d2      	uxtb	r2, r2
    2c44:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    2c46:	8bfb      	ldrh	r3, [r7, #30]
    2c48:	f103 0301 	add.w	r3, r3, #1
    2c4c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    2c4e:	8b7b      	ldrh	r3, [r7, #26]
    2c50:	f103 0301 	add.w	r3, r3, #1
    2c54:	837b      	strh	r3, [r7, #26]
            --transit;
    2c56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c58:	f103 33ff 	add.w	r3, r3, #4294967295
    2c5c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    2c5e:	68fb      	ldr	r3, [r7, #12]
    2c60:	681b      	ldr	r3, [r3, #0]
    2c62:	689b      	ldr	r3, [r3, #8]
    2c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2c68:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    2c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d127      	bne.n	2cc0 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    2c70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c72:	2b03      	cmp	r3, #3
    2c74:	d824      	bhi.n	2cc0 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    2c76:	8bba      	ldrh	r2, [r7, #28]
    2c78:	88fb      	ldrh	r3, [r7, #6]
    2c7a:	429a      	cmp	r2, r3
    2c7c:	d20f      	bcs.n	2c9e <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2c7e:	68fb      	ldr	r3, [r7, #12]
    2c80:	681b      	ldr	r3, [r3, #0]
    2c82:	8bb9      	ldrh	r1, [r7, #28]
    2c84:	68ba      	ldr	r2, [r7, #8]
    2c86:	440a      	add	r2, r1
    2c88:	7812      	ldrb	r2, [r2, #0]
    2c8a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    2c8c:	8bbb      	ldrh	r3, [r7, #28]
    2c8e:	f103 0301 	add.w	r3, r3, #1
    2c92:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    2c94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c96:	f103 0301 	add.w	r3, r3, #1
    2c9a:	84fb      	strh	r3, [r7, #38]	; 0x26
    2c9c:	e010      	b.n	2cc0 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    2c9e:	8bba      	ldrh	r2, [r7, #28]
    2ca0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2ca2:	429a      	cmp	r2, r3
    2ca4:	d20c      	bcs.n	2cc0 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    2ca6:	68fb      	ldr	r3, [r7, #12]
    2ca8:	681b      	ldr	r3, [r3, #0]
    2caa:	f04f 0200 	mov.w	r2, #0
    2cae:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    2cb0:	8bbb      	ldrh	r3, [r7, #28]
    2cb2:	f103 0301 	add.w	r3, r3, #1
    2cb6:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    2cb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2cba:	f103 0301 	add.w	r3, r3, #1
    2cbe:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2cc0:	8b7a      	ldrh	r2, [r7, #26]
    2cc2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2cc4:	429a      	cmp	r2, r3
    2cc6:	d3a2      	bcc.n	2c0e <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    2cc8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    2ccc:	46bd      	mov	sp, r7
    2cce:	bd80      	pop	{r7, pc}

00002cd0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2cd0:	b480      	push	{r7}
    2cd2:	b085      	sub	sp, #20
    2cd4:	af00      	add	r7, sp, #0
    2cd6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2cd8:	f04f 0300 	mov.w	r3, #0
    2cdc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2cde:	e00e      	b.n	2cfe <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2ce0:	687b      	ldr	r3, [r7, #4]
    2ce2:	681b      	ldr	r3, [r3, #0]
    2ce4:	687a      	ldr	r2, [r7, #4]
    2ce6:	6891      	ldr	r1, [r2, #8]
    2ce8:	687a      	ldr	r2, [r7, #4]
    2cea:	6912      	ldr	r2, [r2, #16]
    2cec:	440a      	add	r2, r1
    2cee:	7812      	ldrb	r2, [r2, #0]
    2cf0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	691b      	ldr	r3, [r3, #16]
    2cf6:	f103 0201 	add.w	r2, r3, #1
    2cfa:	687b      	ldr	r3, [r7, #4]
    2cfc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	689b      	ldr	r3, [r3, #8]
    2d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d08:	2b00      	cmp	r3, #0
    2d0a:	d105      	bne.n	2d18 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2d0c:	687b      	ldr	r3, [r7, #4]
    2d0e:	691a      	ldr	r2, [r3, #16]
    2d10:	687b      	ldr	r3, [r7, #4]
    2d12:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d14:	429a      	cmp	r2, r3
    2d16:	d3e3      	bcc.n	2ce0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2d18:	687b      	ldr	r3, [r7, #4]
    2d1a:	691a      	ldr	r2, [r3, #16]
    2d1c:	687b      	ldr	r3, [r7, #4]
    2d1e:	68db      	ldr	r3, [r3, #12]
    2d20:	429a      	cmp	r2, r3
    2d22:	d31c      	bcc.n	2d5e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d24:	e00e      	b.n	2d44 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2d26:	687b      	ldr	r3, [r7, #4]
    2d28:	681b      	ldr	r3, [r3, #0]
    2d2a:	687a      	ldr	r2, [r7, #4]
    2d2c:	6951      	ldr	r1, [r2, #20]
    2d2e:	687a      	ldr	r2, [r7, #4]
    2d30:	69d2      	ldr	r2, [r2, #28]
    2d32:	440a      	add	r2, r1
    2d34:	7812      	ldrb	r2, [r2, #0]
    2d36:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	69db      	ldr	r3, [r3, #28]
    2d3c:	f103 0201 	add.w	r2, r3, #1
    2d40:	687b      	ldr	r3, [r7, #4]
    2d42:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d44:	687b      	ldr	r3, [r7, #4]
    2d46:	681b      	ldr	r3, [r3, #0]
    2d48:	689b      	ldr	r3, [r3, #8]
    2d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d4e:	2b00      	cmp	r3, #0
    2d50:	d105      	bne.n	2d5e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2d52:	687b      	ldr	r3, [r7, #4]
    2d54:	69da      	ldr	r2, [r3, #28]
    2d56:	687b      	ldr	r3, [r7, #4]
    2d58:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d5a:	429a      	cmp	r2, r3
    2d5c:	d3e3      	bcc.n	2d26 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2d5e:	687b      	ldr	r3, [r7, #4]
    2d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2d62:	2b00      	cmp	r3, #0
    2d64:	d01f      	beq.n	2da6 <fill_slave_tx_fifo+0xd6>
    2d66:	687b      	ldr	r3, [r7, #4]
    2d68:	691a      	ldr	r2, [r3, #16]
    2d6a:	687b      	ldr	r3, [r7, #4]
    2d6c:	68db      	ldr	r3, [r3, #12]
    2d6e:	429a      	cmp	r2, r3
    2d70:	d319      	bcc.n	2da6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2d72:	687b      	ldr	r3, [r7, #4]
    2d74:	69da      	ldr	r2, [r3, #28]
    2d76:	687b      	ldr	r3, [r7, #4]
    2d78:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2d7a:	429a      	cmp	r2, r3
    2d7c:	d313      	bcc.n	2da6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d7e:	e008      	b.n	2d92 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2d80:	687b      	ldr	r3, [r7, #4]
    2d82:	681b      	ldr	r3, [r3, #0]
    2d84:	f04f 0200 	mov.w	r2, #0
    2d88:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2d8a:	68fb      	ldr	r3, [r7, #12]
    2d8c:	f103 0301 	add.w	r3, r3, #1
    2d90:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d92:	687b      	ldr	r3, [r7, #4]
    2d94:	681b      	ldr	r3, [r3, #0]
    2d96:	689b      	ldr	r3, [r3, #8]
    2d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d9c:	2b00      	cmp	r3, #0
    2d9e:	d102      	bne.n	2da6 <fill_slave_tx_fifo+0xd6>
    2da0:	68fb      	ldr	r3, [r7, #12]
    2da2:	2b1f      	cmp	r3, #31
    2da4:	d9ec      	bls.n	2d80 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2da6:	f107 0714 	add.w	r7, r7, #20
    2daa:	46bd      	mov	sp, r7
    2dac:	bc80      	pop	{r7}
    2dae:	4770      	bx	lr

00002db0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2db0:	b580      	push	{r7, lr}
    2db2:	b084      	sub	sp, #16
    2db4:	af00      	add	r7, sp, #0
    2db6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2db8:	687b      	ldr	r3, [r7, #4]
    2dba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2dbe:	2b02      	cmp	r3, #2
    2dc0:	d115      	bne.n	2dee <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2dc2:	e00c      	b.n	2dde <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2dc4:	687b      	ldr	r3, [r7, #4]
    2dc6:	681b      	ldr	r3, [r3, #0]
    2dc8:	691b      	ldr	r3, [r3, #16]
    2dca:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2dcc:	687b      	ldr	r3, [r7, #4]
    2dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2dd0:	2b00      	cmp	r3, #0
    2dd2:	d004      	beq.n	2dde <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2dd4:	687b      	ldr	r3, [r7, #4]
    2dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2dd8:	68fa      	ldr	r2, [r7, #12]
    2dda:	4610      	mov	r0, r2
    2ddc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2dde:	687b      	ldr	r3, [r7, #4]
    2de0:	681b      	ldr	r3, [r3, #0]
    2de2:	689b      	ldr	r3, [r3, #8]
    2de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2de8:	2b00      	cmp	r3, #0
    2dea:	d0eb      	beq.n	2dc4 <read_slave_rx_fifo+0x14>
    2dec:	e032      	b.n	2e54 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2dee:	687b      	ldr	r3, [r7, #4]
    2df0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2df4:	2b01      	cmp	r3, #1
    2df6:	d125      	bne.n	2e44 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2df8:	e017      	b.n	2e2a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2dfa:	687b      	ldr	r3, [r7, #4]
    2dfc:	681b      	ldr	r3, [r3, #0]
    2dfe:	691b      	ldr	r3, [r3, #16]
    2e00:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2e02:	687b      	ldr	r3, [r7, #4]
    2e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2e06:	687b      	ldr	r3, [r7, #4]
    2e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2e0a:	429a      	cmp	r2, r3
    2e0c:	d207      	bcs.n	2e1e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2e0e:	687b      	ldr	r3, [r7, #4]
    2e10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e12:	687b      	ldr	r3, [r7, #4]
    2e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e16:	4413      	add	r3, r2
    2e18:	68fa      	ldr	r2, [r7, #12]
    2e1a:	b2d2      	uxtb	r2, r2
    2e1c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2e1e:	687b      	ldr	r3, [r7, #4]
    2e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e22:	f103 0201 	add.w	r2, r3, #1
    2e26:	687b      	ldr	r3, [r7, #4]
    2e28:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2e2a:	687b      	ldr	r3, [r7, #4]
    2e2c:	681b      	ldr	r3, [r3, #0]
    2e2e:	689b      	ldr	r3, [r3, #8]
    2e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e34:	2b00      	cmp	r3, #0
    2e36:	d0e0      	beq.n	2dfa <read_slave_rx_fifo+0x4a>
    2e38:	e00c      	b.n	2e54 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2e3a:	687b      	ldr	r3, [r7, #4]
    2e3c:	681b      	ldr	r3, [r3, #0]
    2e3e:	691b      	ldr	r3, [r3, #16]
    2e40:	60fb      	str	r3, [r7, #12]
    2e42:	e000      	b.n	2e46 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e44:	bf00      	nop
    2e46:	687b      	ldr	r3, [r7, #4]
    2e48:	681b      	ldr	r3, [r3, #0]
    2e4a:	689b      	ldr	r3, [r3, #8]
    2e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e50:	2b00      	cmp	r3, #0
    2e52:	d0f2      	beq.n	2e3a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2e54:	f107 0710 	add.w	r7, r7, #16
    2e58:	46bd      	mov	sp, r7
    2e5a:	bd80      	pop	{r7, pc}

00002e5c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2e5c:	b580      	push	{r7, lr}
    2e5e:	b086      	sub	sp, #24
    2e60:	af00      	add	r7, sp, #0
    2e62:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2e64:	687b      	ldr	r3, [r7, #4]
    2e66:	681b      	ldr	r3, [r3, #0]
    2e68:	f103 0320 	add.w	r3, r3, #32
    2e6c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2e6e:	687a      	ldr	r2, [r7, #4]
    2e70:	f240 63c0 	movw	r3, #1728	; 0x6c0
    2e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e78:	429a      	cmp	r2, r3
    2e7a:	d007      	beq.n	2e8c <mss_spi_isr+0x30>
    2e7c:	687a      	ldr	r2, [r7, #4]
    2e7e:	f240 633c 	movw	r3, #1596	; 0x63c
    2e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e86:	429a      	cmp	r2, r3
    2e88:	d000      	beq.n	2e8c <mss_spi_isr+0x30>
    2e8a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2e8c:	693b      	ldr	r3, [r7, #16]
    2e8e:	681b      	ldr	r3, [r3, #0]
    2e90:	f003 0302 	and.w	r3, r3, #2
    2e94:	2b00      	cmp	r3, #0
    2e96:	d052      	beq.n	2f3e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2e98:	687b      	ldr	r3, [r7, #4]
    2e9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e9e:	2b02      	cmp	r3, #2
    2ea0:	d115      	bne.n	2ece <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ea2:	e00c      	b.n	2ebe <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2ea4:	687b      	ldr	r3, [r7, #4]
    2ea6:	681b      	ldr	r3, [r3, #0]
    2ea8:	691b      	ldr	r3, [r3, #16]
    2eaa:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2eac:	687b      	ldr	r3, [r7, #4]
    2eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2eb0:	2b00      	cmp	r3, #0
    2eb2:	d004      	beq.n	2ebe <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2eb4:	687b      	ldr	r3, [r7, #4]
    2eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2eb8:	68fa      	ldr	r2, [r7, #12]
    2eba:	4610      	mov	r0, r2
    2ebc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ebe:	687b      	ldr	r3, [r7, #4]
    2ec0:	681b      	ldr	r3, [r3, #0]
    2ec2:	689b      	ldr	r3, [r3, #8]
    2ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2ec8:	2b00      	cmp	r3, #0
    2eca:	d0eb      	beq.n	2ea4 <mss_spi_isr+0x48>
    2ecc:	e032      	b.n	2f34 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2ece:	687b      	ldr	r3, [r7, #4]
    2ed0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2ed4:	2b01      	cmp	r3, #1
    2ed6:	d125      	bne.n	2f24 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2ed8:	e017      	b.n	2f0a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2eda:	687b      	ldr	r3, [r7, #4]
    2edc:	681b      	ldr	r3, [r3, #0]
    2ede:	691b      	ldr	r3, [r3, #16]
    2ee0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2ee2:	687b      	ldr	r3, [r7, #4]
    2ee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2ee6:	687b      	ldr	r3, [r7, #4]
    2ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2eea:	429a      	cmp	r2, r3
    2eec:	d207      	bcs.n	2efe <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2eee:	687b      	ldr	r3, [r7, #4]
    2ef0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2ef2:	687b      	ldr	r3, [r7, #4]
    2ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2ef6:	4413      	add	r3, r2
    2ef8:	68fa      	ldr	r2, [r7, #12]
    2efa:	b2d2      	uxtb	r2, r2
    2efc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2efe:	687b      	ldr	r3, [r7, #4]
    2f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f02:	f103 0201 	add.w	r2, r3, #1
    2f06:	687b      	ldr	r3, [r7, #4]
    2f08:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2f0a:	687b      	ldr	r3, [r7, #4]
    2f0c:	681b      	ldr	r3, [r3, #0]
    2f0e:	689b      	ldr	r3, [r3, #8]
    2f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f14:	2b00      	cmp	r3, #0
    2f16:	d0e0      	beq.n	2eda <mss_spi_isr+0x7e>
    2f18:	e00c      	b.n	2f34 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2f1a:	687b      	ldr	r3, [r7, #4]
    2f1c:	681b      	ldr	r3, [r3, #0]
    2f1e:	691b      	ldr	r3, [r3, #16]
    2f20:	60fb      	str	r3, [r7, #12]
    2f22:	e000      	b.n	2f26 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2f24:	bf00      	nop
    2f26:	687b      	ldr	r3, [r7, #4]
    2f28:	681b      	ldr	r3, [r3, #0]
    2f2a:	689b      	ldr	r3, [r3, #8]
    2f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f30:	2b00      	cmp	r3, #0
    2f32:	d0f2      	beq.n	2f1a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2f34:	687b      	ldr	r3, [r7, #4]
    2f36:	681b      	ldr	r3, [r3, #0]
    2f38:	f04f 0202 	mov.w	r2, #2
    2f3c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2f3e:	693b      	ldr	r3, [r7, #16]
    2f40:	681b      	ldr	r3, [r3, #0]
    2f42:	f003 0301 	and.w	r3, r3, #1
    2f46:	b2db      	uxtb	r3, r3
    2f48:	2b00      	cmp	r3, #0
    2f4a:	d012      	beq.n	2f72 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2f4c:	687b      	ldr	r3, [r7, #4]
    2f4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f52:	2b02      	cmp	r3, #2
    2f54:	d105      	bne.n	2f62 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2f56:	687b      	ldr	r3, [r7, #4]
    2f58:	681b      	ldr	r3, [r3, #0]
    2f5a:	687a      	ldr	r2, [r7, #4]
    2f5c:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2f5e:	615a      	str	r2, [r3, #20]
    2f60:	e002      	b.n	2f68 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2f62:	6878      	ldr	r0, [r7, #4]
    2f64:	f7ff feb4 	bl	2cd0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2f68:	687b      	ldr	r3, [r7, #4]
    2f6a:	681b      	ldr	r3, [r3, #0]
    2f6c:	f04f 0201 	mov.w	r2, #1
    2f70:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2f72:	693b      	ldr	r3, [r7, #16]
    2f74:	681b      	ldr	r3, [r3, #0]
    2f76:	f003 0310 	and.w	r3, r3, #16
    2f7a:	2b00      	cmp	r3, #0
    2f7c:	d023      	beq.n	2fc6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2f7e:	6878      	ldr	r0, [r7, #4]
    2f80:	f7ff ff16 	bl	2db0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2f84:	687b      	ldr	r3, [r7, #4]
    2f86:	6a1b      	ldr	r3, [r3, #32]
    2f88:	2b00      	cmp	r3, #0
    2f8a:	d00b      	beq.n	2fa4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2f8c:	687b      	ldr	r3, [r7, #4]
    2f8e:	6a1b      	ldr	r3, [r3, #32]
    2f90:	687a      	ldr	r2, [r7, #4]
    2f92:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2f94:	687a      	ldr	r2, [r7, #4]
    2f96:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f98:	4608      	mov	r0, r1
    2f9a:	4611      	mov	r1, r2
    2f9c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2f9e:	6878      	ldr	r0, [r7, #4]
    2fa0:	f7ff fe96 	bl	2cd0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	f04f 0201 	mov.w	r2, #1
    2faa:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2fac:	687b      	ldr	r3, [r7, #4]
    2fae:	681b      	ldr	r3, [r3, #0]
    2fb0:	687a      	ldr	r2, [r7, #4]
    2fb2:	6812      	ldr	r2, [r2, #0]
    2fb4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2fb6:	f022 0210 	bic.w	r2, r2, #16
    2fba:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2fbc:	687b      	ldr	r3, [r7, #4]
    2fbe:	681b      	ldr	r3, [r3, #0]
    2fc0:	f04f 0210 	mov.w	r2, #16
    2fc4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2fc6:	693b      	ldr	r3, [r7, #16]
    2fc8:	681b      	ldr	r3, [r3, #0]
    2fca:	f003 0304 	and.w	r3, r3, #4
    2fce:	2b00      	cmp	r3, #0
    2fd0:	d00f      	beq.n	2ff2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	681b      	ldr	r3, [r3, #0]
    2fd6:	687a      	ldr	r2, [r7, #4]
    2fd8:	6812      	ldr	r2, [r2, #0]
    2fda:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2fdc:	f042 0204 	orr.w	r2, r2, #4
    2fe0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2fe2:	6878      	ldr	r0, [r7, #4]
    2fe4:	f7ff fb54 	bl	2690 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2fe8:	687b      	ldr	r3, [r7, #4]
    2fea:	681b      	ldr	r3, [r3, #0]
    2fec:	f04f 0204 	mov.w	r2, #4
    2ff0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2ff2:	693b      	ldr	r3, [r7, #16]
    2ff4:	681b      	ldr	r3, [r3, #0]
    2ff6:	f003 0308 	and.w	r3, r3, #8
    2ffa:	2b00      	cmp	r3, #0
    2ffc:	d031      	beq.n	3062 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2ffe:	687b      	ldr	r3, [r7, #4]
    3000:	681b      	ldr	r3, [r3, #0]
    3002:	687a      	ldr	r2, [r7, #4]
    3004:	6812      	ldr	r2, [r2, #0]
    3006:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3008:	f042 0208 	orr.w	r2, r2, #8
    300c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    300e:	687b      	ldr	r3, [r7, #4]
    3010:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3014:	2b02      	cmp	r3, #2
    3016:	d113      	bne.n	3040 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    3018:	687b      	ldr	r3, [r7, #4]
    301a:	681a      	ldr	r2, [r3, #0]
    301c:	687b      	ldr	r3, [r7, #4]
    301e:	681b      	ldr	r3, [r3, #0]
    3020:	6819      	ldr	r1, [r3, #0]
    3022:	f240 03ff 	movw	r3, #255	; 0xff
    3026:	f6cf 7300 	movt	r3, #65280	; 0xff00
    302a:	ea01 0303 	and.w	r3, r1, r3
    302e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3032:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    3034:	687b      	ldr	r3, [r7, #4]
    3036:	681b      	ldr	r3, [r3, #0]
    3038:	687a      	ldr	r2, [r7, #4]
    303a:	6f92      	ldr	r2, [r2, #120]	; 0x78
    303c:	615a      	str	r2, [r3, #20]
    303e:	e00b      	b.n	3058 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    3040:	687b      	ldr	r3, [r7, #4]
    3042:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3046:	2b01      	cmp	r3, #1
    3048:	d106      	bne.n	3058 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    304a:	687b      	ldr	r3, [r7, #4]
    304c:	f04f 0200 	mov.w	r2, #0
    3050:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    3052:	6878      	ldr	r0, [r7, #4]
    3054:	f7ff fe3c 	bl	2cd0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	681b      	ldr	r3, [r3, #0]
    305c:	f04f 0208 	mov.w	r2, #8
    3060:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    3062:	693b      	ldr	r3, [r7, #16]
    3064:	681b      	ldr	r3, [r3, #0]
    3066:	f003 0320 	and.w	r3, r3, #32
    306a:	2b00      	cmp	r3, #0
    306c:	d049      	beq.n	3102 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    306e:	6878      	ldr	r0, [r7, #4]
    3070:	f7ff fe9e 	bl	2db0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    3074:	687b      	ldr	r3, [r7, #4]
    3076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3078:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    307a:	687b      	ldr	r3, [r7, #4]
    307c:	6a1b      	ldr	r3, [r3, #32]
    307e:	2b00      	cmp	r3, #0
    3080:	d01c      	beq.n	30bc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    3082:	687b      	ldr	r3, [r7, #4]
    3084:	f04f 0200 	mov.w	r2, #0
    3088:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    308a:	687b      	ldr	r3, [r7, #4]
    308c:	f04f 0200 	mov.w	r2, #0
    3090:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    3092:	687b      	ldr	r3, [r7, #4]
    3094:	f04f 0200 	mov.w	r2, #0
    3098:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    309a:	687b      	ldr	r3, [r7, #4]
    309c:	f04f 0200 	mov.w	r2, #0
    30a0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    30a2:	687b      	ldr	r3, [r7, #4]
    30a4:	681b      	ldr	r3, [r3, #0]
    30a6:	f04f 0210 	mov.w	r2, #16
    30aa:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    30ac:	687b      	ldr	r3, [r7, #4]
    30ae:	681b      	ldr	r3, [r3, #0]
    30b0:	687a      	ldr	r2, [r7, #4]
    30b2:	6812      	ldr	r2, [r2, #0]
    30b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    30b6:	f042 0210 	orr.w	r2, r2, #16
    30ba:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    30bc:	687b      	ldr	r3, [r7, #4]
    30be:	f04f 0200 	mov.w	r2, #0
    30c2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    30c4:	687b      	ldr	r3, [r7, #4]
    30c6:	681b      	ldr	r3, [r3, #0]
    30c8:	687a      	ldr	r2, [r7, #4]
    30ca:	6812      	ldr	r2, [r2, #0]
    30cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    30ce:	f042 020c 	orr.w	r2, r2, #12
    30d2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    30d4:	6878      	ldr	r0, [r7, #4]
    30d6:	f7ff fdfb 	bl	2cd0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    30da:	687b      	ldr	r3, [r7, #4]
    30dc:	f04f 0200 	mov.w	r2, #0
    30e0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    30e2:	687b      	ldr	r3, [r7, #4]
    30e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    30e6:	2b00      	cmp	r3, #0
    30e8:	d006      	beq.n	30f8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    30ea:	687b      	ldr	r3, [r7, #4]
    30ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    30ee:	687a      	ldr	r2, [r7, #4]
    30f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    30f2:	4610      	mov	r0, r2
    30f4:	6979      	ldr	r1, [r7, #20]
    30f6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    30f8:	687b      	ldr	r3, [r7, #4]
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	f04f 0220 	mov.w	r2, #32
    3100:	60da      	str	r2, [r3, #12]
    }
}
    3102:	f107 0718 	add.w	r7, r7, #24
    3106:	46bd      	mov	sp, r7
    3108:	bd80      	pop	{r7, pc}
    310a:	bf00      	nop

0000310c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    310c:	4668      	mov	r0, sp
    310e:	f020 0107 	bic.w	r1, r0, #7
    3112:	468d      	mov	sp, r1
    3114:	b589      	push	{r0, r3, r7, lr}
    3116:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    3118:	f240 60c0 	movw	r0, #1728	; 0x6c0
    311c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3120:	f7ff fe9c 	bl	2e5c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    3124:	f04f 000c 	mov.w	r0, #12
    3128:	f7ff f9fa 	bl	2520 <NVIC_ClearPendingIRQ>
}
    312c:	46bd      	mov	sp, r7
    312e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3132:	4685      	mov	sp, r0
    3134:	4770      	bx	lr
    3136:	bf00      	nop

00003138 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    3138:	4668      	mov	r0, sp
    313a:	f020 0107 	bic.w	r1, r0, #7
    313e:	468d      	mov	sp, r1
    3140:	b589      	push	{r0, r3, r7, lr}
    3142:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    3144:	f240 603c 	movw	r0, #1596	; 0x63c
    3148:	f2c2 0000 	movt	r0, #8192	; 0x2000
    314c:	f7ff fe86 	bl	2e5c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    3150:	f04f 000d 	mov.w	r0, #13
    3154:	f7ff f9e4 	bl	2520 <NVIC_ClearPendingIRQ>
}
    3158:	46bd      	mov	sp, r7
    315a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    315e:	4685      	mov	sp, r0
    3160:	4770      	bx	lr
    3162:	bf00      	nop

00003164 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3164:	b480      	push	{r7}
    3166:	b083      	sub	sp, #12
    3168:	af00      	add	r7, sp, #0
    316a:	4603      	mov	r3, r0
    316c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    316e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3172:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3176:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    317a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    317e:	88f9      	ldrh	r1, [r7, #6]
    3180:	f001 011f 	and.w	r1, r1, #31
    3184:	f04f 0001 	mov.w	r0, #1
    3188:	fa00 f101 	lsl.w	r1, r0, r1
    318c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3190:	f107 070c 	add.w	r7, r7, #12
    3194:	46bd      	mov	sp, r7
    3196:	bc80      	pop	{r7}
    3198:	4770      	bx	lr
    319a:	bf00      	nop

0000319c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    319c:	b480      	push	{r7}
    319e:	b083      	sub	sp, #12
    31a0:	af00      	add	r7, sp, #0
    31a2:	4603      	mov	r3, r0
    31a4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    31a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    31aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    31ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    31b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    31b6:	88f9      	ldrh	r1, [r7, #6]
    31b8:	f001 011f 	and.w	r1, r1, #31
    31bc:	f04f 0001 	mov.w	r0, #1
    31c0:	fa00 f101 	lsl.w	r1, r0, r1
    31c4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    31c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    31cc:	f107 070c 	add.w	r7, r7, #12
    31d0:	46bd      	mov	sp, r7
    31d2:	bc80      	pop	{r7}
    31d4:	4770      	bx	lr
    31d6:	bf00      	nop

000031d8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    31d8:	b480      	push	{r7}
    31da:	b085      	sub	sp, #20
    31dc:	af00      	add	r7, sp, #0
    31de:	4603      	mov	r3, r0
    31e0:	6039      	str	r1, [r7, #0]
    31e2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    31e4:	79fb      	ldrb	r3, [r7, #7]
    31e6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    31e8:	68fb      	ldr	r3, [r7, #12]
    31ea:	2b1f      	cmp	r3, #31
    31ec:	d900      	bls.n	31f0 <MSS_GPIO_config+0x18>
    31ee:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    31f0:	68fb      	ldr	r3, [r7, #12]
    31f2:	2b1f      	cmp	r3, #31
    31f4:	d808      	bhi.n	3208 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    31f6:	68fa      	ldr	r2, [r7, #12]
    31f8:	f24a 33b4 	movw	r3, #41908	; 0xa3b4
    31fc:	f2c0 0300 	movt	r3, #0
    3200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3204:	683a      	ldr	r2, [r7, #0]
    3206:	601a      	str	r2, [r3, #0]
    }
}
    3208:	f107 0714 	add.w	r7, r7, #20
    320c:	46bd      	mov	sp, r7
    320e:	bc80      	pop	{r7}
    3210:	4770      	bx	lr
    3212:	bf00      	nop

00003214 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3214:	b480      	push	{r7}
    3216:	b085      	sub	sp, #20
    3218:	af00      	add	r7, sp, #0
    321a:	4602      	mov	r2, r0
    321c:	460b      	mov	r3, r1
    321e:	71fa      	strb	r2, [r7, #7]
    3220:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    3222:	79fb      	ldrb	r3, [r7, #7]
    3224:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3226:	68fb      	ldr	r3, [r7, #12]
    3228:	2b1f      	cmp	r3, #31
    322a:	d900      	bls.n	322e <MSS_GPIO_set_output+0x1a>
    322c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    322e:	68fb      	ldr	r3, [r7, #12]
    3230:	2b1f      	cmp	r3, #31
    3232:	d809      	bhi.n	3248 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3234:	f240 0300 	movw	r3, #0
    3238:	f2c4 2326 	movt	r3, #16934	; 0x4226
    323c:	68fa      	ldr	r2, [r7, #12]
    323e:	79b9      	ldrb	r1, [r7, #6]
    3240:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3248:	f107 0714 	add.w	r7, r7, #20
    324c:	46bd      	mov	sp, r7
    324e:	bc80      	pop	{r7}
    3250:	4770      	bx	lr
    3252:	bf00      	nop

00003254 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    3254:	b580      	push	{r7, lr}
    3256:	b084      	sub	sp, #16
    3258:	af00      	add	r7, sp, #0
    325a:	4603      	mov	r3, r0
    325c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    325e:	79fb      	ldrb	r3, [r7, #7]
    3260:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3262:	68fb      	ldr	r3, [r7, #12]
    3264:	2b1f      	cmp	r3, #31
    3266:	d900      	bls.n	326a <MSS_GPIO_enable_irq+0x16>
    3268:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    326a:	68fb      	ldr	r3, [r7, #12]
    326c:	2b1f      	cmp	r3, #31
    326e:	d81e      	bhi.n	32ae <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    3270:	68fa      	ldr	r2, [r7, #12]
    3272:	f24a 33b4 	movw	r3, #41908	; 0xa3b4
    3276:	f2c0 0300 	movt	r3, #0
    327a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    327e:	681b      	ldr	r3, [r3, #0]
    3280:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    3282:	68fa      	ldr	r2, [r7, #12]
    3284:	f24a 33b4 	movw	r3, #41908	; 0xa3b4
    3288:	f2c0 0300 	movt	r3, #0
    328c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3290:	68ba      	ldr	r2, [r7, #8]
    3292:	f042 0208 	orr.w	r2, r2, #8
    3296:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    3298:	68fa      	ldr	r2, [r7, #12]
    329a:	f24a 4334 	movw	r3, #42036	; 0xa434
    329e:	f2c0 0300 	movt	r3, #0
    32a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    32a6:	b21b      	sxth	r3, r3
    32a8:	4618      	mov	r0, r3
    32aa:	f7ff ff5b 	bl	3164 <NVIC_EnableIRQ>
    }
}
    32ae:	f107 0710 	add.w	r7, r7, #16
    32b2:	46bd      	mov	sp, r7
    32b4:	bd80      	pop	{r7, pc}
    32b6:	bf00      	nop

000032b8 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    32b8:	b580      	push	{r7, lr}
    32ba:	b084      	sub	sp, #16
    32bc:	af00      	add	r7, sp, #0
    32be:	4603      	mov	r3, r0
    32c0:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    32c2:	79fb      	ldrb	r3, [r7, #7]
    32c4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	2b1f      	cmp	r3, #31
    32ca:	d900      	bls.n	32ce <MSS_GPIO_clear_irq+0x16>
    32cc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    32ce:	68fb      	ldr	r3, [r7, #12]
    32d0:	2b1f      	cmp	r3, #31
    32d2:	d815      	bhi.n	3300 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    32d4:	f243 0300 	movw	r3, #12288	; 0x3000
    32d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    32dc:	68fa      	ldr	r2, [r7, #12]
    32de:	f04f 0101 	mov.w	r1, #1
    32e2:	fa01 f202 	lsl.w	r2, r1, r2
    32e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    32ea:	68fa      	ldr	r2, [r7, #12]
    32ec:	f24a 4334 	movw	r3, #42036	; 0xa434
    32f0:	f2c0 0300 	movt	r3, #0
    32f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    32f8:	b21b      	sxth	r3, r3
    32fa:	4618      	mov	r0, r3
    32fc:	f7ff ff4e 	bl	319c <NVIC_ClearPendingIRQ>
    }
}
    3300:	f107 0710 	add.w	r7, r7, #16
    3304:	46bd      	mov	sp, r7
    3306:	bd80      	pop	{r7, pc}

00003308 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    3308:	b580      	push	{r7, lr}
    330a:	b090      	sub	sp, #64	; 0x40
    330c:	af00      	add	r7, sp, #0
    330e:	60f8      	str	r0, [r7, #12]
    3310:	60b9      	str	r1, [r7, #8]
    3312:	80fa      	strh	r2, [r7, #6]
    3314:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    3316:	68fb      	ldr	r3, [r7, #12]
    3318:	2b00      	cmp	r3, #0
    331a:	d123      	bne.n	3364 <UART_init+0x5c>
    331c:	f24a 4374 	movw	r3, #42100	; 0xa474
    3320:	f2c0 0300 	movt	r3, #0
    3324:	f107 0c14 	add.w	ip, r7, #20
    3328:	469e      	mov	lr, r3
    332a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    332e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3332:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3336:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    333a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    333e:	f8cc 0000 	str.w	r0, [ip]
    3342:	f10c 0c04 	add.w	ip, ip, #4
    3346:	f8ac 1000 	strh.w	r1, [ip]
    334a:	f10c 0c02 	add.w	ip, ip, #2
    334e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    3352:	f88c 3000 	strb.w	r3, [ip]
    3356:	f107 0314 	add.w	r3, r7, #20
    335a:	4618      	mov	r0, r3
    335c:	f04f 0130 	mov.w	r1, #48	; 0x30
    3360:	f000 fdb2 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    3364:	797b      	ldrb	r3, [r7, #5]
    3366:	2b07      	cmp	r3, #7
    3368:	d923      	bls.n	33b2 <UART_init+0xaa>
    336a:	f24a 4374 	movw	r3, #42100	; 0xa474
    336e:	f2c0 0300 	movt	r3, #0
    3372:	f107 0c14 	add.w	ip, r7, #20
    3376:	469e      	mov	lr, r3
    3378:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    337c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3380:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3384:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3388:	e89e 0003 	ldmia.w	lr, {r0, r1}
    338c:	f8cc 0000 	str.w	r0, [ip]
    3390:	f10c 0c04 	add.w	ip, ip, #4
    3394:	f8ac 1000 	strh.w	r1, [ip]
    3398:	f10c 0c02 	add.w	ip, ip, #2
    339c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    33a0:	f88c 3000 	strb.w	r3, [ip]
    33a4:	f107 0314 	add.w	r3, r7, #20
    33a8:	4618      	mov	r0, r3
    33aa:	f04f 0131 	mov.w	r1, #49	; 0x31
    33ae:	f000 fd8b 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    33b2:	88fa      	ldrh	r2, [r7, #6]
    33b4:	f641 73ff 	movw	r3, #8191	; 0x1fff
    33b8:	429a      	cmp	r2, r3
    33ba:	d923      	bls.n	3404 <UART_init+0xfc>
    33bc:	f24a 4374 	movw	r3, #42100	; 0xa474
    33c0:	f2c0 0300 	movt	r3, #0
    33c4:	f107 0c14 	add.w	ip, r7, #20
    33c8:	469e      	mov	lr, r3
    33ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    33ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    33d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    33d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    33da:	e89e 0003 	ldmia.w	lr, {r0, r1}
    33de:	f8cc 0000 	str.w	r0, [ip]
    33e2:	f10c 0c04 	add.w	ip, ip, #4
    33e6:	f8ac 1000 	strh.w	r1, [ip]
    33ea:	f10c 0c02 	add.w	ip, ip, #2
    33ee:	ea4f 4311 	mov.w	r3, r1, lsr #16
    33f2:	f88c 3000 	strb.w	r3, [ip]
    33f6:	f107 0314 	add.w	r3, r7, #20
    33fa:	4618      	mov	r0, r3
    33fc:	f04f 0132 	mov.w	r1, #50	; 0x32
    3400:	f000 fd62 	bl	3ec8 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    3404:	68fb      	ldr	r3, [r7, #12]
    3406:	2b00      	cmp	r3, #0
    3408:	f000 80c7 	beq.w	359a <UART_init+0x292>
    340c:	797b      	ldrb	r3, [r7, #5]
    340e:	2b07      	cmp	r3, #7
    3410:	f200 80c3 	bhi.w	359a <UART_init+0x292>
    3414:	88fa      	ldrh	r2, [r7, #6]
    3416:	f641 73ff 	movw	r3, #8191	; 0x1fff
    341a:	429a      	cmp	r2, r3
    341c:	f200 80bd 	bhi.w	359a <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    3420:	68bb      	ldr	r3, [r7, #8]
    3422:	f103 0208 	add.w	r2, r3, #8
    3426:	88fb      	ldrh	r3, [r7, #6]
    3428:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    342c:	4610      	mov	r0, r2
    342e:	4619      	mov	r1, r3
    3430:	f000 fd8e 	bl	3f50 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    3434:	68bb      	ldr	r3, [r7, #8]
    3436:	f103 020c 	add.w	r2, r3, #12
    343a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    343c:	88fb      	ldrh	r3, [r7, #6]
    343e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    3442:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    3446:	ea41 0303 	orr.w	r3, r1, r3
    344a:	4610      	mov	r0, r2
    344c:	4619      	mov	r1, r3
    344e:	f000 fd7f 	bl	3f50 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    3452:	68fb      	ldr	r3, [r7, #12]
    3454:	68ba      	ldr	r2, [r7, #8]
    3456:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    3458:	68fb      	ldr	r3, [r7, #12]
    345a:	681b      	ldr	r3, [r3, #0]
    345c:	f103 0308 	add.w	r3, r3, #8
    3460:	4618      	mov	r0, r3
    3462:	f000 fd77 	bl	3f54 <HW_get_8bit_reg>
    3466:	4603      	mov	r3, r0
    3468:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    346a:	68fb      	ldr	r3, [r7, #12]
    346c:	681b      	ldr	r3, [r3, #0]
    346e:	f103 030c 	add.w	r3, r3, #12
    3472:	4618      	mov	r0, r3
    3474:	f000 fd6e 	bl	3f54 <HW_get_8bit_reg>
    3478:	4603      	mov	r3, r0
    347a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    347e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    3482:	f023 0307 	bic.w	r3, r3, #7
    3486:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    348a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    348e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    3492:	b29a      	uxth	r2, r3
    3494:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    3496:	ea42 0303 	orr.w	r3, r2, r3
    349a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    349c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    34a0:	f003 0307 	and.w	r3, r3, #7
    34a4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    34a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    34aa:	88fb      	ldrh	r3, [r7, #6]
    34ac:	429a      	cmp	r2, r3
    34ae:	d023      	beq.n	34f8 <UART_init+0x1f0>
    34b0:	f24a 4374 	movw	r3, #42100	; 0xa474
    34b4:	f2c0 0300 	movt	r3, #0
    34b8:	f107 0c14 	add.w	ip, r7, #20
    34bc:	469e      	mov	lr, r3
    34be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    34c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    34c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    34ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    34ce:	e89e 0003 	ldmia.w	lr, {r0, r1}
    34d2:	f8cc 0000 	str.w	r0, [ip]
    34d6:	f10c 0c04 	add.w	ip, ip, #4
    34da:	f8ac 1000 	strh.w	r1, [ip]
    34de:	f10c 0c02 	add.w	ip, ip, #2
    34e2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    34e6:	f88c 3000 	strb.w	r3, [ip]
    34ea:	f107 0314 	add.w	r3, r7, #20
    34ee:	4618      	mov	r0, r3
    34f0:	f04f 0154 	mov.w	r1, #84	; 0x54
    34f4:	f000 fce8 	bl	3ec8 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    34f8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    34fc:	797b      	ldrb	r3, [r7, #5]
    34fe:	429a      	cmp	r2, r3
    3500:	d023      	beq.n	354a <UART_init+0x242>
    3502:	f24a 4374 	movw	r3, #42100	; 0xa474
    3506:	f2c0 0300 	movt	r3, #0
    350a:	f107 0c14 	add.w	ip, r7, #20
    350e:	469e      	mov	lr, r3
    3510:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3514:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3518:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    351c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3520:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3524:	f8cc 0000 	str.w	r0, [ip]
    3528:	f10c 0c04 	add.w	ip, ip, #4
    352c:	f8ac 1000 	strh.w	r1, [ip]
    3530:	f10c 0c02 	add.w	ip, ip, #2
    3534:	ea4f 4311 	mov.w	r3, r1, lsr #16
    3538:	f88c 3000 	strb.w	r3, [ip]
    353c:	f107 0314 	add.w	r3, r7, #20
    3540:	4618      	mov	r0, r3
    3542:	f04f 0155 	mov.w	r1, #85	; 0x55
    3546:	f000 fcbf 	bl	3ec8 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    354a:	68fb      	ldr	r3, [r7, #12]
    354c:	681b      	ldr	r3, [r3, #0]
    354e:	f103 0310 	add.w	r3, r3, #16
    3552:	4618      	mov	r0, r3
    3554:	f000 fcfe 	bl	3f54 <HW_get_8bit_reg>
    3558:	4603      	mov	r3, r0
    355a:	f003 0302 	and.w	r3, r3, #2
    355e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    3562:	e012      	b.n	358a <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    3564:	68fb      	ldr	r3, [r7, #12]
    3566:	681b      	ldr	r3, [r3, #0]
    3568:	f103 0304 	add.w	r3, r3, #4
    356c:	4618      	mov	r0, r3
    356e:	f000 fcf1 	bl	3f54 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    3572:	68fb      	ldr	r3, [r7, #12]
    3574:	681b      	ldr	r3, [r3, #0]
    3576:	f103 0310 	add.w	r3, r3, #16
    357a:	4618      	mov	r0, r3
    357c:	f000 fcea 	bl	3f54 <HW_get_8bit_reg>
    3580:	4603      	mov	r3, r0
    3582:	f003 0302 	and.w	r3, r3, #2
    3586:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    358a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    358e:	2b00      	cmp	r3, #0
    3590:	d1e8      	bne.n	3564 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    3592:	68fb      	ldr	r3, [r7, #12]
    3594:	f04f 0200 	mov.w	r2, #0
    3598:	711a      	strb	r2, [r3, #4]
    }
}
    359a:	f107 0740 	add.w	r7, r7, #64	; 0x40
    359e:	46bd      	mov	sp, r7
    35a0:	bd80      	pop	{r7, pc}
    35a2:	bf00      	nop

000035a4 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    35a4:	b580      	push	{r7, lr}
    35a6:	b090      	sub	sp, #64	; 0x40
    35a8:	af00      	add	r7, sp, #0
    35aa:	60f8      	str	r0, [r7, #12]
    35ac:	60b9      	str	r1, [r7, #8]
    35ae:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    35b0:	68fb      	ldr	r3, [r7, #12]
    35b2:	2b00      	cmp	r3, #0
    35b4:	d123      	bne.n	35fe <UART_send+0x5a>
    35b6:	f24a 4374 	movw	r3, #42100	; 0xa474
    35ba:	f2c0 0300 	movt	r3, #0
    35be:	f107 0c10 	add.w	ip, r7, #16
    35c2:	469e      	mov	lr, r3
    35c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    35c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    35cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    35d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    35d4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    35d8:	f8cc 0000 	str.w	r0, [ip]
    35dc:	f10c 0c04 	add.w	ip, ip, #4
    35e0:	f8ac 1000 	strh.w	r1, [ip]
    35e4:	f10c 0c02 	add.w	ip, ip, #2
    35e8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    35ec:	f88c 3000 	strb.w	r3, [ip]
    35f0:	f107 0310 	add.w	r3, r7, #16
    35f4:	4618      	mov	r0, r3
    35f6:	f04f 017c 	mov.w	r1, #124	; 0x7c
    35fa:	f000 fc65 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    35fe:	68bb      	ldr	r3, [r7, #8]
    3600:	2b00      	cmp	r3, #0
    3602:	d123      	bne.n	364c <UART_send+0xa8>
    3604:	f24a 4374 	movw	r3, #42100	; 0xa474
    3608:	f2c0 0300 	movt	r3, #0
    360c:	f107 0c10 	add.w	ip, r7, #16
    3610:	469e      	mov	lr, r3
    3612:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3616:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    361a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    361e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3622:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3626:	f8cc 0000 	str.w	r0, [ip]
    362a:	f10c 0c04 	add.w	ip, ip, #4
    362e:	f8ac 1000 	strh.w	r1, [ip]
    3632:	f10c 0c02 	add.w	ip, ip, #2
    3636:	ea4f 4311 	mov.w	r3, r1, lsr #16
    363a:	f88c 3000 	strb.w	r3, [ip]
    363e:	f107 0310 	add.w	r3, r7, #16
    3642:	4618      	mov	r0, r3
    3644:	f04f 017d 	mov.w	r1, #125	; 0x7d
    3648:	f000 fc3e 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	2b00      	cmp	r3, #0
    3650:	d123      	bne.n	369a <UART_send+0xf6>
    3652:	f24a 4374 	movw	r3, #42100	; 0xa474
    3656:	f2c0 0300 	movt	r3, #0
    365a:	f107 0c10 	add.w	ip, r7, #16
    365e:	469e      	mov	lr, r3
    3660:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3664:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3668:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    366c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3670:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3674:	f8cc 0000 	str.w	r0, [ip]
    3678:	f10c 0c04 	add.w	ip, ip, #4
    367c:	f8ac 1000 	strh.w	r1, [ip]
    3680:	f10c 0c02 	add.w	ip, ip, #2
    3684:	ea4f 4311 	mov.w	r3, r1, lsr #16
    3688:	f88c 3000 	strb.w	r3, [ip]
    368c:	f107 0310 	add.w	r3, r7, #16
    3690:	4618      	mov	r0, r3
    3692:	f04f 017e 	mov.w	r1, #126	; 0x7e
    3696:	f000 fc17 	bl	3ec8 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    369a:	68fb      	ldr	r3, [r7, #12]
    369c:	2b00      	cmp	r3, #0
    369e:	d02b      	beq.n	36f8 <UART_send+0x154>
    36a0:	68bb      	ldr	r3, [r7, #8]
    36a2:	2b00      	cmp	r3, #0
    36a4:	d028      	beq.n	36f8 <UART_send+0x154>
    36a6:	687b      	ldr	r3, [r7, #4]
    36a8:	2b00      	cmp	r3, #0
    36aa:	d025      	beq.n	36f8 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    36ac:	f04f 0300 	mov.w	r3, #0
    36b0:	63bb      	str	r3, [r7, #56]	; 0x38
    36b2:	e01d      	b.n	36f0 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    36b4:	68fb      	ldr	r3, [r7, #12]
    36b6:	681b      	ldr	r3, [r3, #0]
    36b8:	f103 0310 	add.w	r3, r3, #16
    36bc:	4618      	mov	r0, r3
    36be:	f000 fc49 	bl	3f54 <HW_get_8bit_reg>
    36c2:	4603      	mov	r3, r0
    36c4:	f003 0301 	and.w	r3, r3, #1
    36c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    36cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    36d0:	2b00      	cmp	r3, #0
    36d2:	d0ef      	beq.n	36b4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    36d4:	68fb      	ldr	r3, [r7, #12]
    36d6:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    36d8:	68b9      	ldr	r1, [r7, #8]
    36da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    36dc:	440b      	add	r3, r1
    36de:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    36e0:	4610      	mov	r0, r2
    36e2:	4619      	mov	r1, r3
    36e4:	f000 fc34 	bl	3f50 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    36e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    36ea:	f103 0301 	add.w	r3, r3, #1
    36ee:	63bb      	str	r3, [r7, #56]	; 0x38
    36f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    36f2:	687b      	ldr	r3, [r7, #4]
    36f4:	429a      	cmp	r2, r3
    36f6:	d3dd      	bcc.n	36b4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    36f8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    36fc:	46bd      	mov	sp, r7
    36fe:	bd80      	pop	{r7, pc}

00003700 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    3700:	b580      	push	{r7, lr}
    3702:	b0a4      	sub	sp, #144	; 0x90
    3704:	af00      	add	r7, sp, #0
    3706:	60f8      	str	r0, [r7, #12]
    3708:	60b9      	str	r1, [r7, #8]
    370a:	4613      	mov	r3, r2
    370c:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    370e:	68fb      	ldr	r3, [r7, #12]
    3710:	2b00      	cmp	r3, #0
    3712:	d117      	bne.n	3744 <SPI_init+0x44>
    3714:	f24a 439c 	movw	r3, #42140	; 0xa49c
    3718:	f2c0 0300 	movt	r3, #0
    371c:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    3720:	469e      	mov	lr, r3
    3722:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3726:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    372a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    372e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3732:	f8ac 3000 	strh.w	r3, [ip]
    3736:	f107 0370 	add.w	r3, r7, #112	; 0x70
    373a:	4618      	mov	r0, r3
    373c:	f04f 0143 	mov.w	r1, #67	; 0x43
    3740:	f000 fbc2 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
    3744:	68bb      	ldr	r3, [r7, #8]
    3746:	2b00      	cmp	r3, #0
    3748:	d117      	bne.n	377a <SPI_init+0x7a>
    374a:	f24a 439c 	movw	r3, #42140	; 0xa49c
    374e:	f2c0 0300 	movt	r3, #0
    3752:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    3756:	469e      	mov	lr, r3
    3758:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    375c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3760:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3768:	f8ac 3000 	strh.w	r3, [ip]
    376c:	f107 0350 	add.w	r3, r7, #80	; 0x50
    3770:	4618      	mov	r0, r3
    3772:	f04f 0144 	mov.w	r1, #68	; 0x44
    3776:	f000 fba7 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    377a:	88fb      	ldrh	r3, [r7, #6]
    377c:	2b20      	cmp	r3, #32
    377e:	d917      	bls.n	37b0 <SPI_init+0xb0>
    3780:	f24a 439c 	movw	r3, #42140	; 0xa49c
    3784:	f2c0 0300 	movt	r3, #0
    3788:	f107 0c30 	add.w	ip, r7, #48	; 0x30
    378c:	469e      	mov	lr, r3
    378e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3792:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3796:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    379a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    379e:	f8ac 3000 	strh.w	r3, [ip]
    37a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
    37a6:	4618      	mov	r0, r3
    37a8:	f04f 0145 	mov.w	r1, #69	; 0x45
    37ac:	f000 fb8c 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    37b0:	88fb      	ldrh	r3, [r7, #6]
    37b2:	2b00      	cmp	r3, #0
    37b4:	d117      	bne.n	37e6 <SPI_init+0xe6>
    37b6:	f24a 439c 	movw	r3, #42140	; 0xa49c
    37ba:	f2c0 0300 	movt	r3, #0
    37be:	f107 0c10 	add.w	ip, r7, #16
    37c2:	469e      	mov	lr, r3
    37c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    37c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    37cc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    37d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    37d4:	f8ac 3000 	strh.w	r3, [ip]
    37d8:	f107 0310 	add.w	r3, r7, #16
    37dc:	4618      	mov	r0, r3
    37de:	f04f 0146 	mov.w	r1, #70	; 0x46
    37e2:	f000 fb71 	bl	3ec8 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    37e6:	68fb      	ldr	r3, [r7, #12]
    37e8:	2b00      	cmp	r3, #0
    37ea:	d052      	beq.n	3892 <SPI_init+0x192>
    37ec:	68bb      	ldr	r3, [r7, #8]
    37ee:	2b00      	cmp	r3, #0
    37f0:	d04f      	beq.n	3892 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    37f2:	68f8      	ldr	r0, [r7, #12]
    37f4:	f04f 0100 	mov.w	r1, #0
    37f8:	f04f 0248 	mov.w	r2, #72	; 0x48
    37fc:	f000 fbe8 	bl	3fd0 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    3800:	68fb      	ldr	r3, [r7, #12]
    3802:	68ba      	ldr	r2, [r7, #8]
    3804:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    3806:	88fb      	ldrh	r3, [r7, #6]
    3808:	2b20      	cmp	r3, #32
    380a:	d807      	bhi.n	381c <SPI_init+0x11c>
    380c:	88fb      	ldrh	r3, [r7, #6]
    380e:	2b00      	cmp	r3, #0
    3810:	d004      	beq.n	381c <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
    3812:	68fb      	ldr	r3, [r7, #12]
    3814:	88fa      	ldrh	r2, [r7, #6]
    3816:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    381a:	e004      	b.n	3826 <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    381c:	68fb      	ldr	r3, [r7, #12]
    381e:	f04f 0201 	mov.w	r2, #1
    3822:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    3826:	68fb      	ldr	r3, [r7, #12]
    3828:	681b      	ldr	r3, [r3, #0]
    382a:	4618      	mov	r0, r3
    382c:	f04f 0100 	mov.w	r1, #0
    3830:	f04f 0201 	mov.w	r2, #1
    3834:	f04f 0300 	mov.w	r3, #0
    3838:	f000 fb8e 	bl	3f58 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    383c:	68fb      	ldr	r3, [r7, #12]
    383e:	681b      	ldr	r3, [r3, #0]
    3840:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3844:	4618      	mov	r0, r3
    3846:	f04f 0100 	mov.w	r1, #0
    384a:	f000 fb81 	bl	3f50 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    384e:	68fb      	ldr	r3, [r7, #12]
    3850:	681b      	ldr	r3, [r3, #0]
    3852:	f103 031c 	add.w	r3, r3, #28
    3856:	4618      	mov	r0, r3
    3858:	f04f 0103 	mov.w	r1, #3
    385c:	f000 fb78 	bl	3f50 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3860:	68fb      	ldr	r3, [r7, #12]
    3862:	681b      	ldr	r3, [r3, #0]
    3864:	f103 0304 	add.w	r3, r3, #4
    3868:	4618      	mov	r0, r3
    386a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    386e:	f000 fb6f 	bl	3f50 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3872:	68fb      	ldr	r3, [r7, #12]
    3874:	681b      	ldr	r3, [r3, #0]
    3876:	f103 0318 	add.w	r3, r3, #24
    387a:	4618      	mov	r0, r3
    387c:	f04f 0100 	mov.w	r1, #0
    3880:	f000 fb66 	bl	3f50 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    3884:	68fb      	ldr	r3, [r7, #12]
    3886:	681b      	ldr	r3, [r3, #0]
    3888:	4618      	mov	r0, r3
    388a:	f04f 0103 	mov.w	r1, #3
    388e:	f000 fb5f 	bl	3f50 <HW_set_8bit_reg>
    }
}
    3892:	f107 0790 	add.w	r7, r7, #144	; 0x90
    3896:	46bd      	mov	sp, r7
    3898:	bd80      	pop	{r7, pc}
    389a:	bf00      	nop

0000389c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    389c:	b580      	push	{r7, lr}
    389e:	b08a      	sub	sp, #40	; 0x28
    38a0:	af00      	add	r7, sp, #0
    38a2:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    38a4:	687b      	ldr	r3, [r7, #4]
    38a6:	2b00      	cmp	r3, #0
    38a8:	d117      	bne.n	38da <SPI_configure_master_mode+0x3e>
    38aa:	f24a 439c 	movw	r3, #42140	; 0xa49c
    38ae:	f2c0 0300 	movt	r3, #0
    38b2:	f107 0c08 	add.w	ip, r7, #8
    38b6:	469e      	mov	lr, r3
    38b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    38bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    38c0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    38c4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    38c8:	f8ac 3000 	strh.w	r3, [ip]
    38cc:	f107 0308 	add.w	r3, r7, #8
    38d0:	4618      	mov	r0, r3
    38d2:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    38d6:	f000 faf7 	bl	3ec8 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
    38da:	687b      	ldr	r3, [r7, #4]
    38dc:	2b00      	cmp	r3, #0
    38de:	d031      	beq.n	3944 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    38e0:	687b      	ldr	r3, [r7, #4]
    38e2:	681b      	ldr	r3, [r3, #0]
    38e4:	4618      	mov	r0, r3
    38e6:	f04f 0100 	mov.w	r1, #0
    38ea:	f04f 0201 	mov.w	r2, #1
    38ee:	f04f 0300 	mov.w	r3, #0
    38f2:	f000 fb31 	bl	3f58 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	f04f 0200 	mov.w	r2, #0
    38fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3900:	687b      	ldr	r3, [r7, #4]
    3902:	681b      	ldr	r3, [r3, #0]
    3904:	f103 031c 	add.w	r3, r3, #28
    3908:	4618      	mov	r0, r3
    390a:	f04f 0103 	mov.w	r1, #3
    390e:	f000 fb1f 	bl	3f50 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3912:	687b      	ldr	r3, [r7, #4]
    3914:	681b      	ldr	r3, [r3, #0]
    3916:	f103 0304 	add.w	r3, r3, #4
    391a:	4618      	mov	r0, r3
    391c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3920:	f000 fb16 	bl	3f50 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	681b      	ldr	r3, [r3, #0]
    3928:	f103 0318 	add.w	r3, r3, #24
    392c:	4618      	mov	r0, r3
    392e:	f04f 0100 	mov.w	r1, #0
    3932:	f000 fb0d 	bl	3f50 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    3936:	687b      	ldr	r3, [r7, #4]
    3938:	681b      	ldr	r3, [r3, #0]
    393a:	4618      	mov	r0, r3
    393c:	f04f 0103 	mov.w	r1, #3
    3940:	f000 fb06 	bl	3f50 <HW_set_8bit_reg>
    }
}
    3944:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3948:	46bd      	mov	sp, r7
    394a:	bd80      	pop	{r7, pc}

0000394c <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    394c:	b580      	push	{r7, lr}
    394e:	b092      	sub	sp, #72	; 0x48
    3950:	af00      	add	r7, sp, #0
    3952:	6078      	str	r0, [r7, #4]
    3954:	460b      	mov	r3, r1
    3956:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    3958:	f04f 0300 	mov.w	r3, #0
    395c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3960:	687b      	ldr	r3, [r7, #4]
    3962:	2b00      	cmp	r3, #0
    3964:	d117      	bne.n	3996 <SPI_set_slave_select+0x4a>
    3966:	f24a 439c 	movw	r3, #42140	; 0xa49c
    396a:	f2c0 0300 	movt	r3, #0
    396e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    3972:	469e      	mov	lr, r3
    3974:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3978:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    397c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3980:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3984:	f8ac 3000 	strh.w	r3, [ip]
    3988:	f107 0328 	add.w	r3, r7, #40	; 0x28
    398c:	4618      	mov	r0, r3
    398e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    3992:	f000 fa99 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    3996:	78fb      	ldrb	r3, [r7, #3]
    3998:	2b07      	cmp	r3, #7
    399a:	d917      	bls.n	39cc <SPI_set_slave_select+0x80>
    399c:	f24a 439c 	movw	r3, #42140	; 0xa49c
    39a0:	f2c0 0300 	movt	r3, #0
    39a4:	f107 0c08 	add.w	ip, r7, #8
    39a8:	469e      	mov	lr, r3
    39aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    39ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    39b2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    39b6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    39ba:	f8ac 3000 	strh.w	r3, [ip]
    39be:	f107 0308 	add.w	r3, r7, #8
    39c2:	4618      	mov	r0, r3
    39c4:	f04f 01c9 	mov.w	r1, #201	; 0xc9
    39c8:	f000 fa7e 	bl	3ec8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    39cc:	687b      	ldr	r3, [r7, #4]
    39ce:	2b00      	cmp	r3, #0
    39d0:	d03c      	beq.n	3a4c <SPI_set_slave_select+0x100>
    39d2:	78fb      	ldrb	r3, [r7, #3]
    39d4:	2b07      	cmp	r3, #7
    39d6:	d839      	bhi.n	3a4c <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    39d8:	687b      	ldr	r3, [r7, #4]
    39da:	681b      	ldr	r3, [r3, #0]
    39dc:	4618      	mov	r0, r3
    39de:	f04f 0101 	mov.w	r1, #1
    39e2:	f04f 0202 	mov.w	r2, #2
    39e6:	f000 fac5 	bl	3f74 <HW_get_8bit_reg_field>
    39ea:	4603      	mov	r3, r0
    39ec:	2b00      	cmp	r3, #0
    39ee:	d02d      	beq.n	3a4c <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    39f0:	687b      	ldr	r3, [r7, #4]
    39f2:	681b      	ldr	r3, [r3, #0]
    39f4:	f103 0320 	add.w	r3, r3, #32
    39f8:	4618      	mov	r0, r3
    39fa:	f04f 0104 	mov.w	r1, #4
    39fe:	f04f 0210 	mov.w	r2, #16
    3a02:	f000 fab7 	bl	3f74 <HW_get_8bit_reg_field>
    3a06:	4603      	mov	r3, r0
    3a08:	2b01      	cmp	r3, #1
    3a0a:	d102      	bne.n	3a12 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    3a0c:	6878      	ldr	r0, [r7, #4]
    3a0e:	f000 f909 	bl	3c24 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    3a12:	687b      	ldr	r3, [r7, #4]
    3a14:	681b      	ldr	r3, [r3, #0]
    3a16:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3a1a:	4618      	mov	r0, r3
    3a1c:	f000 fa9a 	bl	3f54 <HW_get_8bit_reg>
    3a20:	4603      	mov	r3, r0
    3a22:	461a      	mov	r2, r3
    3a24:	78fb      	ldrb	r3, [r7, #3]
    3a26:	f04f 0101 	mov.w	r1, #1
    3a2a:	fa01 f303 	lsl.w	r3, r1, r3
    3a2e:	b2db      	uxtb	r3, r3
    3a30:	ea42 0303 	orr.w	r3, r2, r3
    3a34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    3a38:	687b      	ldr	r3, [r7, #4]
    3a3a:	681b      	ldr	r3, [r3, #0]
    3a3c:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3a40:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3a44:	4610      	mov	r0, r2
    3a46:	4619      	mov	r1, r3
    3a48:	f000 fa82 	bl	3f50 <HW_set_8bit_reg>
        }
    }
}
    3a4c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3a50:	46bd      	mov	sp, r7
    3a52:	bd80      	pop	{r7, pc}

00003a54 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    3a54:	b580      	push	{r7, lr}
    3a56:	b092      	sub	sp, #72	; 0x48
    3a58:	af00      	add	r7, sp, #0
    3a5a:	6078      	str	r0, [r7, #4]
    3a5c:	460b      	mov	r3, r1
    3a5e:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    3a60:	f04f 0300 	mov.w	r3, #0
    3a64:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3a68:	687b      	ldr	r3, [r7, #4]
    3a6a:	2b00      	cmp	r3, #0
    3a6c:	d117      	bne.n	3a9e <SPI_clear_slave_select+0x4a>
    3a6e:	f24a 439c 	movw	r3, #42140	; 0xa49c
    3a72:	f2c0 0300 	movt	r3, #0
    3a76:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    3a7a:	469e      	mov	lr, r3
    3a7c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3a80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3a84:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3a8c:	f8ac 3000 	strh.w	r3, [ip]
    3a90:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3a94:	4618      	mov	r0, r3
    3a96:	f04f 01e8 	mov.w	r1, #232	; 0xe8
    3a9a:	f000 fa15 	bl	3ec8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    3a9e:	78fb      	ldrb	r3, [r7, #3]
    3aa0:	2b07      	cmp	r3, #7
    3aa2:	d917      	bls.n	3ad4 <SPI_clear_slave_select+0x80>
    3aa4:	f24a 439c 	movw	r3, #42140	; 0xa49c
    3aa8:	f2c0 0300 	movt	r3, #0
    3aac:	f107 0c08 	add.w	ip, r7, #8
    3ab0:	469e      	mov	lr, r3
    3ab2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3ab6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3aba:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3abe:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3ac2:	f8ac 3000 	strh.w	r3, [ip]
    3ac6:	f107 0308 	add.w	r3, r7, #8
    3aca:	4618      	mov	r0, r3
    3acc:	f04f 01e9 	mov.w	r1, #233	; 0xe9
    3ad0:	f000 f9fa 	bl	3ec8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    3ad4:	687b      	ldr	r3, [r7, #4]
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d03f      	beq.n	3b5a <SPI_clear_slave_select+0x106>
    3ada:	78fb      	ldrb	r3, [r7, #3]
    3adc:	2b07      	cmp	r3, #7
    3ade:	d83c      	bhi.n	3b5a <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    3ae0:	687b      	ldr	r3, [r7, #4]
    3ae2:	681b      	ldr	r3, [r3, #0]
    3ae4:	4618      	mov	r0, r3
    3ae6:	f04f 0101 	mov.w	r1, #1
    3aea:	f04f 0202 	mov.w	r2, #2
    3aee:	f000 fa41 	bl	3f74 <HW_get_8bit_reg_field>
    3af2:	4603      	mov	r3, r0
    3af4:	2b00      	cmp	r3, #0
    3af6:	d030      	beq.n	3b5a <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    3af8:	687b      	ldr	r3, [r7, #4]
    3afa:	681b      	ldr	r3, [r3, #0]
    3afc:	f103 0320 	add.w	r3, r3, #32
    3b00:	4618      	mov	r0, r3
    3b02:	f04f 0104 	mov.w	r1, #4
    3b06:	f04f 0210 	mov.w	r2, #16
    3b0a:	f000 fa33 	bl	3f74 <HW_get_8bit_reg_field>
    3b0e:	4603      	mov	r3, r0
    3b10:	2b01      	cmp	r3, #1
    3b12:	d102      	bne.n	3b1a <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    3b14:	6878      	ldr	r0, [r7, #4]
    3b16:	f000 f885 	bl	3c24 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    3b1a:	687b      	ldr	r3, [r7, #4]
    3b1c:	681b      	ldr	r3, [r3, #0]
    3b1e:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3b22:	4618      	mov	r0, r3
    3b24:	f000 fa16 	bl	3f54 <HW_get_8bit_reg>
    3b28:	4603      	mov	r3, r0
    3b2a:	461a      	mov	r2, r3
    3b2c:	78fb      	ldrb	r3, [r7, #3]
    3b2e:	f04f 0101 	mov.w	r1, #1
    3b32:	fa01 f303 	lsl.w	r3, r1, r3
    3b36:	b2db      	uxtb	r3, r3
    3b38:	ea6f 0303 	mvn.w	r3, r3
    3b3c:	b2db      	uxtb	r3, r3
    3b3e:	ea02 0303 	and.w	r3, r2, r3
    3b42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    3b46:	687b      	ldr	r3, [r7, #4]
    3b48:	681b      	ldr	r3, [r3, #0]
    3b4a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3b4e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3b52:	4610      	mov	r0, r2
    3b54:	4619      	mov	r1, r3
    3b56:	f000 f9fb 	bl	3f50 <HW_set_8bit_reg>
        }
    }
}
    3b5a:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3b5e:	46bd      	mov	sp, r7
    3b60:	bd80      	pop	{r7, pc}
    3b62:	bf00      	nop

00003b64 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    3b64:	b580      	push	{r7, lr}
    3b66:	b08c      	sub	sp, #48	; 0x30
    3b68:	af00      	add	r7, sp, #0
    3b6a:	6078      	str	r0, [r7, #4]
    3b6c:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
    3b6e:	f04f 0300 	mov.w	r3, #0
    3b72:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3b74:	687b      	ldr	r3, [r7, #4]
    3b76:	2b00      	cmp	r3, #0
    3b78:	d117      	bne.n	3baa <SPI_transfer_frame+0x46>
    3b7a:	f24a 439c 	movw	r3, #42140	; 0xa49c
    3b7e:	f2c0 0300 	movt	r3, #0
    3b82:	f107 0c0c 	add.w	ip, r7, #12
    3b86:	469e      	mov	lr, r3
    3b88:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3b8c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3b90:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3b94:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3b98:	f8ac 3000 	strh.w	r3, [ip]
    3b9c:	f107 030c 	add.w	r3, r7, #12
    3ba0:	4618      	mov	r0, r3
    3ba2:	f44f 7184 	mov.w	r1, #264	; 0x108
    3ba6:	f000 f98f 	bl	3ec8 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
    3baa:	687b      	ldr	r3, [r7, #4]
    3bac:	2b00      	cmp	r3, #0
    3bae:	d033      	beq.n	3c18 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    3bb0:	687b      	ldr	r3, [r7, #4]
    3bb2:	681b      	ldr	r3, [r3, #0]
    3bb4:	4618      	mov	r0, r3
    3bb6:	f04f 0101 	mov.w	r1, #1
    3bba:	f04f 0202 	mov.w	r2, #2
    3bbe:	f000 f9d9 	bl	3f74 <HW_get_8bit_reg_field>
    3bc2:	4603      	mov	r3, r0
    3bc4:	2b00      	cmp	r3, #0
    3bc6:	d027      	beq.n	3c18 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
    3bc8:	687b      	ldr	r3, [r7, #4]
    3bca:	681b      	ldr	r3, [r3, #0]
    3bcc:	f103 031c 	add.w	r3, r3, #28
    3bd0:	4618      	mov	r0, r3
    3bd2:	f04f 0103 	mov.w	r1, #3
    3bd6:	f000 f9bb 	bl	3f50 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
    3bda:	687b      	ldr	r3, [r7, #4]
    3bdc:	681b      	ldr	r3, [r3, #0]
    3bde:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3be2:	4618      	mov	r0, r3
    3be4:	6839      	ldr	r1, [r7, #0]
    3be6:	f000 f983 	bl	3ef0 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
    3bea:	687b      	ldr	r3, [r7, #4]
    3bec:	681b      	ldr	r3, [r3, #0]
    3bee:	f103 0320 	add.w	r3, r3, #32
    3bf2:	4618      	mov	r0, r3
    3bf4:	f04f 0101 	mov.w	r1, #1
    3bf8:	f04f 0202 	mov.w	r2, #2
    3bfc:	f000 f9ba 	bl	3f74 <HW_get_8bit_reg_field>
    3c00:	4603      	mov	r3, r0
    3c02:	2b01      	cmp	r3, #1
    3c04:	d1f1      	bne.n	3bea <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    3c06:	687b      	ldr	r3, [r7, #4]
    3c08:	681b      	ldr	r3, [r3, #0]
    3c0a:	f103 0308 	add.w	r3, r3, #8
    3c0e:	4618      	mov	r0, r3
    3c10:	f000 f970 	bl	3ef4 <HW_get_32bit_reg>
    3c14:	4603      	mov	r3, r0
    3c16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
    3c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    3c1a:	4618      	mov	r0, r3
    3c1c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    3c20:	46bd      	mov	sp, r7
    3c22:	bd80      	pop	{r7, pc}

00003c24 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    3c24:	b580      	push	{r7, lr}
    3c26:	b082      	sub	sp, #8
    3c28:	af00      	add	r7, sp, #0
    3c2a:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	681b      	ldr	r3, [r3, #0]
    3c30:	4618      	mov	r0, r3
    3c32:	f04f 0100 	mov.w	r1, #0
    3c36:	f04f 0201 	mov.w	r2, #1
    3c3a:	f04f 0300 	mov.w	r3, #0
    3c3e:	f000 f98b 	bl	3f58 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3c42:	687b      	ldr	r3, [r7, #4]
    3c44:	681b      	ldr	r3, [r3, #0]
    3c46:	f103 031c 	add.w	r3, r3, #28
    3c4a:	4618      	mov	r0, r3
    3c4c:	f04f 0103 	mov.w	r1, #3
    3c50:	f000 f97e 	bl	3f50 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3c54:	687b      	ldr	r3, [r7, #4]
    3c56:	681b      	ldr	r3, [r3, #0]
    3c58:	f103 0304 	add.w	r3, r3, #4
    3c5c:	4618      	mov	r0, r3
    3c5e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3c62:	f000 f975 	bl	3f50 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    3c66:	687b      	ldr	r3, [r7, #4]
    3c68:	681b      	ldr	r3, [r3, #0]
    3c6a:	4618      	mov	r0, r3
    3c6c:	f04f 0100 	mov.w	r1, #0
    3c70:	f04f 0201 	mov.w	r2, #1
    3c74:	f04f 0301 	mov.w	r3, #1
    3c78:	f000 f96e 	bl	3f58 <HW_set_8bit_reg_field>
}
    3c7c:	f107 0708 	add.w	r7, r7, #8
    3c80:	46bd      	mov	sp, r7
    3c82:	bd80      	pop	{r7, pc}

00003c84 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3c84:	b480      	push	{r7}
    3c86:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3c88:	46bd      	mov	sp, r7
    3c8a:	bc80      	pop	{r7}
    3c8c:	4770      	bx	lr
    3c8e:	bf00      	nop

00003c90 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3c90:	b580      	push	{r7, lr}
    3c92:	b08a      	sub	sp, #40	; 0x28
    3c94:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3c96:	f24a 43bc 	movw	r3, #42172	; 0xa4bc
    3c9a:	f2c0 0300 	movt	r3, #0
    3c9e:	46bc      	mov	ip, r7
    3ca0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3ca2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3ca6:	f242 0300 	movw	r3, #8192	; 0x2000
    3caa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3cae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3cb0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3cb4:	f003 0303 	and.w	r3, r3, #3
    3cb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3cbc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3cc0:	4413      	add	r3, r2
    3cc2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3cc6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3cc8:	f242 0300 	movw	r3, #8192	; 0x2000
    3ccc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3cd2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3cd6:	f003 0303 	and.w	r3, r3, #3
    3cda:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3cde:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3ce2:	4413      	add	r3, r2
    3ce4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3ce8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    3cea:	f242 0300 	movw	r3, #8192	; 0x2000
    3cee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3cf4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3cf8:	f003 0303 	and.w	r3, r3, #3
    3cfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3d00:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3d04:	4413      	add	r3, r2
    3d06:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3d0a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    3d0c:	f242 0300 	movw	r3, #8192	; 0x2000
    3d10:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3d16:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3d1a:	f003 031f 	and.w	r3, r3, #31
    3d1e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3d20:	f242 0300 	movw	r3, #8192	; 0x2000
    3d24:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3d2a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    3d2e:	f003 0301 	and.w	r3, r3, #1
    3d32:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    3d34:	6a3b      	ldr	r3, [r7, #32]
    3d36:	f103 0301 	add.w	r3, r3, #1
    3d3a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    3d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3d3e:	2b00      	cmp	r3, #0
    3d40:	d003      	beq.n	3d4a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3d42:	69fb      	ldr	r3, [r7, #28]
    3d44:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3d48:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    3d4a:	f000 f849 	bl	3de0 <GetSystemClock>
    3d4e:	4602      	mov	r2, r0
    3d50:	f240 0318 	movw	r3, #24
    3d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d58:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    3d5a:	f240 0318 	movw	r3, #24
    3d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d62:	681a      	ldr	r2, [r3, #0]
    3d64:	693b      	ldr	r3, [r7, #16]
    3d66:	fbb2 f2f3 	udiv	r2, r2, r3
    3d6a:	f240 031c 	movw	r3, #28
    3d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d72:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3d74:	f240 0318 	movw	r3, #24
    3d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d7c:	681a      	ldr	r2, [r3, #0]
    3d7e:	697b      	ldr	r3, [r7, #20]
    3d80:	fbb2 f2f3 	udiv	r2, r2, r3
    3d84:	f240 0320 	movw	r3, #32
    3d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d8c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3d8e:	f240 0318 	movw	r3, #24
    3d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d96:	681a      	ldr	r2, [r3, #0]
    3d98:	69bb      	ldr	r3, [r7, #24]
    3d9a:	fbb2 f2f3 	udiv	r2, r2, r3
    3d9e:	f240 0324 	movw	r3, #36	; 0x24
    3da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3da6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3da8:	f240 0318 	movw	r3, #24
    3dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3db0:	681a      	ldr	r2, [r3, #0]
    3db2:	69fb      	ldr	r3, [r7, #28]
    3db4:	fbb2 f2f3 	udiv	r2, r2, r3
    3db8:	f240 0328 	movw	r3, #40	; 0x28
    3dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dc0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3dc2:	f240 0318 	movw	r3, #24
    3dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dca:	681a      	ldr	r2, [r3, #0]
    3dcc:	f240 0314 	movw	r3, #20
    3dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dd4:	601a      	str	r2, [r3, #0]
}
    3dd6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3dda:	46bd      	mov	sp, r7
    3ddc:	bd80      	pop	{r7, pc}
    3dde:	bf00      	nop

00003de0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    3de0:	b480      	push	{r7}
    3de2:	b08b      	sub	sp, #44	; 0x2c
    3de4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    3de6:	f04f 0300 	mov.w	r3, #0
    3dea:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    3dec:	f640 031c 	movw	r3, #2076	; 0x81c
    3df0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3df4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    3df6:	f240 2330 	movw	r3, #560	; 0x230
    3dfa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3dfe:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3e00:	68fb      	ldr	r3, [r7, #12]
    3e02:	681b      	ldr	r3, [r3, #0]
    3e04:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3e08:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3e0a:	693a      	ldr	r2, [r7, #16]
    3e0c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3e10:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3e14:	429a      	cmp	r2, r3
    3e16:	d108      	bne.n	3e2a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3e18:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3e1c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3e20:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    3e22:	697b      	ldr	r3, [r7, #20]
    3e24:	681b      	ldr	r3, [r3, #0]
    3e26:	607b      	str	r3, [r7, #4]
    3e28:	e03d      	b.n	3ea6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3e2a:	68bb      	ldr	r3, [r7, #8]
    3e2c:	681a      	ldr	r2, [r3, #0]
    3e2e:	f244 3341 	movw	r3, #17217	; 0x4341
    3e32:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3e36:	429a      	cmp	r2, r3
    3e38:	d135      	bne.n	3ea6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    3e3a:	f640 0340 	movw	r3, #2112	; 0x840
    3e3e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3e42:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3e44:	69bb      	ldr	r3, [r7, #24]
    3e46:	681b      	ldr	r3, [r3, #0]
    3e48:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3e4a:	69fb      	ldr	r3, [r7, #28]
    3e4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3e50:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3e52:	69fa      	ldr	r2, [r7, #28]
    3e54:	f240 3300 	movw	r3, #768	; 0x300
    3e58:	f2c0 0301 	movt	r3, #1
    3e5c:	429a      	cmp	r2, r3
    3e5e:	d922      	bls.n	3ea6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3e60:	69fa      	ldr	r2, [r7, #28]
    3e62:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3e66:	f2c0 0301 	movt	r3, #1
    3e6a:	429a      	cmp	r2, r3
    3e6c:	d808      	bhi.n	3e80 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    3e6e:	f241 632c 	movw	r3, #5676	; 0x162c
    3e72:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3e76:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3e78:	6a3b      	ldr	r3, [r7, #32]
    3e7a:	681b      	ldr	r3, [r3, #0]
    3e7c:	607b      	str	r3, [r7, #4]
    3e7e:	e012      	b.n	3ea6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3e80:	69fa      	ldr	r2, [r7, #28]
    3e82:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3e86:	f2c0 0302 	movt	r3, #2
    3e8a:	429a      	cmp	r2, r3
    3e8c:	d808      	bhi.n	3ea0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    3e8e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    3e92:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3e96:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3e9a:	681b      	ldr	r3, [r3, #0]
    3e9c:	607b      	str	r3, [r7, #4]
    3e9e:	e002      	b.n	3ea6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    3ea0:	f04f 0300 	mov.w	r3, #0
    3ea4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3ea6:	687b      	ldr	r3, [r7, #4]
    3ea8:	2b00      	cmp	r3, #0
    3eaa:	d105      	bne.n	3eb8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    3eac:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    3eae:	f647 0340 	movw	r3, #30784	; 0x7840
    3eb2:	f2c0 137d 	movt	r3, #381	; 0x17d
    3eb6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    3eb8:	687b      	ldr	r3, [r7, #4]
}
    3eba:	4618      	mov	r0, r3
    3ebc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3ec0:	46bd      	mov	sp, r7
    3ec2:	bc80      	pop	{r7}
    3ec4:	4770      	bx	lr
    3ec6:	bf00      	nop

00003ec8 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    3ec8:	b480      	push	{r7}
    3eca:	b087      	sub	sp, #28
    3ecc:	af00      	add	r7, sp, #0
    3ece:	6078      	str	r0, [r7, #4]
    3ed0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    3ed2:	687b      	ldr	r3, [r7, #4]
    3ed4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    3ed6:	683b      	ldr	r3, [r7, #0]
    3ed8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    3eda:	697b      	ldr	r3, [r7, #20]
    3edc:	781b      	ldrb	r3, [r3, #0]
    3ede:	b2db      	uxtb	r3, r3
    3ee0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    3ee2:	693b      	ldr	r3, [r7, #16]
    3ee4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    3ee6:	68bb      	ldr	r3, [r7, #8]
    3ee8:	f103 0301 	add.w	r3, r3, #1
    3eec:	60bb      	str	r3, [r7, #8]
    }
    3eee:	e7f0      	b.n	3ed2 <HAL_assert_fail+0xa>

00003ef0 <HW_set_32bit_reg>:
    3ef0:	6001      	str	r1, [r0, #0]
    3ef2:	4770      	bx	lr

00003ef4 <HW_get_32bit_reg>:
    3ef4:	6800      	ldr	r0, [r0, #0]
    3ef6:	4770      	bx	lr

00003ef8 <HW_set_32bit_reg_field>:
    3ef8:	b50e      	push	{r1, r2, r3, lr}
    3efa:	fa03 f301 	lsl.w	r3, r3, r1
    3efe:	ea03 0302 	and.w	r3, r3, r2
    3f02:	6801      	ldr	r1, [r0, #0]
    3f04:	ea6f 0202 	mvn.w	r2, r2
    3f08:	ea01 0102 	and.w	r1, r1, r2
    3f0c:	ea41 0103 	orr.w	r1, r1, r3
    3f10:	6001      	str	r1, [r0, #0]
    3f12:	bd0e      	pop	{r1, r2, r3, pc}

00003f14 <HW_get_32bit_reg_field>:
    3f14:	6800      	ldr	r0, [r0, #0]
    3f16:	ea00 0002 	and.w	r0, r0, r2
    3f1a:	fa20 f001 	lsr.w	r0, r0, r1
    3f1e:	4770      	bx	lr

00003f20 <HW_set_16bit_reg>:
    3f20:	8001      	strh	r1, [r0, #0]
    3f22:	4770      	bx	lr

00003f24 <HW_get_16bit_reg>:
    3f24:	8800      	ldrh	r0, [r0, #0]
    3f26:	4770      	bx	lr

00003f28 <HW_set_16bit_reg_field>:
    3f28:	b50e      	push	{r1, r2, r3, lr}
    3f2a:	fa03 f301 	lsl.w	r3, r3, r1
    3f2e:	ea03 0302 	and.w	r3, r3, r2
    3f32:	8801      	ldrh	r1, [r0, #0]
    3f34:	ea6f 0202 	mvn.w	r2, r2
    3f38:	ea01 0102 	and.w	r1, r1, r2
    3f3c:	ea41 0103 	orr.w	r1, r1, r3
    3f40:	8001      	strh	r1, [r0, #0]
    3f42:	bd0e      	pop	{r1, r2, r3, pc}

00003f44 <HW_get_16bit_reg_field>:
    3f44:	8800      	ldrh	r0, [r0, #0]
    3f46:	ea00 0002 	and.w	r0, r0, r2
    3f4a:	fa20 f001 	lsr.w	r0, r0, r1
    3f4e:	4770      	bx	lr

00003f50 <HW_set_8bit_reg>:
    3f50:	7001      	strb	r1, [r0, #0]
    3f52:	4770      	bx	lr

00003f54 <HW_get_8bit_reg>:
    3f54:	7800      	ldrb	r0, [r0, #0]
    3f56:	4770      	bx	lr

00003f58 <HW_set_8bit_reg_field>:
    3f58:	b50e      	push	{r1, r2, r3, lr}
    3f5a:	fa03 f301 	lsl.w	r3, r3, r1
    3f5e:	ea03 0302 	and.w	r3, r3, r2
    3f62:	7801      	ldrb	r1, [r0, #0]
    3f64:	ea6f 0202 	mvn.w	r2, r2
    3f68:	ea01 0102 	and.w	r1, r1, r2
    3f6c:	ea41 0103 	orr.w	r1, r1, r3
    3f70:	7001      	strb	r1, [r0, #0]
    3f72:	bd0e      	pop	{r1, r2, r3, pc}

00003f74 <HW_get_8bit_reg_field>:
    3f74:	7800      	ldrb	r0, [r0, #0]
    3f76:	ea00 0002 	and.w	r0, r0, r2
    3f7a:	fa20 f001 	lsr.w	r0, r0, r1
    3f7e:	4770      	bx	lr

00003f80 <__libc_init_array>:
    3f80:	b570      	push	{r4, r5, r6, lr}
    3f82:	f24a 7630 	movw	r6, #42800	; 0xa730
    3f86:	f24a 7530 	movw	r5, #42800	; 0xa730
    3f8a:	f2c0 0600 	movt	r6, #0
    3f8e:	f2c0 0500 	movt	r5, #0
    3f92:	1b76      	subs	r6, r6, r5
    3f94:	10b6      	asrs	r6, r6, #2
    3f96:	d006      	beq.n	3fa6 <__libc_init_array+0x26>
    3f98:	2400      	movs	r4, #0
    3f9a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3f9e:	3401      	adds	r4, #1
    3fa0:	4798      	blx	r3
    3fa2:	42a6      	cmp	r6, r4
    3fa4:	d8f9      	bhi.n	3f9a <__libc_init_array+0x1a>
    3fa6:	f24a 7530 	movw	r5, #42800	; 0xa730
    3faa:	f24a 7634 	movw	r6, #42804	; 0xa734
    3fae:	f2c0 0500 	movt	r5, #0
    3fb2:	f2c0 0600 	movt	r6, #0
    3fb6:	1b76      	subs	r6, r6, r5
    3fb8:	f006 fbae 	bl	a718 <_init>
    3fbc:	10b6      	asrs	r6, r6, #2
    3fbe:	d006      	beq.n	3fce <__libc_init_array+0x4e>
    3fc0:	2400      	movs	r4, #0
    3fc2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3fc6:	3401      	adds	r4, #1
    3fc8:	4798      	blx	r3
    3fca:	42a6      	cmp	r6, r4
    3fcc:	d8f9      	bhi.n	3fc2 <__libc_init_array+0x42>
    3fce:	bd70      	pop	{r4, r5, r6, pc}

00003fd0 <memset>:
    3fd0:	2a03      	cmp	r2, #3
    3fd2:	b2c9      	uxtb	r1, r1
    3fd4:	b430      	push	{r4, r5}
    3fd6:	d807      	bhi.n	3fe8 <memset+0x18>
    3fd8:	b122      	cbz	r2, 3fe4 <memset+0x14>
    3fda:	2300      	movs	r3, #0
    3fdc:	54c1      	strb	r1, [r0, r3]
    3fde:	3301      	adds	r3, #1
    3fe0:	4293      	cmp	r3, r2
    3fe2:	d1fb      	bne.n	3fdc <memset+0xc>
    3fe4:	bc30      	pop	{r4, r5}
    3fe6:	4770      	bx	lr
    3fe8:	eb00 0c02 	add.w	ip, r0, r2
    3fec:	4603      	mov	r3, r0
    3fee:	e001      	b.n	3ff4 <memset+0x24>
    3ff0:	f803 1c01 	strb.w	r1, [r3, #-1]
    3ff4:	f003 0403 	and.w	r4, r3, #3
    3ff8:	461a      	mov	r2, r3
    3ffa:	3301      	adds	r3, #1
    3ffc:	2c00      	cmp	r4, #0
    3ffe:	d1f7      	bne.n	3ff0 <memset+0x20>
    4000:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    4004:	ebc2 040c 	rsb	r4, r2, ip
    4008:	fb03 f301 	mul.w	r3, r3, r1
    400c:	e01f      	b.n	404e <memset+0x7e>
    400e:	f842 3c40 	str.w	r3, [r2, #-64]
    4012:	f842 3c3c 	str.w	r3, [r2, #-60]
    4016:	f842 3c38 	str.w	r3, [r2, #-56]
    401a:	f842 3c34 	str.w	r3, [r2, #-52]
    401e:	f842 3c30 	str.w	r3, [r2, #-48]
    4022:	f842 3c2c 	str.w	r3, [r2, #-44]
    4026:	f842 3c28 	str.w	r3, [r2, #-40]
    402a:	f842 3c24 	str.w	r3, [r2, #-36]
    402e:	f842 3c20 	str.w	r3, [r2, #-32]
    4032:	f842 3c1c 	str.w	r3, [r2, #-28]
    4036:	f842 3c18 	str.w	r3, [r2, #-24]
    403a:	f842 3c14 	str.w	r3, [r2, #-20]
    403e:	f842 3c10 	str.w	r3, [r2, #-16]
    4042:	f842 3c0c 	str.w	r3, [r2, #-12]
    4046:	f842 3c08 	str.w	r3, [r2, #-8]
    404a:	f842 3c04 	str.w	r3, [r2, #-4]
    404e:	4615      	mov	r5, r2
    4050:	3240      	adds	r2, #64	; 0x40
    4052:	2c3f      	cmp	r4, #63	; 0x3f
    4054:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    4058:	dcd9      	bgt.n	400e <memset+0x3e>
    405a:	462a      	mov	r2, r5
    405c:	ebc5 040c 	rsb	r4, r5, ip
    4060:	e007      	b.n	4072 <memset+0xa2>
    4062:	f842 3c10 	str.w	r3, [r2, #-16]
    4066:	f842 3c0c 	str.w	r3, [r2, #-12]
    406a:	f842 3c08 	str.w	r3, [r2, #-8]
    406e:	f842 3c04 	str.w	r3, [r2, #-4]
    4072:	4615      	mov	r5, r2
    4074:	3210      	adds	r2, #16
    4076:	2c0f      	cmp	r4, #15
    4078:	f1a4 0410 	sub.w	r4, r4, #16
    407c:	dcf1      	bgt.n	4062 <memset+0x92>
    407e:	462a      	mov	r2, r5
    4080:	ebc5 050c 	rsb	r5, r5, ip
    4084:	e001      	b.n	408a <memset+0xba>
    4086:	f842 3c04 	str.w	r3, [r2, #-4]
    408a:	4614      	mov	r4, r2
    408c:	3204      	adds	r2, #4
    408e:	2d03      	cmp	r5, #3
    4090:	f1a5 0504 	sub.w	r5, r5, #4
    4094:	dcf7      	bgt.n	4086 <memset+0xb6>
    4096:	e001      	b.n	409c <memset+0xcc>
    4098:	f804 1b01 	strb.w	r1, [r4], #1
    409c:	4564      	cmp	r4, ip
    409e:	d3fb      	bcc.n	4098 <memset+0xc8>
    40a0:	e7a0      	b.n	3fe4 <memset+0x14>
    40a2:	bf00      	nop

000040a4 <printf>:
    40a4:	b40f      	push	{r0, r1, r2, r3}
    40a6:	f240 032c 	movw	r3, #44	; 0x2c
    40aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40ae:	b510      	push	{r4, lr}
    40b0:	681c      	ldr	r4, [r3, #0]
    40b2:	b082      	sub	sp, #8
    40b4:	b124      	cbz	r4, 40c0 <printf+0x1c>
    40b6:	69a3      	ldr	r3, [r4, #24]
    40b8:	b913      	cbnz	r3, 40c0 <printf+0x1c>
    40ba:	4620      	mov	r0, r4
    40bc:	f002 ff08 	bl	6ed0 <__sinit>
    40c0:	4620      	mov	r0, r4
    40c2:	ac05      	add	r4, sp, #20
    40c4:	9a04      	ldr	r2, [sp, #16]
    40c6:	4623      	mov	r3, r4
    40c8:	6881      	ldr	r1, [r0, #8]
    40ca:	9401      	str	r4, [sp, #4]
    40cc:	f000 f89e 	bl	420c <_vfprintf_r>
    40d0:	b002      	add	sp, #8
    40d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    40d6:	b004      	add	sp, #16
    40d8:	4770      	bx	lr
    40da:	bf00      	nop

000040dc <_printf_r>:
    40dc:	b40e      	push	{r1, r2, r3}
    40de:	b510      	push	{r4, lr}
    40e0:	4604      	mov	r4, r0
    40e2:	b083      	sub	sp, #12
    40e4:	b118      	cbz	r0, 40ee <_printf_r+0x12>
    40e6:	6983      	ldr	r3, [r0, #24]
    40e8:	b90b      	cbnz	r3, 40ee <_printf_r+0x12>
    40ea:	f002 fef1 	bl	6ed0 <__sinit>
    40ee:	4620      	mov	r0, r4
    40f0:	ac06      	add	r4, sp, #24
    40f2:	9a05      	ldr	r2, [sp, #20]
    40f4:	4623      	mov	r3, r4
    40f6:	6881      	ldr	r1, [r0, #8]
    40f8:	9401      	str	r4, [sp, #4]
    40fa:	f000 f887 	bl	420c <_vfprintf_r>
    40fe:	b003      	add	sp, #12
    4100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4104:	b003      	add	sp, #12
    4106:	4770      	bx	lr

00004108 <_puts_r>:
    4108:	b530      	push	{r4, r5, lr}
    410a:	4604      	mov	r4, r0
    410c:	b089      	sub	sp, #36	; 0x24
    410e:	4608      	mov	r0, r1
    4110:	460d      	mov	r5, r1
    4112:	f000 f83d 	bl	4190 <strlen>
    4116:	f24a 43d4 	movw	r3, #42196	; 0xa4d4
    411a:	9501      	str	r5, [sp, #4]
    411c:	f2c0 0300 	movt	r3, #0
    4120:	9303      	str	r3, [sp, #12]
    4122:	9002      	str	r0, [sp, #8]
    4124:	1c43      	adds	r3, r0, #1
    4126:	9307      	str	r3, [sp, #28]
    4128:	2301      	movs	r3, #1
    412a:	9304      	str	r3, [sp, #16]
    412c:	ab01      	add	r3, sp, #4
    412e:	9305      	str	r3, [sp, #20]
    4130:	2302      	movs	r3, #2
    4132:	9306      	str	r3, [sp, #24]
    4134:	b10c      	cbz	r4, 413a <_puts_r+0x32>
    4136:	69a3      	ldr	r3, [r4, #24]
    4138:	b1eb      	cbz	r3, 4176 <_puts_r+0x6e>
    413a:	f240 032c 	movw	r3, #44	; 0x2c
    413e:	4620      	mov	r0, r4
    4140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4144:	681b      	ldr	r3, [r3, #0]
    4146:	689b      	ldr	r3, [r3, #8]
    4148:	899a      	ldrh	r2, [r3, #12]
    414a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    414e:	bf01      	itttt	eq
    4150:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    4154:	819a      	strheq	r2, [r3, #12]
    4156:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    4158:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    415c:	68a1      	ldr	r1, [r4, #8]
    415e:	bf08      	it	eq
    4160:	665a      	streq	r2, [r3, #100]	; 0x64
    4162:	aa05      	add	r2, sp, #20
    4164:	f003 f818 	bl	7198 <__sfvwrite_r>
    4168:	2800      	cmp	r0, #0
    416a:	bf14      	ite	ne
    416c:	f04f 30ff 	movne.w	r0, #4294967295
    4170:	200a      	moveq	r0, #10
    4172:	b009      	add	sp, #36	; 0x24
    4174:	bd30      	pop	{r4, r5, pc}
    4176:	4620      	mov	r0, r4
    4178:	f002 feaa 	bl	6ed0 <__sinit>
    417c:	e7dd      	b.n	413a <_puts_r+0x32>
    417e:	bf00      	nop

00004180 <puts>:
    4180:	f240 032c 	movw	r3, #44	; 0x2c
    4184:	4601      	mov	r1, r0
    4186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    418a:	6818      	ldr	r0, [r3, #0]
    418c:	e7bc      	b.n	4108 <_puts_r>
    418e:	bf00      	nop

00004190 <strlen>:
    4190:	f020 0103 	bic.w	r1, r0, #3
    4194:	f010 0003 	ands.w	r0, r0, #3
    4198:	f1c0 0000 	rsb	r0, r0, #0
    419c:	f851 3b04 	ldr.w	r3, [r1], #4
    41a0:	f100 0c04 	add.w	ip, r0, #4
    41a4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    41a8:	f06f 0200 	mvn.w	r2, #0
    41ac:	bf1c      	itt	ne
    41ae:	fa22 f20c 	lsrne.w	r2, r2, ip
    41b2:	4313      	orrne	r3, r2
    41b4:	f04f 0c01 	mov.w	ip, #1
    41b8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    41bc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    41c0:	eba3 020c 	sub.w	r2, r3, ip
    41c4:	ea22 0203 	bic.w	r2, r2, r3
    41c8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    41cc:	bf04      	itt	eq
    41ce:	f851 3b04 	ldreq.w	r3, [r1], #4
    41d2:	3004      	addeq	r0, #4
    41d4:	d0f4      	beq.n	41c0 <strlen+0x30>
    41d6:	f013 0fff 	tst.w	r3, #255	; 0xff
    41da:	bf1f      	itttt	ne
    41dc:	3001      	addne	r0, #1
    41de:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    41e2:	3001      	addne	r0, #1
    41e4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    41e8:	bf18      	it	ne
    41ea:	3001      	addne	r0, #1
    41ec:	4770      	bx	lr
    41ee:	bf00      	nop

000041f0 <__sprint_r>:
    41f0:	6893      	ldr	r3, [r2, #8]
    41f2:	b510      	push	{r4, lr}
    41f4:	4614      	mov	r4, r2
    41f6:	b913      	cbnz	r3, 41fe <__sprint_r+0xe>
    41f8:	6053      	str	r3, [r2, #4]
    41fa:	4618      	mov	r0, r3
    41fc:	bd10      	pop	{r4, pc}
    41fe:	f002 ffcb 	bl	7198 <__sfvwrite_r>
    4202:	2300      	movs	r3, #0
    4204:	6063      	str	r3, [r4, #4]
    4206:	60a3      	str	r3, [r4, #8]
    4208:	bd10      	pop	{r4, pc}
    420a:	bf00      	nop

0000420c <_vfprintf_r>:
    420c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4210:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    4214:	b083      	sub	sp, #12
    4216:	460e      	mov	r6, r1
    4218:	4615      	mov	r5, r2
    421a:	469a      	mov	sl, r3
    421c:	4681      	mov	r9, r0
    421e:	f003 f9ab 	bl	7578 <_localeconv_r>
    4222:	6800      	ldr	r0, [r0, #0]
    4224:	901d      	str	r0, [sp, #116]	; 0x74
    4226:	f1b9 0f00 	cmp.w	r9, #0
    422a:	d004      	beq.n	4236 <_vfprintf_r+0x2a>
    422c:	f8d9 3018 	ldr.w	r3, [r9, #24]
    4230:	2b00      	cmp	r3, #0
    4232:	f000 815a 	beq.w	44ea <_vfprintf_r+0x2de>
    4236:	f24a 534c 	movw	r3, #42316	; 0xa54c
    423a:	f2c0 0300 	movt	r3, #0
    423e:	429e      	cmp	r6, r3
    4240:	bf08      	it	eq
    4242:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    4246:	d010      	beq.n	426a <_vfprintf_r+0x5e>
    4248:	f24a 536c 	movw	r3, #42348	; 0xa56c
    424c:	f2c0 0300 	movt	r3, #0
    4250:	429e      	cmp	r6, r3
    4252:	bf08      	it	eq
    4254:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    4258:	d007      	beq.n	426a <_vfprintf_r+0x5e>
    425a:	f24a 538c 	movw	r3, #42380	; 0xa58c
    425e:	f2c0 0300 	movt	r3, #0
    4262:	429e      	cmp	r6, r3
    4264:	bf08      	it	eq
    4266:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    426a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    426e:	fa1f f38c 	uxth.w	r3, ip
    4272:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    4276:	d109      	bne.n	428c <_vfprintf_r+0x80>
    4278:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    427c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    427e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    4282:	fa1f f38c 	uxth.w	r3, ip
    4286:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    428a:	6672      	str	r2, [r6, #100]	; 0x64
    428c:	f013 0f08 	tst.w	r3, #8
    4290:	f001 8301 	beq.w	5896 <_vfprintf_r+0x168a>
    4294:	6932      	ldr	r2, [r6, #16]
    4296:	2a00      	cmp	r2, #0
    4298:	f001 82fd 	beq.w	5896 <_vfprintf_r+0x168a>
    429c:	f003 031a 	and.w	r3, r3, #26
    42a0:	2b0a      	cmp	r3, #10
    42a2:	f000 80e0 	beq.w	4466 <_vfprintf_r+0x25a>
    42a6:	2200      	movs	r2, #0
    42a8:	9212      	str	r2, [sp, #72]	; 0x48
    42aa:	921a      	str	r2, [sp, #104]	; 0x68
    42ac:	2300      	movs	r3, #0
    42ae:	921c      	str	r2, [sp, #112]	; 0x70
    42b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    42b4:	9211      	str	r2, [sp, #68]	; 0x44
    42b6:	3404      	adds	r4, #4
    42b8:	9219      	str	r2, [sp, #100]	; 0x64
    42ba:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    42be:	931b      	str	r3, [sp, #108]	; 0x6c
    42c0:	3204      	adds	r2, #4
    42c2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    42c6:	3228      	adds	r2, #40	; 0x28
    42c8:	3303      	adds	r3, #3
    42ca:	9218      	str	r2, [sp, #96]	; 0x60
    42cc:	9307      	str	r3, [sp, #28]
    42ce:	2300      	movs	r3, #0
    42d0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    42d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    42d8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    42dc:	782b      	ldrb	r3, [r5, #0]
    42de:	1e1a      	subs	r2, r3, #0
    42e0:	bf18      	it	ne
    42e2:	2201      	movne	r2, #1
    42e4:	2b25      	cmp	r3, #37	; 0x25
    42e6:	bf0c      	ite	eq
    42e8:	2200      	moveq	r2, #0
    42ea:	f002 0201 	andne.w	r2, r2, #1
    42ee:	b332      	cbz	r2, 433e <_vfprintf_r+0x132>
    42f0:	462f      	mov	r7, r5
    42f2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    42f6:	1e1a      	subs	r2, r3, #0
    42f8:	bf18      	it	ne
    42fa:	2201      	movne	r2, #1
    42fc:	2b25      	cmp	r3, #37	; 0x25
    42fe:	bf0c      	ite	eq
    4300:	2200      	moveq	r2, #0
    4302:	f002 0201 	andne.w	r2, r2, #1
    4306:	2a00      	cmp	r2, #0
    4308:	d1f3      	bne.n	42f2 <_vfprintf_r+0xe6>
    430a:	ebb7 0805 	subs.w	r8, r7, r5
    430e:	bf08      	it	eq
    4310:	463d      	moveq	r5, r7
    4312:	d014      	beq.n	433e <_vfprintf_r+0x132>
    4314:	f8c4 8004 	str.w	r8, [r4, #4]
    4318:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    431c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4320:	3301      	adds	r3, #1
    4322:	6025      	str	r5, [r4, #0]
    4324:	2b07      	cmp	r3, #7
    4326:	4442      	add	r2, r8
    4328:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    432c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4330:	dc78      	bgt.n	4424 <_vfprintf_r+0x218>
    4332:	3408      	adds	r4, #8
    4334:	9811      	ldr	r0, [sp, #68]	; 0x44
    4336:	463d      	mov	r5, r7
    4338:	4440      	add	r0, r8
    433a:	9011      	str	r0, [sp, #68]	; 0x44
    433c:	783b      	ldrb	r3, [r7, #0]
    433e:	2b00      	cmp	r3, #0
    4340:	d07c      	beq.n	443c <_vfprintf_r+0x230>
    4342:	1c6b      	adds	r3, r5, #1
    4344:	f04f 37ff 	mov.w	r7, #4294967295
    4348:	202b      	movs	r0, #43	; 0x2b
    434a:	f04f 0c20 	mov.w	ip, #32
    434e:	2100      	movs	r1, #0
    4350:	f04f 0200 	mov.w	r2, #0
    4354:	910f      	str	r1, [sp, #60]	; 0x3c
    4356:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    435a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    435e:	786a      	ldrb	r2, [r5, #1]
    4360:	910a      	str	r1, [sp, #40]	; 0x28
    4362:	1c5d      	adds	r5, r3, #1
    4364:	f1a2 0320 	sub.w	r3, r2, #32
    4368:	2b58      	cmp	r3, #88	; 0x58
    436a:	f200 8286 	bhi.w	487a <_vfprintf_r+0x66e>
    436e:	e8df f013 	tbh	[pc, r3, lsl #1]
    4372:	0298      	.short	0x0298
    4374:	02840284 	.word	0x02840284
    4378:	028402a4 	.word	0x028402a4
    437c:	02840284 	.word	0x02840284
    4380:	02840284 	.word	0x02840284
    4384:	02ad0284 	.word	0x02ad0284
    4388:	028402ba 	.word	0x028402ba
    438c:	02ca02c1 	.word	0x02ca02c1
    4390:	02e70284 	.word	0x02e70284
    4394:	02f002f0 	.word	0x02f002f0
    4398:	02f002f0 	.word	0x02f002f0
    439c:	02f002f0 	.word	0x02f002f0
    43a0:	02f002f0 	.word	0x02f002f0
    43a4:	028402f0 	.word	0x028402f0
    43a8:	02840284 	.word	0x02840284
    43ac:	02840284 	.word	0x02840284
    43b0:	02840284 	.word	0x02840284
    43b4:	02840284 	.word	0x02840284
    43b8:	03040284 	.word	0x03040284
    43bc:	02840326 	.word	0x02840326
    43c0:	02840326 	.word	0x02840326
    43c4:	02840284 	.word	0x02840284
    43c8:	036a0284 	.word	0x036a0284
    43cc:	02840284 	.word	0x02840284
    43d0:	02840481 	.word	0x02840481
    43d4:	02840284 	.word	0x02840284
    43d8:	02840284 	.word	0x02840284
    43dc:	02840414 	.word	0x02840414
    43e0:	042f0284 	.word	0x042f0284
    43e4:	02840284 	.word	0x02840284
    43e8:	02840284 	.word	0x02840284
    43ec:	02840284 	.word	0x02840284
    43f0:	02840284 	.word	0x02840284
    43f4:	02840284 	.word	0x02840284
    43f8:	0465044f 	.word	0x0465044f
    43fc:	03260326 	.word	0x03260326
    4400:	03730326 	.word	0x03730326
    4404:	02840465 	.word	0x02840465
    4408:	03790284 	.word	0x03790284
    440c:	03850284 	.word	0x03850284
    4410:	03ad0396 	.word	0x03ad0396
    4414:	0284040a 	.word	0x0284040a
    4418:	028403cc 	.word	0x028403cc
    441c:	028403f4 	.word	0x028403f4
    4420:	00c00284 	.word	0x00c00284
    4424:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4428:	4648      	mov	r0, r9
    442a:	4631      	mov	r1, r6
    442c:	320c      	adds	r2, #12
    442e:	f7ff fedf 	bl	41f0 <__sprint_r>
    4432:	b958      	cbnz	r0, 444c <_vfprintf_r+0x240>
    4434:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4438:	3404      	adds	r4, #4
    443a:	e77b      	b.n	4334 <_vfprintf_r+0x128>
    443c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4440:	2b00      	cmp	r3, #0
    4442:	f041 8192 	bne.w	576a <_vfprintf_r+0x155e>
    4446:	2300      	movs	r3, #0
    4448:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    444c:	89b3      	ldrh	r3, [r6, #12]
    444e:	f013 0f40 	tst.w	r3, #64	; 0x40
    4452:	d002      	beq.n	445a <_vfprintf_r+0x24e>
    4454:	f04f 30ff 	mov.w	r0, #4294967295
    4458:	9011      	str	r0, [sp, #68]	; 0x44
    445a:	9811      	ldr	r0, [sp, #68]	; 0x44
    445c:	b05f      	add	sp, #380	; 0x17c
    445e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    4462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4466:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    446a:	2b00      	cmp	r3, #0
    446c:	f6ff af1b 	blt.w	42a6 <_vfprintf_r+0x9a>
    4470:	6a37      	ldr	r7, [r6, #32]
    4472:	f02c 0c02 	bic.w	ip, ip, #2
    4476:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    447a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    447e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    4482:	340c      	adds	r4, #12
    4484:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    4488:	462a      	mov	r2, r5
    448a:	4653      	mov	r3, sl
    448c:	4648      	mov	r0, r9
    448e:	4621      	mov	r1, r4
    4490:	ad1f      	add	r5, sp, #124	; 0x7c
    4492:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    4496:	2700      	movs	r7, #0
    4498:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    449c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    44a0:	f44f 6580 	mov.w	r5, #1024	; 0x400
    44a4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    44a8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    44ac:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    44b0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    44b4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    44b8:	f7ff fea8 	bl	420c <_vfprintf_r>
    44bc:	2800      	cmp	r0, #0
    44be:	9011      	str	r0, [sp, #68]	; 0x44
    44c0:	db09      	blt.n	44d6 <_vfprintf_r+0x2ca>
    44c2:	4621      	mov	r1, r4
    44c4:	4648      	mov	r0, r9
    44c6:	f002 fb93 	bl	6bf0 <_fflush_r>
    44ca:	9911      	ldr	r1, [sp, #68]	; 0x44
    44cc:	42b8      	cmp	r0, r7
    44ce:	bf18      	it	ne
    44d0:	f04f 31ff 	movne.w	r1, #4294967295
    44d4:	9111      	str	r1, [sp, #68]	; 0x44
    44d6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    44da:	f013 0f40 	tst.w	r3, #64	; 0x40
    44de:	d0bc      	beq.n	445a <_vfprintf_r+0x24e>
    44e0:	89b3      	ldrh	r3, [r6, #12]
    44e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    44e6:	81b3      	strh	r3, [r6, #12]
    44e8:	e7b7      	b.n	445a <_vfprintf_r+0x24e>
    44ea:	4648      	mov	r0, r9
    44ec:	f002 fcf0 	bl	6ed0 <__sinit>
    44f0:	e6a1      	b.n	4236 <_vfprintf_r+0x2a>
    44f2:	980a      	ldr	r0, [sp, #40]	; 0x28
    44f4:	f24a 5c1c 	movw	ip, #42268	; 0xa51c
    44f8:	f2c0 0c00 	movt	ip, #0
    44fc:	9216      	str	r2, [sp, #88]	; 0x58
    44fe:	f010 0f20 	tst.w	r0, #32
    4502:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    4506:	f000 836e 	beq.w	4be6 <_vfprintf_r+0x9da>
    450a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    450c:	1dcb      	adds	r3, r1, #7
    450e:	f023 0307 	bic.w	r3, r3, #7
    4512:	f103 0208 	add.w	r2, r3, #8
    4516:	920b      	str	r2, [sp, #44]	; 0x2c
    4518:	e9d3 ab00 	ldrd	sl, fp, [r3]
    451c:	ea5a 020b 	orrs.w	r2, sl, fp
    4520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4522:	bf0c      	ite	eq
    4524:	2200      	moveq	r2, #0
    4526:	2201      	movne	r2, #1
    4528:	4213      	tst	r3, r2
    452a:	f040 866b 	bne.w	5204 <_vfprintf_r+0xff8>
    452e:	2302      	movs	r3, #2
    4530:	f04f 0100 	mov.w	r1, #0
    4534:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    4538:	2f00      	cmp	r7, #0
    453a:	bfa2      	ittt	ge
    453c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    4540:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    4544:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    4548:	2f00      	cmp	r7, #0
    454a:	bf18      	it	ne
    454c:	f042 0201 	orrne.w	r2, r2, #1
    4550:	2a00      	cmp	r2, #0
    4552:	f000 841e 	beq.w	4d92 <_vfprintf_r+0xb86>
    4556:	2b01      	cmp	r3, #1
    4558:	f000 85de 	beq.w	5118 <_vfprintf_r+0xf0c>
    455c:	2b02      	cmp	r3, #2
    455e:	f000 85c1 	beq.w	50e4 <_vfprintf_r+0xed8>
    4562:	9918      	ldr	r1, [sp, #96]	; 0x60
    4564:	9113      	str	r1, [sp, #76]	; 0x4c
    4566:	ea4f 08da 	mov.w	r8, sl, lsr #3
    456a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    456e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    4572:	f00a 0007 	and.w	r0, sl, #7
    4576:	46e3      	mov	fp, ip
    4578:	46c2      	mov	sl, r8
    457a:	3030      	adds	r0, #48	; 0x30
    457c:	ea5a 020b 	orrs.w	r2, sl, fp
    4580:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4584:	d1ef      	bne.n	4566 <_vfprintf_r+0x35a>
    4586:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    458a:	9113      	str	r1, [sp, #76]	; 0x4c
    458c:	f01c 0f01 	tst.w	ip, #1
    4590:	f040 868c 	bne.w	52ac <_vfprintf_r+0x10a0>
    4594:	9818      	ldr	r0, [sp, #96]	; 0x60
    4596:	1a40      	subs	r0, r0, r1
    4598:	9010      	str	r0, [sp, #64]	; 0x40
    459a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    459e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    45a0:	9717      	str	r7, [sp, #92]	; 0x5c
    45a2:	42ba      	cmp	r2, r7
    45a4:	bfb8      	it	lt
    45a6:	463a      	movlt	r2, r7
    45a8:	920c      	str	r2, [sp, #48]	; 0x30
    45aa:	b113      	cbz	r3, 45b2 <_vfprintf_r+0x3a6>
    45ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    45ae:	3201      	adds	r2, #1
    45b0:	920c      	str	r2, [sp, #48]	; 0x30
    45b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    45b4:	980a      	ldr	r0, [sp, #40]	; 0x28
    45b6:	f013 0302 	ands.w	r3, r3, #2
    45ba:	9315      	str	r3, [sp, #84]	; 0x54
    45bc:	bf1e      	ittt	ne
    45be:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    45c2:	f10c 0c02 	addne.w	ip, ip, #2
    45c6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    45ca:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    45ce:	9014      	str	r0, [sp, #80]	; 0x50
    45d0:	d14d      	bne.n	466e <_vfprintf_r+0x462>
    45d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    45d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    45d6:	1a8f      	subs	r7, r1, r2
    45d8:	2f00      	cmp	r7, #0
    45da:	dd48      	ble.n	466e <_vfprintf_r+0x462>
    45dc:	2f10      	cmp	r7, #16
    45de:	f24a 48d8 	movw	r8, #42200	; 0xa4d8
    45e2:	bfd8      	it	le
    45e4:	f2c0 0800 	movtle	r8, #0
    45e8:	dd30      	ble.n	464c <_vfprintf_r+0x440>
    45ea:	f2c0 0800 	movt	r8, #0
    45ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    45f2:	4643      	mov	r3, r8
    45f4:	f04f 0a10 	mov.w	sl, #16
    45f8:	46a8      	mov	r8, r5
    45fa:	f10b 0b0c 	add.w	fp, fp, #12
    45fe:	461d      	mov	r5, r3
    4600:	e002      	b.n	4608 <_vfprintf_r+0x3fc>
    4602:	3f10      	subs	r7, #16
    4604:	2f10      	cmp	r7, #16
    4606:	dd1e      	ble.n	4646 <_vfprintf_r+0x43a>
    4608:	f8c4 a004 	str.w	sl, [r4, #4]
    460c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4610:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4614:	3301      	adds	r3, #1
    4616:	6025      	str	r5, [r4, #0]
    4618:	3210      	adds	r2, #16
    461a:	2b07      	cmp	r3, #7
    461c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4620:	f104 0408 	add.w	r4, r4, #8
    4624:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4628:	ddeb      	ble.n	4602 <_vfprintf_r+0x3f6>
    462a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    462e:	4648      	mov	r0, r9
    4630:	4631      	mov	r1, r6
    4632:	465a      	mov	r2, fp
    4634:	3404      	adds	r4, #4
    4636:	f7ff fddb 	bl	41f0 <__sprint_r>
    463a:	2800      	cmp	r0, #0
    463c:	f47f af06 	bne.w	444c <_vfprintf_r+0x240>
    4640:	3f10      	subs	r7, #16
    4642:	2f10      	cmp	r7, #16
    4644:	dce0      	bgt.n	4608 <_vfprintf_r+0x3fc>
    4646:	462b      	mov	r3, r5
    4648:	4645      	mov	r5, r8
    464a:	4698      	mov	r8, r3
    464c:	6067      	str	r7, [r4, #4]
    464e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4652:	f8c4 8000 	str.w	r8, [r4]
    4656:	1c5a      	adds	r2, r3, #1
    4658:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    465c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4660:	19db      	adds	r3, r3, r7
    4662:	2a07      	cmp	r2, #7
    4664:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4668:	f300 858a 	bgt.w	5180 <_vfprintf_r+0xf74>
    466c:	3408      	adds	r4, #8
    466e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4672:	b19b      	cbz	r3, 469c <_vfprintf_r+0x490>
    4674:	2301      	movs	r3, #1
    4676:	6063      	str	r3, [r4, #4]
    4678:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    467c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4680:	3207      	adds	r2, #7
    4682:	6022      	str	r2, [r4, #0]
    4684:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4688:	3301      	adds	r3, #1
    468a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    468e:	3201      	adds	r2, #1
    4690:	2b07      	cmp	r3, #7
    4692:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4696:	f300 84b6 	bgt.w	5006 <_vfprintf_r+0xdfa>
    469a:	3408      	adds	r4, #8
    469c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    469e:	b19b      	cbz	r3, 46c8 <_vfprintf_r+0x4bc>
    46a0:	2302      	movs	r3, #2
    46a2:	6063      	str	r3, [r4, #4]
    46a4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    46a8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    46ac:	3204      	adds	r2, #4
    46ae:	6022      	str	r2, [r4, #0]
    46b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    46b4:	3301      	adds	r3, #1
    46b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    46ba:	3202      	adds	r2, #2
    46bc:	2b07      	cmp	r3, #7
    46be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    46c2:	f300 84af 	bgt.w	5024 <_vfprintf_r+0xe18>
    46c6:	3408      	adds	r4, #8
    46c8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    46cc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    46d0:	f000 8376 	beq.w	4dc0 <_vfprintf_r+0xbb4>
    46d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    46d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    46d8:	1a9f      	subs	r7, r3, r2
    46da:	2f00      	cmp	r7, #0
    46dc:	dd43      	ble.n	4766 <_vfprintf_r+0x55a>
    46de:	2f10      	cmp	r7, #16
    46e0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 5270 <_vfprintf_r+0x1064>
    46e4:	dd2e      	ble.n	4744 <_vfprintf_r+0x538>
    46e6:	4643      	mov	r3, r8
    46e8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    46ec:	46a8      	mov	r8, r5
    46ee:	f04f 0a10 	mov.w	sl, #16
    46f2:	f10b 0b0c 	add.w	fp, fp, #12
    46f6:	461d      	mov	r5, r3
    46f8:	e002      	b.n	4700 <_vfprintf_r+0x4f4>
    46fa:	3f10      	subs	r7, #16
    46fc:	2f10      	cmp	r7, #16
    46fe:	dd1e      	ble.n	473e <_vfprintf_r+0x532>
    4700:	f8c4 a004 	str.w	sl, [r4, #4]
    4704:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4708:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    470c:	3301      	adds	r3, #1
    470e:	6025      	str	r5, [r4, #0]
    4710:	3210      	adds	r2, #16
    4712:	2b07      	cmp	r3, #7
    4714:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4718:	f104 0408 	add.w	r4, r4, #8
    471c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4720:	ddeb      	ble.n	46fa <_vfprintf_r+0x4ee>
    4722:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4726:	4648      	mov	r0, r9
    4728:	4631      	mov	r1, r6
    472a:	465a      	mov	r2, fp
    472c:	3404      	adds	r4, #4
    472e:	f7ff fd5f 	bl	41f0 <__sprint_r>
    4732:	2800      	cmp	r0, #0
    4734:	f47f ae8a 	bne.w	444c <_vfprintf_r+0x240>
    4738:	3f10      	subs	r7, #16
    473a:	2f10      	cmp	r7, #16
    473c:	dce0      	bgt.n	4700 <_vfprintf_r+0x4f4>
    473e:	462b      	mov	r3, r5
    4740:	4645      	mov	r5, r8
    4742:	4698      	mov	r8, r3
    4744:	6067      	str	r7, [r4, #4]
    4746:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    474a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    474e:	3301      	adds	r3, #1
    4750:	f8c4 8000 	str.w	r8, [r4]
    4754:	19d2      	adds	r2, r2, r7
    4756:	2b07      	cmp	r3, #7
    4758:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    475c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4760:	f300 8442 	bgt.w	4fe8 <_vfprintf_r+0xddc>
    4764:	3408      	adds	r4, #8
    4766:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    476a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    476e:	f040 829d 	bne.w	4cac <_vfprintf_r+0xaa0>
    4772:	9810      	ldr	r0, [sp, #64]	; 0x40
    4774:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4776:	6060      	str	r0, [r4, #4]
    4778:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    477c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4780:	3301      	adds	r3, #1
    4782:	6021      	str	r1, [r4, #0]
    4784:	1812      	adds	r2, r2, r0
    4786:	2b07      	cmp	r3, #7
    4788:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    478c:	bfd8      	it	le
    478e:	f104 0308 	addle.w	r3, r4, #8
    4792:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4796:	f300 839b 	bgt.w	4ed0 <_vfprintf_r+0xcc4>
    479a:	990a      	ldr	r1, [sp, #40]	; 0x28
    479c:	f011 0f04 	tst.w	r1, #4
    47a0:	d055      	beq.n	484e <_vfprintf_r+0x642>
    47a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    47a4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    47a8:	ebcc 0702 	rsb	r7, ip, r2
    47ac:	2f00      	cmp	r7, #0
    47ae:	dd4e      	ble.n	484e <_vfprintf_r+0x642>
    47b0:	2f10      	cmp	r7, #16
    47b2:	f24a 48d8 	movw	r8, #42200	; 0xa4d8
    47b6:	bfd8      	it	le
    47b8:	f2c0 0800 	movtle	r8, #0
    47bc:	dd2e      	ble.n	481c <_vfprintf_r+0x610>
    47be:	f2c0 0800 	movt	r8, #0
    47c2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    47c6:	4642      	mov	r2, r8
    47c8:	2410      	movs	r4, #16
    47ca:	46a8      	mov	r8, r5
    47cc:	f10a 0a0c 	add.w	sl, sl, #12
    47d0:	4615      	mov	r5, r2
    47d2:	e002      	b.n	47da <_vfprintf_r+0x5ce>
    47d4:	3f10      	subs	r7, #16
    47d6:	2f10      	cmp	r7, #16
    47d8:	dd1d      	ble.n	4816 <_vfprintf_r+0x60a>
    47da:	605c      	str	r4, [r3, #4]
    47dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    47e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    47e4:	3201      	adds	r2, #1
    47e6:	601d      	str	r5, [r3, #0]
    47e8:	3110      	adds	r1, #16
    47ea:	2a07      	cmp	r2, #7
    47ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    47f0:	f103 0308 	add.w	r3, r3, #8
    47f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    47f8:	ddec      	ble.n	47d4 <_vfprintf_r+0x5c8>
    47fa:	4648      	mov	r0, r9
    47fc:	4631      	mov	r1, r6
    47fe:	4652      	mov	r2, sl
    4800:	f7ff fcf6 	bl	41f0 <__sprint_r>
    4804:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4808:	3304      	adds	r3, #4
    480a:	2800      	cmp	r0, #0
    480c:	f47f ae1e 	bne.w	444c <_vfprintf_r+0x240>
    4810:	3f10      	subs	r7, #16
    4812:	2f10      	cmp	r7, #16
    4814:	dce1      	bgt.n	47da <_vfprintf_r+0x5ce>
    4816:	462a      	mov	r2, r5
    4818:	4645      	mov	r5, r8
    481a:	4690      	mov	r8, r2
    481c:	605f      	str	r7, [r3, #4]
    481e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4822:	f8c3 8000 	str.w	r8, [r3]
    4826:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    482a:	3201      	adds	r2, #1
    482c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4830:	18fb      	adds	r3, r7, r3
    4832:	2a07      	cmp	r2, #7
    4834:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4838:	dd0b      	ble.n	4852 <_vfprintf_r+0x646>
    483a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    483e:	4648      	mov	r0, r9
    4840:	4631      	mov	r1, r6
    4842:	320c      	adds	r2, #12
    4844:	f7ff fcd4 	bl	41f0 <__sprint_r>
    4848:	2800      	cmp	r0, #0
    484a:	f47f adff 	bne.w	444c <_vfprintf_r+0x240>
    484e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4852:	9811      	ldr	r0, [sp, #68]	; 0x44
    4854:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4856:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4858:	428a      	cmp	r2, r1
    485a:	bfac      	ite	ge
    485c:	1880      	addge	r0, r0, r2
    485e:	1840      	addlt	r0, r0, r1
    4860:	9011      	str	r0, [sp, #68]	; 0x44
    4862:	2b00      	cmp	r3, #0
    4864:	f040 8342 	bne.w	4eec <_vfprintf_r+0xce0>
    4868:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    486c:	2300      	movs	r3, #0
    486e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    4872:	3404      	adds	r4, #4
    4874:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4878:	e530      	b.n	42dc <_vfprintf_r+0xd0>
    487a:	9216      	str	r2, [sp, #88]	; 0x58
    487c:	2a00      	cmp	r2, #0
    487e:	f43f addd 	beq.w	443c <_vfprintf_r+0x230>
    4882:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    4886:	2301      	movs	r3, #1
    4888:	f04f 0c00 	mov.w	ip, #0
    488c:	3004      	adds	r0, #4
    488e:	930c      	str	r3, [sp, #48]	; 0x30
    4890:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    4894:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4898:	9013      	str	r0, [sp, #76]	; 0x4c
    489a:	9310      	str	r3, [sp, #64]	; 0x40
    489c:	2100      	movs	r1, #0
    489e:	9117      	str	r1, [sp, #92]	; 0x5c
    48a0:	e687      	b.n	45b2 <_vfprintf_r+0x3a6>
    48a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    48a6:	2b00      	cmp	r3, #0
    48a8:	f040 852b 	bne.w	5302 <_vfprintf_r+0x10f6>
    48ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    48ae:	462b      	mov	r3, r5
    48b0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    48b4:	782a      	ldrb	r2, [r5, #0]
    48b6:	910b      	str	r1, [sp, #44]	; 0x2c
    48b8:	e553      	b.n	4362 <_vfprintf_r+0x156>
    48ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    48bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    48be:	f043 0301 	orr.w	r3, r3, #1
    48c2:	930a      	str	r3, [sp, #40]	; 0x28
    48c4:	462b      	mov	r3, r5
    48c6:	782a      	ldrb	r2, [r5, #0]
    48c8:	910b      	str	r1, [sp, #44]	; 0x2c
    48ca:	e54a      	b.n	4362 <_vfprintf_r+0x156>
    48cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    48ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    48d0:	6809      	ldr	r1, [r1, #0]
    48d2:	910f      	str	r1, [sp, #60]	; 0x3c
    48d4:	1d11      	adds	r1, r2, #4
    48d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    48d8:	2b00      	cmp	r3, #0
    48da:	f2c0 8780 	blt.w	57de <_vfprintf_r+0x15d2>
    48de:	782a      	ldrb	r2, [r5, #0]
    48e0:	462b      	mov	r3, r5
    48e2:	910b      	str	r1, [sp, #44]	; 0x2c
    48e4:	e53d      	b.n	4362 <_vfprintf_r+0x156>
    48e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    48e8:	462b      	mov	r3, r5
    48ea:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    48ee:	782a      	ldrb	r2, [r5, #0]
    48f0:	910b      	str	r1, [sp, #44]	; 0x2c
    48f2:	e536      	b.n	4362 <_vfprintf_r+0x156>
    48f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    48f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    48f8:	f043 0304 	orr.w	r3, r3, #4
    48fc:	930a      	str	r3, [sp, #40]	; 0x28
    48fe:	462b      	mov	r3, r5
    4900:	782a      	ldrb	r2, [r5, #0]
    4902:	910b      	str	r1, [sp, #44]	; 0x2c
    4904:	e52d      	b.n	4362 <_vfprintf_r+0x156>
    4906:	462b      	mov	r3, r5
    4908:	f813 2b01 	ldrb.w	r2, [r3], #1
    490c:	2a2a      	cmp	r2, #42	; 0x2a
    490e:	f001 80cd 	beq.w	5aac <_vfprintf_r+0x18a0>
    4912:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4916:	2909      	cmp	r1, #9
    4918:	f201 8037 	bhi.w	598a <_vfprintf_r+0x177e>
    491c:	3502      	adds	r5, #2
    491e:	2700      	movs	r7, #0
    4920:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4924:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    4928:	462b      	mov	r3, r5
    492a:	3501      	adds	r5, #1
    492c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    4930:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4934:	2909      	cmp	r1, #9
    4936:	d9f3      	bls.n	4920 <_vfprintf_r+0x714>
    4938:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    493c:	461d      	mov	r5, r3
    493e:	e511      	b.n	4364 <_vfprintf_r+0x158>
    4940:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4942:	462b      	mov	r3, r5
    4944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4946:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    494a:	920a      	str	r2, [sp, #40]	; 0x28
    494c:	782a      	ldrb	r2, [r5, #0]
    494e:	910b      	str	r1, [sp, #44]	; 0x2c
    4950:	e507      	b.n	4362 <_vfprintf_r+0x156>
    4952:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4956:	f04f 0800 	mov.w	r8, #0
    495a:	462b      	mov	r3, r5
    495c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4960:	f813 2b01 	ldrb.w	r2, [r3], #1
    4964:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    4968:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    496c:	461d      	mov	r5, r3
    496e:	2909      	cmp	r1, #9
    4970:	d9f3      	bls.n	495a <_vfprintf_r+0x74e>
    4972:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    4976:	461d      	mov	r5, r3
    4978:	e4f4      	b.n	4364 <_vfprintf_r+0x158>
    497a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    497c:	9216      	str	r2, [sp, #88]	; 0x58
    497e:	f043 0310 	orr.w	r3, r3, #16
    4982:	930a      	str	r3, [sp, #40]	; 0x28
    4984:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4988:	f01c 0f20 	tst.w	ip, #32
    498c:	f000 815d 	beq.w	4c4a <_vfprintf_r+0xa3e>
    4990:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4992:	1dc3      	adds	r3, r0, #7
    4994:	f023 0307 	bic.w	r3, r3, #7
    4998:	f103 0108 	add.w	r1, r3, #8
    499c:	910b      	str	r1, [sp, #44]	; 0x2c
    499e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    49a2:	f1ba 0f00 	cmp.w	sl, #0
    49a6:	f17b 0200 	sbcs.w	r2, fp, #0
    49aa:	f2c0 849b 	blt.w	52e4 <_vfprintf_r+0x10d8>
    49ae:	ea5a 030b 	orrs.w	r3, sl, fp
    49b2:	f04f 0301 	mov.w	r3, #1
    49b6:	bf0c      	ite	eq
    49b8:	2200      	moveq	r2, #0
    49ba:	2201      	movne	r2, #1
    49bc:	e5bc      	b.n	4538 <_vfprintf_r+0x32c>
    49be:	980a      	ldr	r0, [sp, #40]	; 0x28
    49c0:	9216      	str	r2, [sp, #88]	; 0x58
    49c2:	f010 0f08 	tst.w	r0, #8
    49c6:	f000 84ed 	beq.w	53a4 <_vfprintf_r+0x1198>
    49ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    49cc:	1dcb      	adds	r3, r1, #7
    49ce:	f023 0307 	bic.w	r3, r3, #7
    49d2:	f103 0208 	add.w	r2, r3, #8
    49d6:	920b      	str	r2, [sp, #44]	; 0x2c
    49d8:	f8d3 8004 	ldr.w	r8, [r3, #4]
    49dc:	f8d3 a000 	ldr.w	sl, [r3]
    49e0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    49e4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    49e8:	4650      	mov	r0, sl
    49ea:	4641      	mov	r1, r8
    49ec:	f004 f930 	bl	8c50 <__isinfd>
    49f0:	4683      	mov	fp, r0
    49f2:	2800      	cmp	r0, #0
    49f4:	f000 8599 	beq.w	552a <_vfprintf_r+0x131e>
    49f8:	4650      	mov	r0, sl
    49fa:	2200      	movs	r2, #0
    49fc:	2300      	movs	r3, #0
    49fe:	4641      	mov	r1, r8
    4a00:	f005 f8f6 	bl	9bf0 <__aeabi_dcmplt>
    4a04:	2800      	cmp	r0, #0
    4a06:	f040 850b 	bne.w	5420 <_vfprintf_r+0x1214>
    4a0a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4a0e:	f24a 5110 	movw	r1, #42256	; 0xa510
    4a12:	f24a 520c 	movw	r2, #42252	; 0xa50c
    4a16:	9816      	ldr	r0, [sp, #88]	; 0x58
    4a18:	f2c0 0100 	movt	r1, #0
    4a1c:	f2c0 0200 	movt	r2, #0
    4a20:	f04f 0c03 	mov.w	ip, #3
    4a24:	2847      	cmp	r0, #71	; 0x47
    4a26:	bfd8      	it	le
    4a28:	4611      	movle	r1, r2
    4a2a:	9113      	str	r1, [sp, #76]	; 0x4c
    4a2c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a2e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4a32:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    4a36:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4a3a:	910a      	str	r1, [sp, #40]	; 0x28
    4a3c:	f04f 0c00 	mov.w	ip, #0
    4a40:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    4a44:	e5b1      	b.n	45aa <_vfprintf_r+0x39e>
    4a46:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4a4a:	f043 0308 	orr.w	r3, r3, #8
    4a4e:	930a      	str	r3, [sp, #40]	; 0x28
    4a50:	462b      	mov	r3, r5
    4a52:	782a      	ldrb	r2, [r5, #0]
    4a54:	910b      	str	r1, [sp, #44]	; 0x2c
    4a56:	e484      	b.n	4362 <_vfprintf_r+0x156>
    4a58:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a5a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    4a5e:	910a      	str	r1, [sp, #40]	; 0x28
    4a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4a62:	e73c      	b.n	48de <_vfprintf_r+0x6d2>
    4a64:	782a      	ldrb	r2, [r5, #0]
    4a66:	2a6c      	cmp	r2, #108	; 0x6c
    4a68:	f000 8555 	beq.w	5516 <_vfprintf_r+0x130a>
    4a6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4a70:	910b      	str	r1, [sp, #44]	; 0x2c
    4a72:	f043 0310 	orr.w	r3, r3, #16
    4a76:	930a      	str	r3, [sp, #40]	; 0x28
    4a78:	462b      	mov	r3, r5
    4a7a:	e472      	b.n	4362 <_vfprintf_r+0x156>
    4a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a7e:	f012 0f20 	tst.w	r2, #32
    4a82:	f000 8482 	beq.w	538a <_vfprintf_r+0x117e>
    4a86:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4a88:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4a8a:	6803      	ldr	r3, [r0, #0]
    4a8c:	4610      	mov	r0, r2
    4a8e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4a92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4a94:	e9c3 0100 	strd	r0, r1, [r3]
    4a98:	f102 0a04 	add.w	sl, r2, #4
    4a9c:	e41e      	b.n	42dc <_vfprintf_r+0xd0>
    4a9e:	9216      	str	r2, [sp, #88]	; 0x58
    4aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4aa2:	f012 0320 	ands.w	r3, r2, #32
    4aa6:	f000 80ef 	beq.w	4c88 <_vfprintf_r+0xa7c>
    4aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4aac:	1dda      	adds	r2, r3, #7
    4aae:	2300      	movs	r3, #0
    4ab0:	f022 0207 	bic.w	r2, r2, #7
    4ab4:	f102 0c08 	add.w	ip, r2, #8
    4ab8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4abc:	e9d2 ab00 	ldrd	sl, fp, [r2]
    4ac0:	ea5a 000b 	orrs.w	r0, sl, fp
    4ac4:	bf0c      	ite	eq
    4ac6:	2200      	moveq	r2, #0
    4ac8:	2201      	movne	r2, #1
    4aca:	e531      	b.n	4530 <_vfprintf_r+0x324>
    4acc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4ace:	2178      	movs	r1, #120	; 0x78
    4ad0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4ad4:	9116      	str	r1, [sp, #88]	; 0x58
    4ad6:	6803      	ldr	r3, [r0, #0]
    4ad8:	f24a 501c 	movw	r0, #42268	; 0xa51c
    4adc:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    4ae0:	2130      	movs	r1, #48	; 0x30
    4ae2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4ae6:	f04c 0c02 	orr.w	ip, ip, #2
    4aea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4aec:	1e1a      	subs	r2, r3, #0
    4aee:	bf18      	it	ne
    4af0:	2201      	movne	r2, #1
    4af2:	f2c0 0000 	movt	r0, #0
    4af6:	469a      	mov	sl, r3
    4af8:	f04f 0b00 	mov.w	fp, #0
    4afc:	3104      	adds	r1, #4
    4afe:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4b02:	9019      	str	r0, [sp, #100]	; 0x64
    4b04:	2302      	movs	r3, #2
    4b06:	910b      	str	r1, [sp, #44]	; 0x2c
    4b08:	e512      	b.n	4530 <_vfprintf_r+0x324>
    4b0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4b0c:	9216      	str	r2, [sp, #88]	; 0x58
    4b0e:	f04f 0200 	mov.w	r2, #0
    4b12:	1d18      	adds	r0, r3, #4
    4b14:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    4b18:	681b      	ldr	r3, [r3, #0]
    4b1a:	900b      	str	r0, [sp, #44]	; 0x2c
    4b1c:	9313      	str	r3, [sp, #76]	; 0x4c
    4b1e:	2b00      	cmp	r3, #0
    4b20:	f000 86c6 	beq.w	58b0 <_vfprintf_r+0x16a4>
    4b24:	2f00      	cmp	r7, #0
    4b26:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4b28:	f2c0 868f 	blt.w	584a <_vfprintf_r+0x163e>
    4b2c:	2100      	movs	r1, #0
    4b2e:	463a      	mov	r2, r7
    4b30:	f003 f8a6 	bl	7c80 <memchr>
    4b34:	4603      	mov	r3, r0
    4b36:	2800      	cmp	r0, #0
    4b38:	f000 86f5 	beq.w	5926 <_vfprintf_r+0x171a>
    4b3c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4b3e:	1a1b      	subs	r3, r3, r0
    4b40:	9310      	str	r3, [sp, #64]	; 0x40
    4b42:	42bb      	cmp	r3, r7
    4b44:	f340 85be 	ble.w	56c4 <_vfprintf_r+0x14b8>
    4b48:	9710      	str	r7, [sp, #64]	; 0x40
    4b4a:	2100      	movs	r1, #0
    4b4c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    4b50:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4b54:	970c      	str	r7, [sp, #48]	; 0x30
    4b56:	9117      	str	r1, [sp, #92]	; 0x5c
    4b58:	e527      	b.n	45aa <_vfprintf_r+0x39e>
    4b5a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4b5e:	9216      	str	r2, [sp, #88]	; 0x58
    4b60:	f01c 0f20 	tst.w	ip, #32
    4b64:	d023      	beq.n	4bae <_vfprintf_r+0x9a2>
    4b66:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4b68:	2301      	movs	r3, #1
    4b6a:	1dc2      	adds	r2, r0, #7
    4b6c:	f022 0207 	bic.w	r2, r2, #7
    4b70:	f102 0108 	add.w	r1, r2, #8
    4b74:	910b      	str	r1, [sp, #44]	; 0x2c
    4b76:	e9d2 ab00 	ldrd	sl, fp, [r2]
    4b7a:	ea5a 020b 	orrs.w	r2, sl, fp
    4b7e:	bf0c      	ite	eq
    4b80:	2200      	moveq	r2, #0
    4b82:	2201      	movne	r2, #1
    4b84:	e4d4      	b.n	4530 <_vfprintf_r+0x324>
    4b86:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b88:	462b      	mov	r3, r5
    4b8a:	f041 0120 	orr.w	r1, r1, #32
    4b8e:	910a      	str	r1, [sp, #40]	; 0x28
    4b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b92:	782a      	ldrb	r2, [r5, #0]
    4b94:	910b      	str	r1, [sp, #44]	; 0x2c
    4b96:	f7ff bbe4 	b.w	4362 <_vfprintf_r+0x156>
    4b9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4b9c:	9216      	str	r2, [sp, #88]	; 0x58
    4b9e:	f043 0310 	orr.w	r3, r3, #16
    4ba2:	930a      	str	r3, [sp, #40]	; 0x28
    4ba4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4ba8:	f01c 0f20 	tst.w	ip, #32
    4bac:	d1db      	bne.n	4b66 <_vfprintf_r+0x95a>
    4bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4bb0:	f013 0f10 	tst.w	r3, #16
    4bb4:	f000 83d5 	beq.w	5362 <_vfprintf_r+0x1156>
    4bb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4bba:	2301      	movs	r3, #1
    4bbc:	1d02      	adds	r2, r0, #4
    4bbe:	920b      	str	r2, [sp, #44]	; 0x2c
    4bc0:	6801      	ldr	r1, [r0, #0]
    4bc2:	1e0a      	subs	r2, r1, #0
    4bc4:	bf18      	it	ne
    4bc6:	2201      	movne	r2, #1
    4bc8:	468a      	mov	sl, r1
    4bca:	f04f 0b00 	mov.w	fp, #0
    4bce:	e4af      	b.n	4530 <_vfprintf_r+0x324>
    4bd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    4bd2:	9216      	str	r2, [sp, #88]	; 0x58
    4bd4:	f24a 42f8 	movw	r2, #42232	; 0xa4f8
    4bd8:	f010 0f20 	tst.w	r0, #32
    4bdc:	f2c0 0200 	movt	r2, #0
    4be0:	9219      	str	r2, [sp, #100]	; 0x64
    4be2:	f47f ac92 	bne.w	450a <_vfprintf_r+0x2fe>
    4be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4be8:	f013 0f10 	tst.w	r3, #16
    4bec:	f040 831a 	bne.w	5224 <_vfprintf_r+0x1018>
    4bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4bf2:	f012 0f40 	tst.w	r2, #64	; 0x40
    4bf6:	f000 8315 	beq.w	5224 <_vfprintf_r+0x1018>
    4bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4bfc:	f103 0c04 	add.w	ip, r3, #4
    4c00:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4c04:	f8b3 a000 	ldrh.w	sl, [r3]
    4c08:	46d2      	mov	sl, sl
    4c0a:	f04f 0b00 	mov.w	fp, #0
    4c0e:	e485      	b.n	451c <_vfprintf_r+0x310>
    4c10:	9216      	str	r2, [sp, #88]	; 0x58
    4c12:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    4c16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4c18:	f04f 0c01 	mov.w	ip, #1
    4c1c:	f04f 0000 	mov.w	r0, #0
    4c20:	3104      	adds	r1, #4
    4c22:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4c26:	6813      	ldr	r3, [r2, #0]
    4c28:	3204      	adds	r2, #4
    4c2a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    4c2e:	920b      	str	r2, [sp, #44]	; 0x2c
    4c30:	9113      	str	r1, [sp, #76]	; 0x4c
    4c32:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4c36:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    4c3a:	e62f      	b.n	489c <_vfprintf_r+0x690>
    4c3c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4c40:	9216      	str	r2, [sp, #88]	; 0x58
    4c42:	f01c 0f20 	tst.w	ip, #32
    4c46:	f47f aea3 	bne.w	4990 <_vfprintf_r+0x784>
    4c4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4c4c:	f012 0f10 	tst.w	r2, #16
    4c50:	f040 82f1 	bne.w	5236 <_vfprintf_r+0x102a>
    4c54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4c56:	f012 0f40 	tst.w	r2, #64	; 0x40
    4c5a:	f000 82ec 	beq.w	5236 <_vfprintf_r+0x102a>
    4c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4c60:	f103 0c04 	add.w	ip, r3, #4
    4c64:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4c68:	f9b3 a000 	ldrsh.w	sl, [r3]
    4c6c:	46d2      	mov	sl, sl
    4c6e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4c72:	e696      	b.n	49a2 <_vfprintf_r+0x796>
    4c74:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c76:	9216      	str	r2, [sp, #88]	; 0x58
    4c78:	f041 0110 	orr.w	r1, r1, #16
    4c7c:	910a      	str	r1, [sp, #40]	; 0x28
    4c7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4c80:	f012 0320 	ands.w	r3, r2, #32
    4c84:	f47f af11 	bne.w	4aaa <_vfprintf_r+0x89e>
    4c88:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c8a:	f011 0210 	ands.w	r2, r1, #16
    4c8e:	f000 8354 	beq.w	533a <_vfprintf_r+0x112e>
    4c92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4c94:	f102 0c04 	add.w	ip, r2, #4
    4c98:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4c9c:	6811      	ldr	r1, [r2, #0]
    4c9e:	1e0a      	subs	r2, r1, #0
    4ca0:	bf18      	it	ne
    4ca2:	2201      	movne	r2, #1
    4ca4:	468a      	mov	sl, r1
    4ca6:	f04f 0b00 	mov.w	fp, #0
    4caa:	e441      	b.n	4530 <_vfprintf_r+0x324>
    4cac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4cae:	2a65      	cmp	r2, #101	; 0x65
    4cb0:	f340 8128 	ble.w	4f04 <_vfprintf_r+0xcf8>
    4cb4:	9812      	ldr	r0, [sp, #72]	; 0x48
    4cb6:	2200      	movs	r2, #0
    4cb8:	2300      	movs	r3, #0
    4cba:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4cbc:	f004 ff8e 	bl	9bdc <__aeabi_dcmpeq>
    4cc0:	2800      	cmp	r0, #0
    4cc2:	f000 81be 	beq.w	5042 <_vfprintf_r+0xe36>
    4cc6:	2301      	movs	r3, #1
    4cc8:	6063      	str	r3, [r4, #4]
    4cca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4cce:	f24a 5338 	movw	r3, #42296	; 0xa538
    4cd2:	f2c0 0300 	movt	r3, #0
    4cd6:	6023      	str	r3, [r4, #0]
    4cd8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4cdc:	3201      	adds	r2, #1
    4cde:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4ce2:	3301      	adds	r3, #1
    4ce4:	2a07      	cmp	r2, #7
    4ce6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4cea:	bfd8      	it	le
    4cec:	f104 0308 	addle.w	r3, r4, #8
    4cf0:	f300 839b 	bgt.w	542a <_vfprintf_r+0x121e>
    4cf4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4cf8:	981a      	ldr	r0, [sp, #104]	; 0x68
    4cfa:	4282      	cmp	r2, r0
    4cfc:	db04      	blt.n	4d08 <_vfprintf_r+0xafc>
    4cfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d00:	f011 0f01 	tst.w	r1, #1
    4d04:	f43f ad49 	beq.w	479a <_vfprintf_r+0x58e>
    4d08:	2201      	movs	r2, #1
    4d0a:	605a      	str	r2, [r3, #4]
    4d0c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4d10:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4d14:	3201      	adds	r2, #1
    4d16:	981d      	ldr	r0, [sp, #116]	; 0x74
    4d18:	3101      	adds	r1, #1
    4d1a:	2a07      	cmp	r2, #7
    4d1c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4d20:	6018      	str	r0, [r3, #0]
    4d22:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4d26:	f300 855f 	bgt.w	57e8 <_vfprintf_r+0x15dc>
    4d2a:	3308      	adds	r3, #8
    4d2c:	991a      	ldr	r1, [sp, #104]	; 0x68
    4d2e:	1e4f      	subs	r7, r1, #1
    4d30:	2f00      	cmp	r7, #0
    4d32:	f77f ad32 	ble.w	479a <_vfprintf_r+0x58e>
    4d36:	2f10      	cmp	r7, #16
    4d38:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 5270 <_vfprintf_r+0x1064>
    4d3c:	f340 82ea 	ble.w	5314 <_vfprintf_r+0x1108>
    4d40:	4642      	mov	r2, r8
    4d42:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4d46:	46a8      	mov	r8, r5
    4d48:	2410      	movs	r4, #16
    4d4a:	f10a 0a0c 	add.w	sl, sl, #12
    4d4e:	4615      	mov	r5, r2
    4d50:	e003      	b.n	4d5a <_vfprintf_r+0xb4e>
    4d52:	3f10      	subs	r7, #16
    4d54:	2f10      	cmp	r7, #16
    4d56:	f340 82da 	ble.w	530e <_vfprintf_r+0x1102>
    4d5a:	605c      	str	r4, [r3, #4]
    4d5c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4d60:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4d64:	3201      	adds	r2, #1
    4d66:	601d      	str	r5, [r3, #0]
    4d68:	3110      	adds	r1, #16
    4d6a:	2a07      	cmp	r2, #7
    4d6c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4d70:	f103 0308 	add.w	r3, r3, #8
    4d74:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4d78:	ddeb      	ble.n	4d52 <_vfprintf_r+0xb46>
    4d7a:	4648      	mov	r0, r9
    4d7c:	4631      	mov	r1, r6
    4d7e:	4652      	mov	r2, sl
    4d80:	f7ff fa36 	bl	41f0 <__sprint_r>
    4d84:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4d88:	3304      	adds	r3, #4
    4d8a:	2800      	cmp	r0, #0
    4d8c:	d0e1      	beq.n	4d52 <_vfprintf_r+0xb46>
    4d8e:	f7ff bb5d 	b.w	444c <_vfprintf_r+0x240>
    4d92:	b97b      	cbnz	r3, 4db4 <_vfprintf_r+0xba8>
    4d94:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d96:	f011 0f01 	tst.w	r1, #1
    4d9a:	d00b      	beq.n	4db4 <_vfprintf_r+0xba8>
    4d9c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    4da0:	2330      	movs	r3, #48	; 0x30
    4da2:	3204      	adds	r2, #4
    4da4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    4da8:	3227      	adds	r2, #39	; 0x27
    4daa:	2301      	movs	r3, #1
    4dac:	9213      	str	r2, [sp, #76]	; 0x4c
    4dae:	9310      	str	r3, [sp, #64]	; 0x40
    4db0:	f7ff bbf3 	b.w	459a <_vfprintf_r+0x38e>
    4db4:	9818      	ldr	r0, [sp, #96]	; 0x60
    4db6:	2100      	movs	r1, #0
    4db8:	9110      	str	r1, [sp, #64]	; 0x40
    4dba:	9013      	str	r0, [sp, #76]	; 0x4c
    4dbc:	f7ff bbed 	b.w	459a <_vfprintf_r+0x38e>
    4dc0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4dc2:	990c      	ldr	r1, [sp, #48]	; 0x30
    4dc4:	1a47      	subs	r7, r0, r1
    4dc6:	2f00      	cmp	r7, #0
    4dc8:	f77f ac84 	ble.w	46d4 <_vfprintf_r+0x4c8>
    4dcc:	2f10      	cmp	r7, #16
    4dce:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 5270 <_vfprintf_r+0x1064>
    4dd2:	dd2e      	ble.n	4e32 <_vfprintf_r+0xc26>
    4dd4:	4643      	mov	r3, r8
    4dd6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4dda:	46a8      	mov	r8, r5
    4ddc:	f04f 0a10 	mov.w	sl, #16
    4de0:	f10b 0b0c 	add.w	fp, fp, #12
    4de4:	461d      	mov	r5, r3
    4de6:	e002      	b.n	4dee <_vfprintf_r+0xbe2>
    4de8:	3f10      	subs	r7, #16
    4dea:	2f10      	cmp	r7, #16
    4dec:	dd1e      	ble.n	4e2c <_vfprintf_r+0xc20>
    4dee:	f8c4 a004 	str.w	sl, [r4, #4]
    4df2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4df6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4dfa:	3301      	adds	r3, #1
    4dfc:	6025      	str	r5, [r4, #0]
    4dfe:	3210      	adds	r2, #16
    4e00:	2b07      	cmp	r3, #7
    4e02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4e06:	f104 0408 	add.w	r4, r4, #8
    4e0a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e0e:	ddeb      	ble.n	4de8 <_vfprintf_r+0xbdc>
    4e10:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4e14:	4648      	mov	r0, r9
    4e16:	4631      	mov	r1, r6
    4e18:	465a      	mov	r2, fp
    4e1a:	3404      	adds	r4, #4
    4e1c:	f7ff f9e8 	bl	41f0 <__sprint_r>
    4e20:	2800      	cmp	r0, #0
    4e22:	f47f ab13 	bne.w	444c <_vfprintf_r+0x240>
    4e26:	3f10      	subs	r7, #16
    4e28:	2f10      	cmp	r7, #16
    4e2a:	dce0      	bgt.n	4dee <_vfprintf_r+0xbe2>
    4e2c:	462b      	mov	r3, r5
    4e2e:	4645      	mov	r5, r8
    4e30:	4698      	mov	r8, r3
    4e32:	6067      	str	r7, [r4, #4]
    4e34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4e38:	f8c4 8000 	str.w	r8, [r4]
    4e3c:	1c5a      	adds	r2, r3, #1
    4e3e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4e42:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4e46:	19db      	adds	r3, r3, r7
    4e48:	2a07      	cmp	r2, #7
    4e4a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4e4e:	f300 823a 	bgt.w	52c6 <_vfprintf_r+0x10ba>
    4e52:	3408      	adds	r4, #8
    4e54:	e43e      	b.n	46d4 <_vfprintf_r+0x4c8>
    4e56:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4e58:	6063      	str	r3, [r4, #4]
    4e5a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4e5e:	6021      	str	r1, [r4, #0]
    4e60:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4e64:	3201      	adds	r2, #1
    4e66:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4e6a:	18cb      	adds	r3, r1, r3
    4e6c:	2a07      	cmp	r2, #7
    4e6e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4e72:	f300 8549 	bgt.w	5908 <_vfprintf_r+0x16fc>
    4e76:	3408      	adds	r4, #8
    4e78:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    4e7a:	2301      	movs	r3, #1
    4e7c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    4e80:	6063      	str	r3, [r4, #4]
    4e82:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4e86:	6022      	str	r2, [r4, #0]
    4e88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4e8c:	3301      	adds	r3, #1
    4e8e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e92:	3201      	adds	r2, #1
    4e94:	2b07      	cmp	r3, #7
    4e96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4e9a:	bfd8      	it	le
    4e9c:	f104 0308 	addle.w	r3, r4, #8
    4ea0:	f300 8523 	bgt.w	58ea <_vfprintf_r+0x16de>
    4ea4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4ea6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4eaa:	19c7      	adds	r7, r0, r7
    4eac:	981a      	ldr	r0, [sp, #104]	; 0x68
    4eae:	601f      	str	r7, [r3, #0]
    4eb0:	1a81      	subs	r1, r0, r2
    4eb2:	6059      	str	r1, [r3, #4]
    4eb4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4eb8:	1a8a      	subs	r2, r1, r2
    4eba:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    4ebe:	1812      	adds	r2, r2, r0
    4ec0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4ec4:	3101      	adds	r1, #1
    4ec6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    4eca:	2907      	cmp	r1, #7
    4ecc:	f340 8232 	ble.w	5334 <_vfprintf_r+0x1128>
    4ed0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ed4:	4648      	mov	r0, r9
    4ed6:	4631      	mov	r1, r6
    4ed8:	320c      	adds	r2, #12
    4eda:	f7ff f989 	bl	41f0 <__sprint_r>
    4ede:	2800      	cmp	r0, #0
    4ee0:	f47f aab4 	bne.w	444c <_vfprintf_r+0x240>
    4ee4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4ee8:	3304      	adds	r3, #4
    4eea:	e456      	b.n	479a <_vfprintf_r+0x58e>
    4eec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ef0:	4648      	mov	r0, r9
    4ef2:	4631      	mov	r1, r6
    4ef4:	320c      	adds	r2, #12
    4ef6:	f7ff f97b 	bl	41f0 <__sprint_r>
    4efa:	2800      	cmp	r0, #0
    4efc:	f43f acb4 	beq.w	4868 <_vfprintf_r+0x65c>
    4f00:	f7ff baa4 	b.w	444c <_vfprintf_r+0x240>
    4f04:	991a      	ldr	r1, [sp, #104]	; 0x68
    4f06:	2901      	cmp	r1, #1
    4f08:	dd4c      	ble.n	4fa4 <_vfprintf_r+0xd98>
    4f0a:	2301      	movs	r3, #1
    4f0c:	6063      	str	r3, [r4, #4]
    4f0e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4f12:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4f16:	3301      	adds	r3, #1
    4f18:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4f1a:	3201      	adds	r2, #1
    4f1c:	2b07      	cmp	r3, #7
    4f1e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4f22:	6020      	str	r0, [r4, #0]
    4f24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4f28:	f300 81b2 	bgt.w	5290 <_vfprintf_r+0x1084>
    4f2c:	3408      	adds	r4, #8
    4f2e:	2301      	movs	r3, #1
    4f30:	6063      	str	r3, [r4, #4]
    4f32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4f36:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4f3a:	3301      	adds	r3, #1
    4f3c:	991d      	ldr	r1, [sp, #116]	; 0x74
    4f3e:	3201      	adds	r2, #1
    4f40:	2b07      	cmp	r3, #7
    4f42:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4f46:	6021      	str	r1, [r4, #0]
    4f48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4f4c:	f300 8192 	bgt.w	5274 <_vfprintf_r+0x1068>
    4f50:	3408      	adds	r4, #8
    4f52:	9812      	ldr	r0, [sp, #72]	; 0x48
    4f54:	2200      	movs	r2, #0
    4f56:	2300      	movs	r3, #0
    4f58:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4f5a:	f004 fe3f 	bl	9bdc <__aeabi_dcmpeq>
    4f5e:	2800      	cmp	r0, #0
    4f60:	f040 811d 	bne.w	519e <_vfprintf_r+0xf92>
    4f64:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4f66:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4f68:	1e5a      	subs	r2, r3, #1
    4f6a:	6062      	str	r2, [r4, #4]
    4f6c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4f70:	1c41      	adds	r1, r0, #1
    4f72:	6021      	str	r1, [r4, #0]
    4f74:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4f78:	3301      	adds	r3, #1
    4f7a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4f7e:	188a      	adds	r2, r1, r2
    4f80:	2b07      	cmp	r3, #7
    4f82:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4f86:	dc21      	bgt.n	4fcc <_vfprintf_r+0xdc0>
    4f88:	3408      	adds	r4, #8
    4f8a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    4f8c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    4f90:	981c      	ldr	r0, [sp, #112]	; 0x70
    4f92:	6022      	str	r2, [r4, #0]
    4f94:	6063      	str	r3, [r4, #4]
    4f96:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4f9a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4f9e:	3301      	adds	r3, #1
    4fa0:	f7ff bbf0 	b.w	4784 <_vfprintf_r+0x578>
    4fa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4fa6:	f012 0f01 	tst.w	r2, #1
    4faa:	d1ae      	bne.n	4f0a <_vfprintf_r+0xcfe>
    4fac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4fae:	2301      	movs	r3, #1
    4fb0:	6063      	str	r3, [r4, #4]
    4fb2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4fb6:	6022      	str	r2, [r4, #0]
    4fb8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4fbc:	3301      	adds	r3, #1
    4fbe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4fc2:	3201      	adds	r2, #1
    4fc4:	2b07      	cmp	r3, #7
    4fc6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4fca:	dddd      	ble.n	4f88 <_vfprintf_r+0xd7c>
    4fcc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4fd0:	4648      	mov	r0, r9
    4fd2:	4631      	mov	r1, r6
    4fd4:	320c      	adds	r2, #12
    4fd6:	f7ff f90b 	bl	41f0 <__sprint_r>
    4fda:	2800      	cmp	r0, #0
    4fdc:	f47f aa36 	bne.w	444c <_vfprintf_r+0x240>
    4fe0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4fe4:	3404      	adds	r4, #4
    4fe6:	e7d0      	b.n	4f8a <_vfprintf_r+0xd7e>
    4fe8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4fec:	4648      	mov	r0, r9
    4fee:	4631      	mov	r1, r6
    4ff0:	320c      	adds	r2, #12
    4ff2:	f7ff f8fd 	bl	41f0 <__sprint_r>
    4ff6:	2800      	cmp	r0, #0
    4ff8:	f47f aa28 	bne.w	444c <_vfprintf_r+0x240>
    4ffc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5000:	3404      	adds	r4, #4
    5002:	f7ff bbb0 	b.w	4766 <_vfprintf_r+0x55a>
    5006:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    500a:	4648      	mov	r0, r9
    500c:	4631      	mov	r1, r6
    500e:	320c      	adds	r2, #12
    5010:	f7ff f8ee 	bl	41f0 <__sprint_r>
    5014:	2800      	cmp	r0, #0
    5016:	f47f aa19 	bne.w	444c <_vfprintf_r+0x240>
    501a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    501e:	3404      	adds	r4, #4
    5020:	f7ff bb3c 	b.w	469c <_vfprintf_r+0x490>
    5024:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5028:	4648      	mov	r0, r9
    502a:	4631      	mov	r1, r6
    502c:	320c      	adds	r2, #12
    502e:	f7ff f8df 	bl	41f0 <__sprint_r>
    5032:	2800      	cmp	r0, #0
    5034:	f47f aa0a 	bne.w	444c <_vfprintf_r+0x240>
    5038:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    503c:	3404      	adds	r4, #4
    503e:	f7ff bb43 	b.w	46c8 <_vfprintf_r+0x4bc>
    5042:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5046:	2b00      	cmp	r3, #0
    5048:	f340 81fd 	ble.w	5446 <_vfprintf_r+0x123a>
    504c:	991a      	ldr	r1, [sp, #104]	; 0x68
    504e:	428b      	cmp	r3, r1
    5050:	f6ff af01 	blt.w	4e56 <_vfprintf_r+0xc4a>
    5054:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5056:	6061      	str	r1, [r4, #4]
    5058:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    505c:	6022      	str	r2, [r4, #0]
    505e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5062:	3301      	adds	r3, #1
    5064:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5068:	1852      	adds	r2, r2, r1
    506a:	2b07      	cmp	r3, #7
    506c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5070:	bfd8      	it	le
    5072:	f104 0308 	addle.w	r3, r4, #8
    5076:	f300 8429 	bgt.w	58cc <_vfprintf_r+0x16c0>
    507a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    507e:	981a      	ldr	r0, [sp, #104]	; 0x68
    5080:	1a24      	subs	r4, r4, r0
    5082:	2c00      	cmp	r4, #0
    5084:	f340 81b3 	ble.w	53ee <_vfprintf_r+0x11e2>
    5088:	2c10      	cmp	r4, #16
    508a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 5270 <_vfprintf_r+0x1064>
    508e:	f340 819d 	ble.w	53cc <_vfprintf_r+0x11c0>
    5092:	4642      	mov	r2, r8
    5094:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5098:	46a8      	mov	r8, r5
    509a:	2710      	movs	r7, #16
    509c:	f10a 0a0c 	add.w	sl, sl, #12
    50a0:	4615      	mov	r5, r2
    50a2:	e003      	b.n	50ac <_vfprintf_r+0xea0>
    50a4:	3c10      	subs	r4, #16
    50a6:	2c10      	cmp	r4, #16
    50a8:	f340 818d 	ble.w	53c6 <_vfprintf_r+0x11ba>
    50ac:	605f      	str	r7, [r3, #4]
    50ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    50b2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    50b6:	3201      	adds	r2, #1
    50b8:	601d      	str	r5, [r3, #0]
    50ba:	3110      	adds	r1, #16
    50bc:	2a07      	cmp	r2, #7
    50be:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    50c2:	f103 0308 	add.w	r3, r3, #8
    50c6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    50ca:	ddeb      	ble.n	50a4 <_vfprintf_r+0xe98>
    50cc:	4648      	mov	r0, r9
    50ce:	4631      	mov	r1, r6
    50d0:	4652      	mov	r2, sl
    50d2:	f7ff f88d 	bl	41f0 <__sprint_r>
    50d6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    50da:	3304      	adds	r3, #4
    50dc:	2800      	cmp	r0, #0
    50de:	d0e1      	beq.n	50a4 <_vfprintf_r+0xe98>
    50e0:	f7ff b9b4 	b.w	444c <_vfprintf_r+0x240>
    50e4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    50e6:	9819      	ldr	r0, [sp, #100]	; 0x64
    50e8:	4613      	mov	r3, r2
    50ea:	9213      	str	r2, [sp, #76]	; 0x4c
    50ec:	f00a 020f 	and.w	r2, sl, #15
    50f0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    50f4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    50f8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    50fc:	5c82      	ldrb	r2, [r0, r2]
    50fe:	468a      	mov	sl, r1
    5100:	46e3      	mov	fp, ip
    5102:	ea5a 0c0b 	orrs.w	ip, sl, fp
    5106:	f803 2d01 	strb.w	r2, [r3, #-1]!
    510a:	d1ef      	bne.n	50ec <_vfprintf_r+0xee0>
    510c:	9818      	ldr	r0, [sp, #96]	; 0x60
    510e:	9313      	str	r3, [sp, #76]	; 0x4c
    5110:	1ac0      	subs	r0, r0, r3
    5112:	9010      	str	r0, [sp, #64]	; 0x40
    5114:	f7ff ba41 	b.w	459a <_vfprintf_r+0x38e>
    5118:	2209      	movs	r2, #9
    511a:	2300      	movs	r3, #0
    511c:	4552      	cmp	r2, sl
    511e:	eb73 000b 	sbcs.w	r0, r3, fp
    5122:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    5126:	d21f      	bcs.n	5168 <_vfprintf_r+0xf5c>
    5128:	4623      	mov	r3, r4
    512a:	4644      	mov	r4, r8
    512c:	46b8      	mov	r8, r7
    512e:	461f      	mov	r7, r3
    5130:	4650      	mov	r0, sl
    5132:	4659      	mov	r1, fp
    5134:	220a      	movs	r2, #10
    5136:	2300      	movs	r3, #0
    5138:	f004 fdaa 	bl	9c90 <__aeabi_uldivmod>
    513c:	2300      	movs	r3, #0
    513e:	4650      	mov	r0, sl
    5140:	4659      	mov	r1, fp
    5142:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    5146:	220a      	movs	r2, #10
    5148:	f804 cd01 	strb.w	ip, [r4, #-1]!
    514c:	f004 fda0 	bl	9c90 <__aeabi_uldivmod>
    5150:	2209      	movs	r2, #9
    5152:	2300      	movs	r3, #0
    5154:	4682      	mov	sl, r0
    5156:	468b      	mov	fp, r1
    5158:	4552      	cmp	r2, sl
    515a:	eb73 030b 	sbcs.w	r3, r3, fp
    515e:	d3e7      	bcc.n	5130 <_vfprintf_r+0xf24>
    5160:	463b      	mov	r3, r7
    5162:	4647      	mov	r7, r8
    5164:	46a0      	mov	r8, r4
    5166:	461c      	mov	r4, r3
    5168:	f108 30ff 	add.w	r0, r8, #4294967295
    516c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    5170:	9013      	str	r0, [sp, #76]	; 0x4c
    5172:	f808 ac01 	strb.w	sl, [r8, #-1]
    5176:	9918      	ldr	r1, [sp, #96]	; 0x60
    5178:	1a09      	subs	r1, r1, r0
    517a:	9110      	str	r1, [sp, #64]	; 0x40
    517c:	f7ff ba0d 	b.w	459a <_vfprintf_r+0x38e>
    5180:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5184:	4648      	mov	r0, r9
    5186:	4631      	mov	r1, r6
    5188:	320c      	adds	r2, #12
    518a:	f7ff f831 	bl	41f0 <__sprint_r>
    518e:	2800      	cmp	r0, #0
    5190:	f47f a95c 	bne.w	444c <_vfprintf_r+0x240>
    5194:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5198:	3404      	adds	r4, #4
    519a:	f7ff ba68 	b.w	466e <_vfprintf_r+0x462>
    519e:	991a      	ldr	r1, [sp, #104]	; 0x68
    51a0:	1e4f      	subs	r7, r1, #1
    51a2:	2f00      	cmp	r7, #0
    51a4:	f77f aef1 	ble.w	4f8a <_vfprintf_r+0xd7e>
    51a8:	2f10      	cmp	r7, #16
    51aa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 5270 <_vfprintf_r+0x1064>
    51ae:	dd4e      	ble.n	524e <_vfprintf_r+0x1042>
    51b0:	4643      	mov	r3, r8
    51b2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    51b6:	46a8      	mov	r8, r5
    51b8:	f04f 0a10 	mov.w	sl, #16
    51bc:	f10b 0b0c 	add.w	fp, fp, #12
    51c0:	461d      	mov	r5, r3
    51c2:	e002      	b.n	51ca <_vfprintf_r+0xfbe>
    51c4:	3f10      	subs	r7, #16
    51c6:	2f10      	cmp	r7, #16
    51c8:	dd3e      	ble.n	5248 <_vfprintf_r+0x103c>
    51ca:	f8c4 a004 	str.w	sl, [r4, #4]
    51ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    51d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    51d6:	3301      	adds	r3, #1
    51d8:	6025      	str	r5, [r4, #0]
    51da:	3210      	adds	r2, #16
    51dc:	2b07      	cmp	r3, #7
    51de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    51e2:	f104 0408 	add.w	r4, r4, #8
    51e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51ea:	ddeb      	ble.n	51c4 <_vfprintf_r+0xfb8>
    51ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    51f0:	4648      	mov	r0, r9
    51f2:	4631      	mov	r1, r6
    51f4:	465a      	mov	r2, fp
    51f6:	3404      	adds	r4, #4
    51f8:	f7fe fffa 	bl	41f0 <__sprint_r>
    51fc:	2800      	cmp	r0, #0
    51fe:	d0e1      	beq.n	51c4 <_vfprintf_r+0xfb8>
    5200:	f7ff b924 	b.w	444c <_vfprintf_r+0x240>
    5204:	9816      	ldr	r0, [sp, #88]	; 0x58
    5206:	2130      	movs	r1, #48	; 0x30
    5208:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    520c:	2201      	movs	r2, #1
    520e:	2302      	movs	r3, #2
    5210:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    5214:	f04c 0c02 	orr.w	ip, ip, #2
    5218:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    521c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    5220:	f7ff b986 	b.w	4530 <_vfprintf_r+0x324>
    5224:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5226:	1d01      	adds	r1, r0, #4
    5228:	6803      	ldr	r3, [r0, #0]
    522a:	910b      	str	r1, [sp, #44]	; 0x2c
    522c:	469a      	mov	sl, r3
    522e:	f04f 0b00 	mov.w	fp, #0
    5232:	f7ff b973 	b.w	451c <_vfprintf_r+0x310>
    5236:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5238:	1d01      	adds	r1, r0, #4
    523a:	6803      	ldr	r3, [r0, #0]
    523c:	910b      	str	r1, [sp, #44]	; 0x2c
    523e:	469a      	mov	sl, r3
    5240:	ea4f 7bea 	mov.w	fp, sl, asr #31
    5244:	f7ff bbad 	b.w	49a2 <_vfprintf_r+0x796>
    5248:	462b      	mov	r3, r5
    524a:	4645      	mov	r5, r8
    524c:	4698      	mov	r8, r3
    524e:	6067      	str	r7, [r4, #4]
    5250:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5254:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5258:	3301      	adds	r3, #1
    525a:	f8c4 8000 	str.w	r8, [r4]
    525e:	19d2      	adds	r2, r2, r7
    5260:	2b07      	cmp	r3, #7
    5262:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5266:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    526a:	f77f ae8d 	ble.w	4f88 <_vfprintf_r+0xd7c>
    526e:	e6ad      	b.n	4fcc <_vfprintf_r+0xdc0>
    5270:	0000a4e8 	.word	0x0000a4e8
    5274:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5278:	4648      	mov	r0, r9
    527a:	4631      	mov	r1, r6
    527c:	320c      	adds	r2, #12
    527e:	f7fe ffb7 	bl	41f0 <__sprint_r>
    5282:	2800      	cmp	r0, #0
    5284:	f47f a8e2 	bne.w	444c <_vfprintf_r+0x240>
    5288:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    528c:	3404      	adds	r4, #4
    528e:	e660      	b.n	4f52 <_vfprintf_r+0xd46>
    5290:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5294:	4648      	mov	r0, r9
    5296:	4631      	mov	r1, r6
    5298:	320c      	adds	r2, #12
    529a:	f7fe ffa9 	bl	41f0 <__sprint_r>
    529e:	2800      	cmp	r0, #0
    52a0:	f47f a8d4 	bne.w	444c <_vfprintf_r+0x240>
    52a4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    52a8:	3404      	adds	r4, #4
    52aa:	e640      	b.n	4f2e <_vfprintf_r+0xd22>
    52ac:	2830      	cmp	r0, #48	; 0x30
    52ae:	f000 82ec 	beq.w	588a <_vfprintf_r+0x167e>
    52b2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    52b4:	2330      	movs	r3, #48	; 0x30
    52b6:	f800 3d01 	strb.w	r3, [r0, #-1]!
    52ba:	9918      	ldr	r1, [sp, #96]	; 0x60
    52bc:	9013      	str	r0, [sp, #76]	; 0x4c
    52be:	1a09      	subs	r1, r1, r0
    52c0:	9110      	str	r1, [sp, #64]	; 0x40
    52c2:	f7ff b96a 	b.w	459a <_vfprintf_r+0x38e>
    52c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    52ca:	4648      	mov	r0, r9
    52cc:	4631      	mov	r1, r6
    52ce:	320c      	adds	r2, #12
    52d0:	f7fe ff8e 	bl	41f0 <__sprint_r>
    52d4:	2800      	cmp	r0, #0
    52d6:	f47f a8b9 	bne.w	444c <_vfprintf_r+0x240>
    52da:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    52de:	3404      	adds	r4, #4
    52e0:	f7ff b9f8 	b.w	46d4 <_vfprintf_r+0x4c8>
    52e4:	f1da 0a00 	rsbs	sl, sl, #0
    52e8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    52ec:	232d      	movs	r3, #45	; 0x2d
    52ee:	ea5a 0c0b 	orrs.w	ip, sl, fp
    52f2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    52f6:	bf0c      	ite	eq
    52f8:	2200      	moveq	r2, #0
    52fa:	2201      	movne	r2, #1
    52fc:	2301      	movs	r3, #1
    52fe:	f7ff b91b 	b.w	4538 <_vfprintf_r+0x32c>
    5302:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5304:	462b      	mov	r3, r5
    5306:	782a      	ldrb	r2, [r5, #0]
    5308:	910b      	str	r1, [sp, #44]	; 0x2c
    530a:	f7ff b82a 	b.w	4362 <_vfprintf_r+0x156>
    530e:	462a      	mov	r2, r5
    5310:	4645      	mov	r5, r8
    5312:	4690      	mov	r8, r2
    5314:	605f      	str	r7, [r3, #4]
    5316:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    531a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    531e:	3201      	adds	r2, #1
    5320:	f8c3 8000 	str.w	r8, [r3]
    5324:	19c9      	adds	r1, r1, r7
    5326:	2a07      	cmp	r2, #7
    5328:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    532c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5330:	f73f adce 	bgt.w	4ed0 <_vfprintf_r+0xcc4>
    5334:	3308      	adds	r3, #8
    5336:	f7ff ba30 	b.w	479a <_vfprintf_r+0x58e>
    533a:	980a      	ldr	r0, [sp, #40]	; 0x28
    533c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    5340:	f000 81ed 	beq.w	571e <_vfprintf_r+0x1512>
    5344:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5346:	4613      	mov	r3, r2
    5348:	1d0a      	adds	r2, r1, #4
    534a:	920b      	str	r2, [sp, #44]	; 0x2c
    534c:	f8b1 a000 	ldrh.w	sl, [r1]
    5350:	f1ba 0200 	subs.w	r2, sl, #0
    5354:	bf18      	it	ne
    5356:	2201      	movne	r2, #1
    5358:	46d2      	mov	sl, sl
    535a:	f04f 0b00 	mov.w	fp, #0
    535e:	f7ff b8e7 	b.w	4530 <_vfprintf_r+0x324>
    5362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5364:	f013 0f40 	tst.w	r3, #64	; 0x40
    5368:	f000 81cc 	beq.w	5704 <_vfprintf_r+0x14f8>
    536c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    536e:	2301      	movs	r3, #1
    5370:	1d01      	adds	r1, r0, #4
    5372:	910b      	str	r1, [sp, #44]	; 0x2c
    5374:	f8b0 a000 	ldrh.w	sl, [r0]
    5378:	f1ba 0200 	subs.w	r2, sl, #0
    537c:	bf18      	it	ne
    537e:	2201      	movne	r2, #1
    5380:	46d2      	mov	sl, sl
    5382:	f04f 0b00 	mov.w	fp, #0
    5386:	f7ff b8d3 	b.w	4530 <_vfprintf_r+0x324>
    538a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    538c:	f013 0f10 	tst.w	r3, #16
    5390:	f000 81a4 	beq.w	56dc <_vfprintf_r+0x14d0>
    5394:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5396:	9911      	ldr	r1, [sp, #68]	; 0x44
    5398:	f100 0a04 	add.w	sl, r0, #4
    539c:	6803      	ldr	r3, [r0, #0]
    539e:	6019      	str	r1, [r3, #0]
    53a0:	f7fe bf9c 	b.w	42dc <_vfprintf_r+0xd0>
    53a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    53a6:	1dc3      	adds	r3, r0, #7
    53a8:	f023 0307 	bic.w	r3, r3, #7
    53ac:	f103 0108 	add.w	r1, r3, #8
    53b0:	910b      	str	r1, [sp, #44]	; 0x2c
    53b2:	f8d3 8004 	ldr.w	r8, [r3, #4]
    53b6:	f8d3 a000 	ldr.w	sl, [r3]
    53ba:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    53be:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    53c2:	f7ff bb11 	b.w	49e8 <_vfprintf_r+0x7dc>
    53c6:	462a      	mov	r2, r5
    53c8:	4645      	mov	r5, r8
    53ca:	4690      	mov	r8, r2
    53cc:	605c      	str	r4, [r3, #4]
    53ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    53d2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    53d6:	3201      	adds	r2, #1
    53d8:	f8c3 8000 	str.w	r8, [r3]
    53dc:	1909      	adds	r1, r1, r4
    53de:	2a07      	cmp	r2, #7
    53e0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    53e4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    53e8:	f300 82ea 	bgt.w	59c0 <_vfprintf_r+0x17b4>
    53ec:	3308      	adds	r3, #8
    53ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    53f0:	f011 0f01 	tst.w	r1, #1
    53f4:	f43f a9d1 	beq.w	479a <_vfprintf_r+0x58e>
    53f8:	2201      	movs	r2, #1
    53fa:	605a      	str	r2, [r3, #4]
    53fc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5400:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5404:	3201      	adds	r2, #1
    5406:	981d      	ldr	r0, [sp, #116]	; 0x74
    5408:	3101      	adds	r1, #1
    540a:	2a07      	cmp	r2, #7
    540c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5410:	6018      	str	r0, [r3, #0]
    5412:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5416:	f73f ad5b 	bgt.w	4ed0 <_vfprintf_r+0xcc4>
    541a:	3308      	adds	r3, #8
    541c:	f7ff b9bd 	b.w	479a <_vfprintf_r+0x58e>
    5420:	232d      	movs	r3, #45	; 0x2d
    5422:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5426:	f7ff baf2 	b.w	4a0e <_vfprintf_r+0x802>
    542a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    542e:	4648      	mov	r0, r9
    5430:	4631      	mov	r1, r6
    5432:	320c      	adds	r2, #12
    5434:	f7fe fedc 	bl	41f0 <__sprint_r>
    5438:	2800      	cmp	r0, #0
    543a:	f47f a807 	bne.w	444c <_vfprintf_r+0x240>
    543e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5442:	3304      	adds	r3, #4
    5444:	e456      	b.n	4cf4 <_vfprintf_r+0xae8>
    5446:	2301      	movs	r3, #1
    5448:	6063      	str	r3, [r4, #4]
    544a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    544e:	f24a 5338 	movw	r3, #42296	; 0xa538
    5452:	f2c0 0300 	movt	r3, #0
    5456:	6023      	str	r3, [r4, #0]
    5458:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    545c:	3201      	adds	r2, #1
    545e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5462:	3301      	adds	r3, #1
    5464:	2a07      	cmp	r2, #7
    5466:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    546a:	bfd8      	it	le
    546c:	f104 0308 	addle.w	r3, r4, #8
    5470:	f300 8187 	bgt.w	5782 <_vfprintf_r+0x1576>
    5474:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5478:	b93a      	cbnz	r2, 548a <_vfprintf_r+0x127e>
    547a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    547c:	b92a      	cbnz	r2, 548a <_vfprintf_r+0x127e>
    547e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5482:	f01c 0f01 	tst.w	ip, #1
    5486:	f43f a988 	beq.w	479a <_vfprintf_r+0x58e>
    548a:	2201      	movs	r2, #1
    548c:	605a      	str	r2, [r3, #4]
    548e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5492:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5496:	3201      	adds	r2, #1
    5498:	981d      	ldr	r0, [sp, #116]	; 0x74
    549a:	3101      	adds	r1, #1
    549c:	2a07      	cmp	r2, #7
    549e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    54a2:	6018      	str	r0, [r3, #0]
    54a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    54a8:	f300 8179 	bgt.w	579e <_vfprintf_r+0x1592>
    54ac:	3308      	adds	r3, #8
    54ae:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    54b2:	427f      	negs	r7, r7
    54b4:	2f00      	cmp	r7, #0
    54b6:	f340 81b3 	ble.w	5820 <_vfprintf_r+0x1614>
    54ba:	2f10      	cmp	r7, #16
    54bc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 5b10 <_vfprintf_r+0x1904>
    54c0:	f340 81d2 	ble.w	5868 <_vfprintf_r+0x165c>
    54c4:	4642      	mov	r2, r8
    54c6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    54ca:	46a8      	mov	r8, r5
    54cc:	2410      	movs	r4, #16
    54ce:	f10a 0a0c 	add.w	sl, sl, #12
    54d2:	4615      	mov	r5, r2
    54d4:	e003      	b.n	54de <_vfprintf_r+0x12d2>
    54d6:	3f10      	subs	r7, #16
    54d8:	2f10      	cmp	r7, #16
    54da:	f340 81c2 	ble.w	5862 <_vfprintf_r+0x1656>
    54de:	605c      	str	r4, [r3, #4]
    54e0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    54e4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    54e8:	3201      	adds	r2, #1
    54ea:	601d      	str	r5, [r3, #0]
    54ec:	3110      	adds	r1, #16
    54ee:	2a07      	cmp	r2, #7
    54f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    54f4:	f103 0308 	add.w	r3, r3, #8
    54f8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    54fc:	ddeb      	ble.n	54d6 <_vfprintf_r+0x12ca>
    54fe:	4648      	mov	r0, r9
    5500:	4631      	mov	r1, r6
    5502:	4652      	mov	r2, sl
    5504:	f7fe fe74 	bl	41f0 <__sprint_r>
    5508:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    550c:	3304      	adds	r3, #4
    550e:	2800      	cmp	r0, #0
    5510:	d0e1      	beq.n	54d6 <_vfprintf_r+0x12ca>
    5512:	f7fe bf9b 	b.w	444c <_vfprintf_r+0x240>
    5516:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5518:	1c6b      	adds	r3, r5, #1
    551a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    551c:	f042 0220 	orr.w	r2, r2, #32
    5520:	920a      	str	r2, [sp, #40]	; 0x28
    5522:	786a      	ldrb	r2, [r5, #1]
    5524:	910b      	str	r1, [sp, #44]	; 0x2c
    5526:	f7fe bf1c 	b.w	4362 <_vfprintf_r+0x156>
    552a:	4650      	mov	r0, sl
    552c:	4641      	mov	r1, r8
    552e:	f003 fba1 	bl	8c74 <__isnand>
    5532:	2800      	cmp	r0, #0
    5534:	f040 80ff 	bne.w	5736 <_vfprintf_r+0x152a>
    5538:	f1b7 3fff 	cmp.w	r7, #4294967295
    553c:	f000 8251 	beq.w	59e2 <_vfprintf_r+0x17d6>
    5540:	9816      	ldr	r0, [sp, #88]	; 0x58
    5542:	2867      	cmp	r0, #103	; 0x67
    5544:	bf14      	ite	ne
    5546:	2300      	movne	r3, #0
    5548:	2301      	moveq	r3, #1
    554a:	2847      	cmp	r0, #71	; 0x47
    554c:	bf08      	it	eq
    554e:	f043 0301 	orreq.w	r3, r3, #1
    5552:	b113      	cbz	r3, 555a <_vfprintf_r+0x134e>
    5554:	2f00      	cmp	r7, #0
    5556:	bf08      	it	eq
    5558:	2701      	moveq	r7, #1
    555a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    555e:	4643      	mov	r3, r8
    5560:	4652      	mov	r2, sl
    5562:	990a      	ldr	r1, [sp, #40]	; 0x28
    5564:	e9c0 2300 	strd	r2, r3, [r0]
    5568:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    556c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    5570:	910a      	str	r1, [sp, #40]	; 0x28
    5572:	2b00      	cmp	r3, #0
    5574:	f2c0 8264 	blt.w	5a40 <_vfprintf_r+0x1834>
    5578:	2100      	movs	r1, #0
    557a:	9117      	str	r1, [sp, #92]	; 0x5c
    557c:	9816      	ldr	r0, [sp, #88]	; 0x58
    557e:	2866      	cmp	r0, #102	; 0x66
    5580:	bf14      	ite	ne
    5582:	2300      	movne	r3, #0
    5584:	2301      	moveq	r3, #1
    5586:	2846      	cmp	r0, #70	; 0x46
    5588:	bf08      	it	eq
    558a:	f043 0301 	orreq.w	r3, r3, #1
    558e:	9310      	str	r3, [sp, #64]	; 0x40
    5590:	2b00      	cmp	r3, #0
    5592:	f000 81d1 	beq.w	5938 <_vfprintf_r+0x172c>
    5596:	46bc      	mov	ip, r7
    5598:	2303      	movs	r3, #3
    559a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    559e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    55a2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    55a6:	4648      	mov	r0, r9
    55a8:	9300      	str	r3, [sp, #0]
    55aa:	9102      	str	r1, [sp, #8]
    55ac:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    55b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    55b4:	310c      	adds	r1, #12
    55b6:	f8cd c004 	str.w	ip, [sp, #4]
    55ba:	9103      	str	r1, [sp, #12]
    55bc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    55c0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    55c4:	9104      	str	r1, [sp, #16]
    55c6:	f000 fbc7 	bl	5d58 <_dtoa_r>
    55ca:	9a16      	ldr	r2, [sp, #88]	; 0x58
    55cc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    55d0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    55d4:	bf18      	it	ne
    55d6:	2301      	movne	r3, #1
    55d8:	2a47      	cmp	r2, #71	; 0x47
    55da:	bf0c      	ite	eq
    55dc:	2300      	moveq	r3, #0
    55de:	f003 0301 	andne.w	r3, r3, #1
    55e2:	9013      	str	r0, [sp, #76]	; 0x4c
    55e4:	b933      	cbnz	r3, 55f4 <_vfprintf_r+0x13e8>
    55e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    55e8:	f013 0f01 	tst.w	r3, #1
    55ec:	bf08      	it	eq
    55ee:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    55f2:	d016      	beq.n	5622 <_vfprintf_r+0x1416>
    55f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    55f6:	9910      	ldr	r1, [sp, #64]	; 0x40
    55f8:	eb00 0b0c 	add.w	fp, r0, ip
    55fc:	b131      	cbz	r1, 560c <_vfprintf_r+0x1400>
    55fe:	7803      	ldrb	r3, [r0, #0]
    5600:	2b30      	cmp	r3, #48	; 0x30
    5602:	f000 80da 	beq.w	57ba <_vfprintf_r+0x15ae>
    5606:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    560a:	449b      	add	fp, r3
    560c:	4650      	mov	r0, sl
    560e:	2200      	movs	r2, #0
    5610:	2300      	movs	r3, #0
    5612:	4641      	mov	r1, r8
    5614:	f004 fae2 	bl	9bdc <__aeabi_dcmpeq>
    5618:	2800      	cmp	r0, #0
    561a:	f000 81c2 	beq.w	59a2 <_vfprintf_r+0x1796>
    561e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    5622:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5624:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5626:	2a67      	cmp	r2, #103	; 0x67
    5628:	bf14      	ite	ne
    562a:	2300      	movne	r3, #0
    562c:	2301      	moveq	r3, #1
    562e:	2a47      	cmp	r2, #71	; 0x47
    5630:	bf08      	it	eq
    5632:	f043 0301 	orreq.w	r3, r3, #1
    5636:	ebc0 000b 	rsb	r0, r0, fp
    563a:	901a      	str	r0, [sp, #104]	; 0x68
    563c:	2b00      	cmp	r3, #0
    563e:	f000 818a 	beq.w	5956 <_vfprintf_r+0x174a>
    5642:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    5646:	f111 0f03 	cmn.w	r1, #3
    564a:	9110      	str	r1, [sp, #64]	; 0x40
    564c:	db02      	blt.n	5654 <_vfprintf_r+0x1448>
    564e:	428f      	cmp	r7, r1
    5650:	f280 818c 	bge.w	596c <_vfprintf_r+0x1760>
    5654:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5656:	3a02      	subs	r2, #2
    5658:	9216      	str	r2, [sp, #88]	; 0x58
    565a:	9910      	ldr	r1, [sp, #64]	; 0x40
    565c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    565e:	1e4b      	subs	r3, r1, #1
    5660:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5664:	2b00      	cmp	r3, #0
    5666:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    566a:	f2c0 8234 	blt.w	5ad6 <_vfprintf_r+0x18ca>
    566e:	222b      	movs	r2, #43	; 0x2b
    5670:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5674:	2b09      	cmp	r3, #9
    5676:	f300 81b6 	bgt.w	59e6 <_vfprintf_r+0x17da>
    567a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    567e:	3330      	adds	r3, #48	; 0x30
    5680:	3204      	adds	r2, #4
    5682:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    5686:	2330      	movs	r3, #48	; 0x30
    5688:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    568c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5690:	981a      	ldr	r0, [sp, #104]	; 0x68
    5692:	991a      	ldr	r1, [sp, #104]	; 0x68
    5694:	1ad3      	subs	r3, r2, r3
    5696:	1818      	adds	r0, r3, r0
    5698:	931c      	str	r3, [sp, #112]	; 0x70
    569a:	2901      	cmp	r1, #1
    569c:	9010      	str	r0, [sp, #64]	; 0x40
    569e:	f340 8210 	ble.w	5ac2 <_vfprintf_r+0x18b6>
    56a2:	9810      	ldr	r0, [sp, #64]	; 0x40
    56a4:	3001      	adds	r0, #1
    56a6:	9010      	str	r0, [sp, #64]	; 0x40
    56a8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    56ac:	910c      	str	r1, [sp, #48]	; 0x30
    56ae:	9817      	ldr	r0, [sp, #92]	; 0x5c
    56b0:	2800      	cmp	r0, #0
    56b2:	f000 816e 	beq.w	5992 <_vfprintf_r+0x1786>
    56b6:	232d      	movs	r3, #45	; 0x2d
    56b8:	2100      	movs	r1, #0
    56ba:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    56be:	9117      	str	r1, [sp, #92]	; 0x5c
    56c0:	f7fe bf74 	b.w	45ac <_vfprintf_r+0x3a0>
    56c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    56c6:	f04f 0c00 	mov.w	ip, #0
    56ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    56ce:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    56d2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    56d6:	920c      	str	r2, [sp, #48]	; 0x30
    56d8:	f7fe bf67 	b.w	45aa <_vfprintf_r+0x39e>
    56dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    56de:	f012 0f40 	tst.w	r2, #64	; 0x40
    56e2:	bf17      	itett	ne
    56e4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    56e6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    56e8:	9911      	ldrne	r1, [sp, #68]	; 0x44
    56ea:	f100 0a04 	addne.w	sl, r0, #4
    56ee:	bf11      	iteee	ne
    56f0:	6803      	ldrne	r3, [r0, #0]
    56f2:	f102 0a04 	addeq.w	sl, r2, #4
    56f6:	6813      	ldreq	r3, [r2, #0]
    56f8:	9811      	ldreq	r0, [sp, #68]	; 0x44
    56fa:	bf14      	ite	ne
    56fc:	8019      	strhne	r1, [r3, #0]
    56fe:	6018      	streq	r0, [r3, #0]
    5700:	f7fe bdec 	b.w	42dc <_vfprintf_r+0xd0>
    5704:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5706:	1d13      	adds	r3, r2, #4
    5708:	930b      	str	r3, [sp, #44]	; 0x2c
    570a:	6811      	ldr	r1, [r2, #0]
    570c:	2301      	movs	r3, #1
    570e:	1e0a      	subs	r2, r1, #0
    5710:	bf18      	it	ne
    5712:	2201      	movne	r2, #1
    5714:	468a      	mov	sl, r1
    5716:	f04f 0b00 	mov.w	fp, #0
    571a:	f7fe bf09 	b.w	4530 <_vfprintf_r+0x324>
    571e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5720:	1d02      	adds	r2, r0, #4
    5722:	920b      	str	r2, [sp, #44]	; 0x2c
    5724:	6801      	ldr	r1, [r0, #0]
    5726:	1e0a      	subs	r2, r1, #0
    5728:	bf18      	it	ne
    572a:	2201      	movne	r2, #1
    572c:	468a      	mov	sl, r1
    572e:	f04f 0b00 	mov.w	fp, #0
    5732:	f7fe befd 	b.w	4530 <_vfprintf_r+0x324>
    5736:	f24a 5218 	movw	r2, #42264	; 0xa518
    573a:	f24a 5314 	movw	r3, #42260	; 0xa514
    573e:	9916      	ldr	r1, [sp, #88]	; 0x58
    5740:	f2c0 0300 	movt	r3, #0
    5744:	f2c0 0200 	movt	r2, #0
    5748:	2003      	movs	r0, #3
    574a:	2947      	cmp	r1, #71	; 0x47
    574c:	bfd8      	it	le
    574e:	461a      	movle	r2, r3
    5750:	9213      	str	r2, [sp, #76]	; 0x4c
    5752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5754:	900c      	str	r0, [sp, #48]	; 0x30
    5756:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    575a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    575e:	920a      	str	r2, [sp, #40]	; 0x28
    5760:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5764:	9010      	str	r0, [sp, #64]	; 0x40
    5766:	f7fe bf20 	b.w	45aa <_vfprintf_r+0x39e>
    576a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    576e:	4648      	mov	r0, r9
    5770:	4631      	mov	r1, r6
    5772:	320c      	adds	r2, #12
    5774:	f7fe fd3c 	bl	41f0 <__sprint_r>
    5778:	2800      	cmp	r0, #0
    577a:	f47e ae67 	bne.w	444c <_vfprintf_r+0x240>
    577e:	f7fe be62 	b.w	4446 <_vfprintf_r+0x23a>
    5782:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5786:	4648      	mov	r0, r9
    5788:	4631      	mov	r1, r6
    578a:	320c      	adds	r2, #12
    578c:	f7fe fd30 	bl	41f0 <__sprint_r>
    5790:	2800      	cmp	r0, #0
    5792:	f47e ae5b 	bne.w	444c <_vfprintf_r+0x240>
    5796:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    579a:	3304      	adds	r3, #4
    579c:	e66a      	b.n	5474 <_vfprintf_r+0x1268>
    579e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    57a2:	4648      	mov	r0, r9
    57a4:	4631      	mov	r1, r6
    57a6:	320c      	adds	r2, #12
    57a8:	f7fe fd22 	bl	41f0 <__sprint_r>
    57ac:	2800      	cmp	r0, #0
    57ae:	f47e ae4d 	bne.w	444c <_vfprintf_r+0x240>
    57b2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    57b6:	3304      	adds	r3, #4
    57b8:	e679      	b.n	54ae <_vfprintf_r+0x12a2>
    57ba:	4650      	mov	r0, sl
    57bc:	2200      	movs	r2, #0
    57be:	2300      	movs	r3, #0
    57c0:	4641      	mov	r1, r8
    57c2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    57c6:	f004 fa09 	bl	9bdc <__aeabi_dcmpeq>
    57ca:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    57ce:	2800      	cmp	r0, #0
    57d0:	f47f af19 	bne.w	5606 <_vfprintf_r+0x13fa>
    57d4:	f1cc 0301 	rsb	r3, ip, #1
    57d8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    57dc:	e715      	b.n	560a <_vfprintf_r+0x13fe>
    57de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    57e0:	4252      	negs	r2, r2
    57e2:	920f      	str	r2, [sp, #60]	; 0x3c
    57e4:	f7ff b887 	b.w	48f6 <_vfprintf_r+0x6ea>
    57e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    57ec:	4648      	mov	r0, r9
    57ee:	4631      	mov	r1, r6
    57f0:	320c      	adds	r2, #12
    57f2:	f7fe fcfd 	bl	41f0 <__sprint_r>
    57f6:	2800      	cmp	r0, #0
    57f8:	f47e ae28 	bne.w	444c <_vfprintf_r+0x240>
    57fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5800:	3304      	adds	r3, #4
    5802:	f7ff ba93 	b.w	4d2c <_vfprintf_r+0xb20>
    5806:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    580a:	4648      	mov	r0, r9
    580c:	4631      	mov	r1, r6
    580e:	320c      	adds	r2, #12
    5810:	f7fe fcee 	bl	41f0 <__sprint_r>
    5814:	2800      	cmp	r0, #0
    5816:	f47e ae19 	bne.w	444c <_vfprintf_r+0x240>
    581a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    581e:	3304      	adds	r3, #4
    5820:	991a      	ldr	r1, [sp, #104]	; 0x68
    5822:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5824:	6059      	str	r1, [r3, #4]
    5826:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    582a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    582e:	6018      	str	r0, [r3, #0]
    5830:	3201      	adds	r2, #1
    5832:	981a      	ldr	r0, [sp, #104]	; 0x68
    5834:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5838:	1809      	adds	r1, r1, r0
    583a:	2a07      	cmp	r2, #7
    583c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5840:	f73f ab46 	bgt.w	4ed0 <_vfprintf_r+0xcc4>
    5844:	3308      	adds	r3, #8
    5846:	f7fe bfa8 	b.w	479a <_vfprintf_r+0x58e>
    584a:	2100      	movs	r1, #0
    584c:	9117      	str	r1, [sp, #92]	; 0x5c
    584e:	f7fe fc9f 	bl	4190 <strlen>
    5852:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5856:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    585a:	9010      	str	r0, [sp, #64]	; 0x40
    585c:	920c      	str	r2, [sp, #48]	; 0x30
    585e:	f7fe bea4 	b.w	45aa <_vfprintf_r+0x39e>
    5862:	462a      	mov	r2, r5
    5864:	4645      	mov	r5, r8
    5866:	4690      	mov	r8, r2
    5868:	605f      	str	r7, [r3, #4]
    586a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    586e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5872:	3201      	adds	r2, #1
    5874:	f8c3 8000 	str.w	r8, [r3]
    5878:	19c9      	adds	r1, r1, r7
    587a:	2a07      	cmp	r2, #7
    587c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5880:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5884:	dcbf      	bgt.n	5806 <_vfprintf_r+0x15fa>
    5886:	3308      	adds	r3, #8
    5888:	e7ca      	b.n	5820 <_vfprintf_r+0x1614>
    588a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    588c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    588e:	1a51      	subs	r1, r2, r1
    5890:	9110      	str	r1, [sp, #64]	; 0x40
    5892:	f7fe be82 	b.w	459a <_vfprintf_r+0x38e>
    5896:	4648      	mov	r0, r9
    5898:	4631      	mov	r1, r6
    589a:	f000 f949 	bl	5b30 <__swsetup_r>
    589e:	2800      	cmp	r0, #0
    58a0:	f47e add8 	bne.w	4454 <_vfprintf_r+0x248>
    58a4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    58a8:	fa1f f38c 	uxth.w	r3, ip
    58ac:	f7fe bcf6 	b.w	429c <_vfprintf_r+0x90>
    58b0:	2f06      	cmp	r7, #6
    58b2:	bf28      	it	cs
    58b4:	2706      	movcs	r7, #6
    58b6:	f24a 5130 	movw	r1, #42288	; 0xa530
    58ba:	f2c0 0100 	movt	r1, #0
    58be:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    58c2:	9710      	str	r7, [sp, #64]	; 0x40
    58c4:	9113      	str	r1, [sp, #76]	; 0x4c
    58c6:	920c      	str	r2, [sp, #48]	; 0x30
    58c8:	f7fe bfe8 	b.w	489c <_vfprintf_r+0x690>
    58cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    58d0:	4648      	mov	r0, r9
    58d2:	4631      	mov	r1, r6
    58d4:	320c      	adds	r2, #12
    58d6:	f7fe fc8b 	bl	41f0 <__sprint_r>
    58da:	2800      	cmp	r0, #0
    58dc:	f47e adb6 	bne.w	444c <_vfprintf_r+0x240>
    58e0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    58e4:	3304      	adds	r3, #4
    58e6:	f7ff bbc8 	b.w	507a <_vfprintf_r+0xe6e>
    58ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    58ee:	4648      	mov	r0, r9
    58f0:	4631      	mov	r1, r6
    58f2:	320c      	adds	r2, #12
    58f4:	f7fe fc7c 	bl	41f0 <__sprint_r>
    58f8:	2800      	cmp	r0, #0
    58fa:	f47e ada7 	bne.w	444c <_vfprintf_r+0x240>
    58fe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5902:	3304      	adds	r3, #4
    5904:	f7ff bace 	b.w	4ea4 <_vfprintf_r+0xc98>
    5908:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    590c:	4648      	mov	r0, r9
    590e:	4631      	mov	r1, r6
    5910:	320c      	adds	r2, #12
    5912:	f7fe fc6d 	bl	41f0 <__sprint_r>
    5916:	2800      	cmp	r0, #0
    5918:	f47e ad98 	bne.w	444c <_vfprintf_r+0x240>
    591c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5920:	3404      	adds	r4, #4
    5922:	f7ff baa9 	b.w	4e78 <_vfprintf_r+0xc6c>
    5926:	9710      	str	r7, [sp, #64]	; 0x40
    5928:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    592c:	9017      	str	r0, [sp, #92]	; 0x5c
    592e:	970c      	str	r7, [sp, #48]	; 0x30
    5930:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5934:	f7fe be39 	b.w	45aa <_vfprintf_r+0x39e>
    5938:	9916      	ldr	r1, [sp, #88]	; 0x58
    593a:	2965      	cmp	r1, #101	; 0x65
    593c:	bf14      	ite	ne
    593e:	2300      	movne	r3, #0
    5940:	2301      	moveq	r3, #1
    5942:	2945      	cmp	r1, #69	; 0x45
    5944:	bf08      	it	eq
    5946:	f043 0301 	orreq.w	r3, r3, #1
    594a:	2b00      	cmp	r3, #0
    594c:	d046      	beq.n	59dc <_vfprintf_r+0x17d0>
    594e:	f107 0c01 	add.w	ip, r7, #1
    5952:	2302      	movs	r3, #2
    5954:	e621      	b.n	559a <_vfprintf_r+0x138e>
    5956:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5958:	2b65      	cmp	r3, #101	; 0x65
    595a:	dd76      	ble.n	5a4a <_vfprintf_r+0x183e>
    595c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    595e:	2a66      	cmp	r2, #102	; 0x66
    5960:	bf1c      	itt	ne
    5962:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    5966:	9310      	strne	r3, [sp, #64]	; 0x40
    5968:	f000 8083 	beq.w	5a72 <_vfprintf_r+0x1866>
    596c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    596e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5970:	4283      	cmp	r3, r0
    5972:	dc6e      	bgt.n	5a52 <_vfprintf_r+0x1846>
    5974:	990a      	ldr	r1, [sp, #40]	; 0x28
    5976:	f011 0f01 	tst.w	r1, #1
    597a:	f040 808e 	bne.w	5a9a <_vfprintf_r+0x188e>
    597e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5982:	2367      	movs	r3, #103	; 0x67
    5984:	920c      	str	r2, [sp, #48]	; 0x30
    5986:	9316      	str	r3, [sp, #88]	; 0x58
    5988:	e691      	b.n	56ae <_vfprintf_r+0x14a2>
    598a:	2700      	movs	r7, #0
    598c:	461d      	mov	r5, r3
    598e:	f7fe bce9 	b.w	4364 <_vfprintf_r+0x158>
    5992:	9910      	ldr	r1, [sp, #64]	; 0x40
    5994:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5998:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    599c:	910c      	str	r1, [sp, #48]	; 0x30
    599e:	f7fe be04 	b.w	45aa <_vfprintf_r+0x39e>
    59a2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    59a6:	459b      	cmp	fp, r3
    59a8:	bf98      	it	ls
    59aa:	469b      	movls	fp, r3
    59ac:	f67f ae39 	bls.w	5622 <_vfprintf_r+0x1416>
    59b0:	2230      	movs	r2, #48	; 0x30
    59b2:	f803 2b01 	strb.w	r2, [r3], #1
    59b6:	459b      	cmp	fp, r3
    59b8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    59bc:	d8f9      	bhi.n	59b2 <_vfprintf_r+0x17a6>
    59be:	e630      	b.n	5622 <_vfprintf_r+0x1416>
    59c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    59c4:	4648      	mov	r0, r9
    59c6:	4631      	mov	r1, r6
    59c8:	320c      	adds	r2, #12
    59ca:	f7fe fc11 	bl	41f0 <__sprint_r>
    59ce:	2800      	cmp	r0, #0
    59d0:	f47e ad3c 	bne.w	444c <_vfprintf_r+0x240>
    59d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    59d8:	3304      	adds	r3, #4
    59da:	e508      	b.n	53ee <_vfprintf_r+0x11e2>
    59dc:	46bc      	mov	ip, r7
    59de:	3302      	adds	r3, #2
    59e0:	e5db      	b.n	559a <_vfprintf_r+0x138e>
    59e2:	3707      	adds	r7, #7
    59e4:	e5b9      	b.n	555a <_vfprintf_r+0x134e>
    59e6:	f246 6c67 	movw	ip, #26215	; 0x6667
    59ea:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    59ee:	3103      	adds	r1, #3
    59f0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    59f4:	fb8c 2003 	smull	r2, r0, ip, r3
    59f8:	17da      	asrs	r2, r3, #31
    59fa:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    59fe:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    5a02:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    5a06:	4613      	mov	r3, r2
    5a08:	3030      	adds	r0, #48	; 0x30
    5a0a:	2a09      	cmp	r2, #9
    5a0c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5a10:	dcf0      	bgt.n	59f4 <_vfprintf_r+0x17e8>
    5a12:	3330      	adds	r3, #48	; 0x30
    5a14:	1e48      	subs	r0, r1, #1
    5a16:	b2da      	uxtb	r2, r3
    5a18:	f801 2c01 	strb.w	r2, [r1, #-1]
    5a1c:	9b07      	ldr	r3, [sp, #28]
    5a1e:	4283      	cmp	r3, r0
    5a20:	d96a      	bls.n	5af8 <_vfprintf_r+0x18ec>
    5a22:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5a26:	3303      	adds	r3, #3
    5a28:	e001      	b.n	5a2e <_vfprintf_r+0x1822>
    5a2a:	f811 2b01 	ldrb.w	r2, [r1], #1
    5a2e:	f803 2c01 	strb.w	r2, [r3, #-1]
    5a32:	461a      	mov	r2, r3
    5a34:	f8dd c01c 	ldr.w	ip, [sp, #28]
    5a38:	3301      	adds	r3, #1
    5a3a:	458c      	cmp	ip, r1
    5a3c:	d8f5      	bhi.n	5a2a <_vfprintf_r+0x181e>
    5a3e:	e625      	b.n	568c <_vfprintf_r+0x1480>
    5a40:	222d      	movs	r2, #45	; 0x2d
    5a42:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    5a46:	9217      	str	r2, [sp, #92]	; 0x5c
    5a48:	e598      	b.n	557c <_vfprintf_r+0x1370>
    5a4a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5a4e:	9010      	str	r0, [sp, #64]	; 0x40
    5a50:	e603      	b.n	565a <_vfprintf_r+0x144e>
    5a52:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a54:	991a      	ldr	r1, [sp, #104]	; 0x68
    5a56:	2b00      	cmp	r3, #0
    5a58:	bfda      	itte	le
    5a5a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    5a5c:	f1c0 0302 	rsble	r3, r0, #2
    5a60:	2301      	movgt	r3, #1
    5a62:	185b      	adds	r3, r3, r1
    5a64:	2267      	movs	r2, #103	; 0x67
    5a66:	9310      	str	r3, [sp, #64]	; 0x40
    5a68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5a6c:	9216      	str	r2, [sp, #88]	; 0x58
    5a6e:	930c      	str	r3, [sp, #48]	; 0x30
    5a70:	e61d      	b.n	56ae <_vfprintf_r+0x14a2>
    5a72:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5a76:	2800      	cmp	r0, #0
    5a78:	9010      	str	r0, [sp, #64]	; 0x40
    5a7a:	dd31      	ble.n	5ae0 <_vfprintf_r+0x18d4>
    5a7c:	b91f      	cbnz	r7, 5a86 <_vfprintf_r+0x187a>
    5a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a80:	f011 0f01 	tst.w	r1, #1
    5a84:	d00e      	beq.n	5aa4 <_vfprintf_r+0x1898>
    5a86:	9810      	ldr	r0, [sp, #64]	; 0x40
    5a88:	2166      	movs	r1, #102	; 0x66
    5a8a:	9116      	str	r1, [sp, #88]	; 0x58
    5a8c:	1c43      	adds	r3, r0, #1
    5a8e:	19db      	adds	r3, r3, r7
    5a90:	9310      	str	r3, [sp, #64]	; 0x40
    5a92:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    5a96:	920c      	str	r2, [sp, #48]	; 0x30
    5a98:	e609      	b.n	56ae <_vfprintf_r+0x14a2>
    5a9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5a9c:	2167      	movs	r1, #103	; 0x67
    5a9e:	9116      	str	r1, [sp, #88]	; 0x58
    5aa0:	3001      	adds	r0, #1
    5aa2:	9010      	str	r0, [sp, #64]	; 0x40
    5aa4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5aa8:	920c      	str	r2, [sp, #48]	; 0x30
    5aaa:	e600      	b.n	56ae <_vfprintf_r+0x14a2>
    5aac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5aae:	781a      	ldrb	r2, [r3, #0]
    5ab0:	680f      	ldr	r7, [r1, #0]
    5ab2:	3104      	adds	r1, #4
    5ab4:	910b      	str	r1, [sp, #44]	; 0x2c
    5ab6:	2f00      	cmp	r7, #0
    5ab8:	bfb8      	it	lt
    5aba:	f04f 37ff 	movlt.w	r7, #4294967295
    5abe:	f7fe bc50 	b.w	4362 <_vfprintf_r+0x156>
    5ac2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5ac4:	f012 0f01 	tst.w	r2, #1
    5ac8:	bf04      	itt	eq
    5aca:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    5ace:	930c      	streq	r3, [sp, #48]	; 0x30
    5ad0:	f43f aded 	beq.w	56ae <_vfprintf_r+0x14a2>
    5ad4:	e5e5      	b.n	56a2 <_vfprintf_r+0x1496>
    5ad6:	222d      	movs	r2, #45	; 0x2d
    5ad8:	425b      	negs	r3, r3
    5ada:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5ade:	e5c9      	b.n	5674 <_vfprintf_r+0x1468>
    5ae0:	b977      	cbnz	r7, 5b00 <_vfprintf_r+0x18f4>
    5ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ae4:	f013 0f01 	tst.w	r3, #1
    5ae8:	d10a      	bne.n	5b00 <_vfprintf_r+0x18f4>
    5aea:	f04f 0c01 	mov.w	ip, #1
    5aee:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5af2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5af6:	e5da      	b.n	56ae <_vfprintf_r+0x14a2>
    5af8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5afc:	3202      	adds	r2, #2
    5afe:	e5c5      	b.n	568c <_vfprintf_r+0x1480>
    5b00:	3702      	adds	r7, #2
    5b02:	2166      	movs	r1, #102	; 0x66
    5b04:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5b08:	9710      	str	r7, [sp, #64]	; 0x40
    5b0a:	9116      	str	r1, [sp, #88]	; 0x58
    5b0c:	920c      	str	r2, [sp, #48]	; 0x30
    5b0e:	e5ce      	b.n	56ae <_vfprintf_r+0x14a2>
    5b10:	0000a4e8 	.word	0x0000a4e8

00005b14 <vfprintf>:
    5b14:	b410      	push	{r4}
    5b16:	f240 042c 	movw	r4, #44	; 0x2c
    5b1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5b1e:	468c      	mov	ip, r1
    5b20:	4613      	mov	r3, r2
    5b22:	4601      	mov	r1, r0
    5b24:	4662      	mov	r2, ip
    5b26:	6820      	ldr	r0, [r4, #0]
    5b28:	bc10      	pop	{r4}
    5b2a:	f7fe bb6f 	b.w	420c <_vfprintf_r>
    5b2e:	bf00      	nop

00005b30 <__swsetup_r>:
    5b30:	b570      	push	{r4, r5, r6, lr}
    5b32:	f240 052c 	movw	r5, #44	; 0x2c
    5b36:	f2c2 0500 	movt	r5, #8192	; 0x2000
    5b3a:	4606      	mov	r6, r0
    5b3c:	460c      	mov	r4, r1
    5b3e:	6828      	ldr	r0, [r5, #0]
    5b40:	b110      	cbz	r0, 5b48 <__swsetup_r+0x18>
    5b42:	6983      	ldr	r3, [r0, #24]
    5b44:	2b00      	cmp	r3, #0
    5b46:	d036      	beq.n	5bb6 <__swsetup_r+0x86>
    5b48:	f24a 534c 	movw	r3, #42316	; 0xa54c
    5b4c:	f2c0 0300 	movt	r3, #0
    5b50:	429c      	cmp	r4, r3
    5b52:	d038      	beq.n	5bc6 <__swsetup_r+0x96>
    5b54:	f24a 536c 	movw	r3, #42348	; 0xa56c
    5b58:	f2c0 0300 	movt	r3, #0
    5b5c:	429c      	cmp	r4, r3
    5b5e:	d041      	beq.n	5be4 <__swsetup_r+0xb4>
    5b60:	f24a 538c 	movw	r3, #42380	; 0xa58c
    5b64:	f2c0 0300 	movt	r3, #0
    5b68:	429c      	cmp	r4, r3
    5b6a:	bf04      	itt	eq
    5b6c:	682b      	ldreq	r3, [r5, #0]
    5b6e:	68dc      	ldreq	r4, [r3, #12]
    5b70:	89a2      	ldrh	r2, [r4, #12]
    5b72:	4611      	mov	r1, r2
    5b74:	b293      	uxth	r3, r2
    5b76:	f013 0f08 	tst.w	r3, #8
    5b7a:	4618      	mov	r0, r3
    5b7c:	bf18      	it	ne
    5b7e:	6922      	ldrne	r2, [r4, #16]
    5b80:	d033      	beq.n	5bea <__swsetup_r+0xba>
    5b82:	b31a      	cbz	r2, 5bcc <__swsetup_r+0x9c>
    5b84:	f013 0101 	ands.w	r1, r3, #1
    5b88:	d007      	beq.n	5b9a <__swsetup_r+0x6a>
    5b8a:	6963      	ldr	r3, [r4, #20]
    5b8c:	2100      	movs	r1, #0
    5b8e:	60a1      	str	r1, [r4, #8]
    5b90:	425b      	negs	r3, r3
    5b92:	61a3      	str	r3, [r4, #24]
    5b94:	b142      	cbz	r2, 5ba8 <__swsetup_r+0x78>
    5b96:	2000      	movs	r0, #0
    5b98:	bd70      	pop	{r4, r5, r6, pc}
    5b9a:	f013 0f02 	tst.w	r3, #2
    5b9e:	bf08      	it	eq
    5ba0:	6961      	ldreq	r1, [r4, #20]
    5ba2:	60a1      	str	r1, [r4, #8]
    5ba4:	2a00      	cmp	r2, #0
    5ba6:	d1f6      	bne.n	5b96 <__swsetup_r+0x66>
    5ba8:	89a3      	ldrh	r3, [r4, #12]
    5baa:	f013 0f80 	tst.w	r3, #128	; 0x80
    5bae:	d0f2      	beq.n	5b96 <__swsetup_r+0x66>
    5bb0:	f04f 30ff 	mov.w	r0, #4294967295
    5bb4:	bd70      	pop	{r4, r5, r6, pc}
    5bb6:	f001 f98b 	bl	6ed0 <__sinit>
    5bba:	f24a 534c 	movw	r3, #42316	; 0xa54c
    5bbe:	f2c0 0300 	movt	r3, #0
    5bc2:	429c      	cmp	r4, r3
    5bc4:	d1c6      	bne.n	5b54 <__swsetup_r+0x24>
    5bc6:	682b      	ldr	r3, [r5, #0]
    5bc8:	685c      	ldr	r4, [r3, #4]
    5bca:	e7d1      	b.n	5b70 <__swsetup_r+0x40>
    5bcc:	f403 7120 	and.w	r1, r3, #640	; 0x280
    5bd0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    5bd4:	d0d6      	beq.n	5b84 <__swsetup_r+0x54>
    5bd6:	4630      	mov	r0, r6
    5bd8:	4621      	mov	r1, r4
    5bda:	f001 fd01 	bl	75e0 <__smakebuf_r>
    5bde:	89a3      	ldrh	r3, [r4, #12]
    5be0:	6922      	ldr	r2, [r4, #16]
    5be2:	e7cf      	b.n	5b84 <__swsetup_r+0x54>
    5be4:	682b      	ldr	r3, [r5, #0]
    5be6:	689c      	ldr	r4, [r3, #8]
    5be8:	e7c2      	b.n	5b70 <__swsetup_r+0x40>
    5bea:	f013 0f10 	tst.w	r3, #16
    5bee:	d0df      	beq.n	5bb0 <__swsetup_r+0x80>
    5bf0:	f013 0f04 	tst.w	r3, #4
    5bf4:	bf08      	it	eq
    5bf6:	6922      	ldreq	r2, [r4, #16]
    5bf8:	d017      	beq.n	5c2a <__swsetup_r+0xfa>
    5bfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5bfc:	b151      	cbz	r1, 5c14 <__swsetup_r+0xe4>
    5bfe:	f104 0344 	add.w	r3, r4, #68	; 0x44
    5c02:	4299      	cmp	r1, r3
    5c04:	d003      	beq.n	5c0e <__swsetup_r+0xde>
    5c06:	4630      	mov	r0, r6
    5c08:	f001 f9e6 	bl	6fd8 <_free_r>
    5c0c:	89a2      	ldrh	r2, [r4, #12]
    5c0e:	b290      	uxth	r0, r2
    5c10:	2300      	movs	r3, #0
    5c12:	6363      	str	r3, [r4, #52]	; 0x34
    5c14:	6922      	ldr	r2, [r4, #16]
    5c16:	f64f 71db 	movw	r1, #65499	; 0xffdb
    5c1a:	f2c0 0100 	movt	r1, #0
    5c1e:	2300      	movs	r3, #0
    5c20:	ea00 0101 	and.w	r1, r0, r1
    5c24:	6063      	str	r3, [r4, #4]
    5c26:	81a1      	strh	r1, [r4, #12]
    5c28:	6022      	str	r2, [r4, #0]
    5c2a:	f041 0308 	orr.w	r3, r1, #8
    5c2e:	81a3      	strh	r3, [r4, #12]
    5c30:	b29b      	uxth	r3, r3
    5c32:	e7a6      	b.n	5b82 <__swsetup_r+0x52>
    5c34:	0000      	lsls	r0, r0, #0
	...

00005c38 <quorem>:
    5c38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c3c:	6903      	ldr	r3, [r0, #16]
    5c3e:	690e      	ldr	r6, [r1, #16]
    5c40:	4682      	mov	sl, r0
    5c42:	4689      	mov	r9, r1
    5c44:	429e      	cmp	r6, r3
    5c46:	f300 8083 	bgt.w	5d50 <quorem+0x118>
    5c4a:	1cf2      	adds	r2, r6, #3
    5c4c:	f101 0514 	add.w	r5, r1, #20
    5c50:	f100 0414 	add.w	r4, r0, #20
    5c54:	3e01      	subs	r6, #1
    5c56:	0092      	lsls	r2, r2, #2
    5c58:	188b      	adds	r3, r1, r2
    5c5a:	1812      	adds	r2, r2, r0
    5c5c:	f103 0804 	add.w	r8, r3, #4
    5c60:	6859      	ldr	r1, [r3, #4]
    5c62:	6850      	ldr	r0, [r2, #4]
    5c64:	3101      	adds	r1, #1
    5c66:	f003 fa5b 	bl	9120 <__aeabi_uidiv>
    5c6a:	4607      	mov	r7, r0
    5c6c:	2800      	cmp	r0, #0
    5c6e:	d039      	beq.n	5ce4 <quorem+0xac>
    5c70:	2300      	movs	r3, #0
    5c72:	469c      	mov	ip, r3
    5c74:	461a      	mov	r2, r3
    5c76:	58e9      	ldr	r1, [r5, r3]
    5c78:	58e0      	ldr	r0, [r4, r3]
    5c7a:	fa1f fe81 	uxth.w	lr, r1
    5c7e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    5c82:	b281      	uxth	r1, r0
    5c84:	fb0e ce07 	mla	lr, lr, r7, ip
    5c88:	1851      	adds	r1, r2, r1
    5c8a:	fb0b fc07 	mul.w	ip, fp, r7
    5c8e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    5c92:	fa1f fe8e 	uxth.w	lr, lr
    5c96:	ebce 0101 	rsb	r1, lr, r1
    5c9a:	fa1f f28c 	uxth.w	r2, ip
    5c9e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    5ca2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5ca6:	fa1f fe81 	uxth.w	lr, r1
    5caa:	eb02 4221 	add.w	r2, r2, r1, asr #16
    5cae:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    5cb2:	50e1      	str	r1, [r4, r3]
    5cb4:	3304      	adds	r3, #4
    5cb6:	1412      	asrs	r2, r2, #16
    5cb8:	1959      	adds	r1, r3, r5
    5cba:	4588      	cmp	r8, r1
    5cbc:	d2db      	bcs.n	5c76 <quorem+0x3e>
    5cbe:	1d32      	adds	r2, r6, #4
    5cc0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    5cc4:	6859      	ldr	r1, [r3, #4]
    5cc6:	b969      	cbnz	r1, 5ce4 <quorem+0xac>
    5cc8:	429c      	cmp	r4, r3
    5cca:	d209      	bcs.n	5ce0 <quorem+0xa8>
    5ccc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5cd0:	b112      	cbz	r2, 5cd8 <quorem+0xa0>
    5cd2:	e005      	b.n	5ce0 <quorem+0xa8>
    5cd4:	681a      	ldr	r2, [r3, #0]
    5cd6:	b91a      	cbnz	r2, 5ce0 <quorem+0xa8>
    5cd8:	3b04      	subs	r3, #4
    5cda:	3e01      	subs	r6, #1
    5cdc:	429c      	cmp	r4, r3
    5cde:	d3f9      	bcc.n	5cd4 <quorem+0x9c>
    5ce0:	f8ca 6010 	str.w	r6, [sl, #16]
    5ce4:	4649      	mov	r1, r9
    5ce6:	4650      	mov	r0, sl
    5ce8:	f002 f97e 	bl	7fe8 <__mcmp>
    5cec:	2800      	cmp	r0, #0
    5cee:	db2c      	blt.n	5d4a <quorem+0x112>
    5cf0:	2300      	movs	r3, #0
    5cf2:	3701      	adds	r7, #1
    5cf4:	469c      	mov	ip, r3
    5cf6:	58ea      	ldr	r2, [r5, r3]
    5cf8:	58e0      	ldr	r0, [r4, r3]
    5cfa:	b291      	uxth	r1, r2
    5cfc:	0c12      	lsrs	r2, r2, #16
    5cfe:	fa1f f980 	uxth.w	r9, r0
    5d02:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5d06:	ebc1 0109 	rsb	r1, r1, r9
    5d0a:	4461      	add	r1, ip
    5d0c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    5d10:	b289      	uxth	r1, r1
    5d12:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    5d16:	50e1      	str	r1, [r4, r3]
    5d18:	3304      	adds	r3, #4
    5d1a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    5d1e:	195a      	adds	r2, r3, r5
    5d20:	4590      	cmp	r8, r2
    5d22:	d2e8      	bcs.n	5cf6 <quorem+0xbe>
    5d24:	1d32      	adds	r2, r6, #4
    5d26:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    5d2a:	6859      	ldr	r1, [r3, #4]
    5d2c:	b969      	cbnz	r1, 5d4a <quorem+0x112>
    5d2e:	429c      	cmp	r4, r3
    5d30:	d209      	bcs.n	5d46 <quorem+0x10e>
    5d32:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5d36:	b112      	cbz	r2, 5d3e <quorem+0x106>
    5d38:	e005      	b.n	5d46 <quorem+0x10e>
    5d3a:	681a      	ldr	r2, [r3, #0]
    5d3c:	b91a      	cbnz	r2, 5d46 <quorem+0x10e>
    5d3e:	3b04      	subs	r3, #4
    5d40:	3e01      	subs	r6, #1
    5d42:	429c      	cmp	r4, r3
    5d44:	d3f9      	bcc.n	5d3a <quorem+0x102>
    5d46:	f8ca 6010 	str.w	r6, [sl, #16]
    5d4a:	4638      	mov	r0, r7
    5d4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d50:	2000      	movs	r0, #0
    5d52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d56:	bf00      	nop

00005d58 <_dtoa_r>:
    5d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5d5c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    5d5e:	b0a1      	sub	sp, #132	; 0x84
    5d60:	4604      	mov	r4, r0
    5d62:	4690      	mov	r8, r2
    5d64:	4699      	mov	r9, r3
    5d66:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    5d68:	2e00      	cmp	r6, #0
    5d6a:	f000 8423 	beq.w	65b4 <_dtoa_r+0x85c>
    5d6e:	6832      	ldr	r2, [r6, #0]
    5d70:	b182      	cbz	r2, 5d94 <_dtoa_r+0x3c>
    5d72:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5d74:	f04f 0c01 	mov.w	ip, #1
    5d78:	6876      	ldr	r6, [r6, #4]
    5d7a:	4620      	mov	r0, r4
    5d7c:	680b      	ldr	r3, [r1, #0]
    5d7e:	6056      	str	r6, [r2, #4]
    5d80:	684a      	ldr	r2, [r1, #4]
    5d82:	4619      	mov	r1, r3
    5d84:	fa0c f202 	lsl.w	r2, ip, r2
    5d88:	609a      	str	r2, [r3, #8]
    5d8a:	f002 fa67 	bl	825c <_Bfree>
    5d8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5d90:	2200      	movs	r2, #0
    5d92:	601a      	str	r2, [r3, #0]
    5d94:	f1b9 0600 	subs.w	r6, r9, #0
    5d98:	db38      	blt.n	5e0c <_dtoa_r+0xb4>
    5d9a:	2300      	movs	r3, #0
    5d9c:	602b      	str	r3, [r5, #0]
    5d9e:	f240 0300 	movw	r3, #0
    5da2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    5da6:	461a      	mov	r2, r3
    5da8:	ea06 0303 	and.w	r3, r6, r3
    5dac:	4293      	cmp	r3, r2
    5dae:	d017      	beq.n	5de0 <_dtoa_r+0x88>
    5db0:	2200      	movs	r2, #0
    5db2:	2300      	movs	r3, #0
    5db4:	4640      	mov	r0, r8
    5db6:	4649      	mov	r1, r9
    5db8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    5dbc:	f003 ff0e 	bl	9bdc <__aeabi_dcmpeq>
    5dc0:	2800      	cmp	r0, #0
    5dc2:	d029      	beq.n	5e18 <_dtoa_r+0xc0>
    5dc4:	982c      	ldr	r0, [sp, #176]	; 0xb0
    5dc6:	2301      	movs	r3, #1
    5dc8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    5dca:	6003      	str	r3, [r0, #0]
    5dcc:	2900      	cmp	r1, #0
    5dce:	f000 80d0 	beq.w	5f72 <_dtoa_r+0x21a>
    5dd2:	4b79      	ldr	r3, [pc, #484]	; (5fb8 <_dtoa_r+0x260>)
    5dd4:	1e58      	subs	r0, r3, #1
    5dd6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    5dd8:	6013      	str	r3, [r2, #0]
    5dda:	b021      	add	sp, #132	; 0x84
    5ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5de0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    5de2:	f242 730f 	movw	r3, #9999	; 0x270f
    5de6:	6003      	str	r3, [r0, #0]
    5de8:	f1b8 0f00 	cmp.w	r8, #0
    5dec:	f000 8095 	beq.w	5f1a <_dtoa_r+0x1c2>
    5df0:	f24a 5048 	movw	r0, #42312	; 0xa548
    5df4:	f2c0 0000 	movt	r0, #0
    5df8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    5dfa:	2900      	cmp	r1, #0
    5dfc:	d0ed      	beq.n	5dda <_dtoa_r+0x82>
    5dfe:	78c2      	ldrb	r2, [r0, #3]
    5e00:	1cc3      	adds	r3, r0, #3
    5e02:	2a00      	cmp	r2, #0
    5e04:	d0e7      	beq.n	5dd6 <_dtoa_r+0x7e>
    5e06:	f100 0308 	add.w	r3, r0, #8
    5e0a:	e7e4      	b.n	5dd6 <_dtoa_r+0x7e>
    5e0c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    5e10:	2301      	movs	r3, #1
    5e12:	46b1      	mov	r9, r6
    5e14:	602b      	str	r3, [r5, #0]
    5e16:	e7c2      	b.n	5d9e <_dtoa_r+0x46>
    5e18:	4620      	mov	r0, r4
    5e1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    5e1e:	a91e      	add	r1, sp, #120	; 0x78
    5e20:	9100      	str	r1, [sp, #0]
    5e22:	a91f      	add	r1, sp, #124	; 0x7c
    5e24:	9101      	str	r1, [sp, #4]
    5e26:	f002 fa6b 	bl	8300 <__d2b>
    5e2a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    5e2e:	4683      	mov	fp, r0
    5e30:	2d00      	cmp	r5, #0
    5e32:	d07e      	beq.n	5f32 <_dtoa_r+0x1da>
    5e34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5e38:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    5e3c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    5e3e:	3d07      	subs	r5, #7
    5e40:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    5e44:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5e48:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    5e4c:	2300      	movs	r3, #0
    5e4e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    5e52:	9319      	str	r3, [sp, #100]	; 0x64
    5e54:	f240 0300 	movw	r3, #0
    5e58:	2200      	movs	r2, #0
    5e5a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    5e5e:	f003 faa1 	bl	93a4 <__aeabi_dsub>
    5e62:	a34f      	add	r3, pc, #316	; (adr r3, 5fa0 <_dtoa_r+0x248>)
    5e64:	e9d3 2300 	ldrd	r2, r3, [r3]
    5e68:	f003 fc50 	bl	970c <__aeabi_dmul>
    5e6c:	a34e      	add	r3, pc, #312	; (adr r3, 5fa8 <_dtoa_r+0x250>)
    5e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
    5e72:	f003 fa99 	bl	93a8 <__adddf3>
    5e76:	e9cd 0108 	strd	r0, r1, [sp, #32]
    5e7a:	4628      	mov	r0, r5
    5e7c:	f003 fbe0 	bl	9640 <__aeabi_i2d>
    5e80:	a34b      	add	r3, pc, #300	; (adr r3, 5fb0 <_dtoa_r+0x258>)
    5e82:	e9d3 2300 	ldrd	r2, r3, [r3]
    5e86:	f003 fc41 	bl	970c <__aeabi_dmul>
    5e8a:	4602      	mov	r2, r0
    5e8c:	460b      	mov	r3, r1
    5e8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    5e92:	f003 fa89 	bl	93a8 <__adddf3>
    5e96:	e9cd 0108 	strd	r0, r1, [sp, #32]
    5e9a:	f003 fed1 	bl	9c40 <__aeabi_d2iz>
    5e9e:	2200      	movs	r2, #0
    5ea0:	2300      	movs	r3, #0
    5ea2:	4606      	mov	r6, r0
    5ea4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    5ea8:	f003 fea2 	bl	9bf0 <__aeabi_dcmplt>
    5eac:	b140      	cbz	r0, 5ec0 <_dtoa_r+0x168>
    5eae:	4630      	mov	r0, r6
    5eb0:	f003 fbc6 	bl	9640 <__aeabi_i2d>
    5eb4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    5eb8:	f003 fe90 	bl	9bdc <__aeabi_dcmpeq>
    5ebc:	b900      	cbnz	r0, 5ec0 <_dtoa_r+0x168>
    5ebe:	3e01      	subs	r6, #1
    5ec0:	2e16      	cmp	r6, #22
    5ec2:	d95b      	bls.n	5f7c <_dtoa_r+0x224>
    5ec4:	2301      	movs	r3, #1
    5ec6:	9318      	str	r3, [sp, #96]	; 0x60
    5ec8:	3f01      	subs	r7, #1
    5eca:	ebb7 0a05 	subs.w	sl, r7, r5
    5ece:	bf42      	ittt	mi
    5ed0:	f1ca 0a00 	rsbmi	sl, sl, #0
    5ed4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    5ed8:	f04f 0a00 	movmi.w	sl, #0
    5edc:	d401      	bmi.n	5ee2 <_dtoa_r+0x18a>
    5ede:	2200      	movs	r2, #0
    5ee0:	920f      	str	r2, [sp, #60]	; 0x3c
    5ee2:	2e00      	cmp	r6, #0
    5ee4:	f2c0 8371 	blt.w	65ca <_dtoa_r+0x872>
    5ee8:	44b2      	add	sl, r6
    5eea:	2300      	movs	r3, #0
    5eec:	9617      	str	r6, [sp, #92]	; 0x5c
    5eee:	9315      	str	r3, [sp, #84]	; 0x54
    5ef0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    5ef2:	2b09      	cmp	r3, #9
    5ef4:	d862      	bhi.n	5fbc <_dtoa_r+0x264>
    5ef6:	2b05      	cmp	r3, #5
    5ef8:	f340 8677 	ble.w	6bea <_dtoa_r+0xe92>
    5efc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5efe:	2700      	movs	r7, #0
    5f00:	3804      	subs	r0, #4
    5f02:	902a      	str	r0, [sp, #168]	; 0xa8
    5f04:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5f06:	1e8b      	subs	r3, r1, #2
    5f08:	2b03      	cmp	r3, #3
    5f0a:	f200 83dd 	bhi.w	66c8 <_dtoa_r+0x970>
    5f0e:	e8df f013 	tbh	[pc, r3, lsl #1]
    5f12:	03a5      	.short	0x03a5
    5f14:	03d503d8 	.word	0x03d503d8
    5f18:	03c4      	.short	0x03c4
    5f1a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    5f1e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    5f22:	2e00      	cmp	r6, #0
    5f24:	f47f af64 	bne.w	5df0 <_dtoa_r+0x98>
    5f28:	f24a 503c 	movw	r0, #42300	; 0xa53c
    5f2c:	f2c0 0000 	movt	r0, #0
    5f30:	e762      	b.n	5df8 <_dtoa_r+0xa0>
    5f32:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    5f34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5f36:	18fb      	adds	r3, r7, r3
    5f38:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    5f3c:	1c9d      	adds	r5, r3, #2
    5f3e:	2d20      	cmp	r5, #32
    5f40:	bfdc      	itt	le
    5f42:	f1c5 0020 	rsble	r0, r5, #32
    5f46:	fa08 f000 	lslle.w	r0, r8, r0
    5f4a:	dd08      	ble.n	5f5e <_dtoa_r+0x206>
    5f4c:	3b1e      	subs	r3, #30
    5f4e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    5f52:	fa16 f202 	lsls.w	r2, r6, r2
    5f56:	fa28 f303 	lsr.w	r3, r8, r3
    5f5a:	ea42 0003 	orr.w	r0, r2, r3
    5f5e:	f003 fb5f 	bl	9620 <__aeabi_ui2d>
    5f62:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    5f66:	2201      	movs	r2, #1
    5f68:	3d03      	subs	r5, #3
    5f6a:	9219      	str	r2, [sp, #100]	; 0x64
    5f6c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    5f70:	e770      	b.n	5e54 <_dtoa_r+0xfc>
    5f72:	f24a 5038 	movw	r0, #42296	; 0xa538
    5f76:	f2c0 0000 	movt	r0, #0
    5f7a:	e72e      	b.n	5dda <_dtoa_r+0x82>
    5f7c:	f24a 53f0 	movw	r3, #42480	; 0xa5f0
    5f80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5f84:	f2c0 0300 	movt	r3, #0
    5f88:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    5f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
    5f90:	f003 fe2e 	bl	9bf0 <__aeabi_dcmplt>
    5f94:	2800      	cmp	r0, #0
    5f96:	f040 8320 	bne.w	65da <_dtoa_r+0x882>
    5f9a:	9018      	str	r0, [sp, #96]	; 0x60
    5f9c:	e794      	b.n	5ec8 <_dtoa_r+0x170>
    5f9e:	bf00      	nop
    5fa0:	636f4361 	.word	0x636f4361
    5fa4:	3fd287a7 	.word	0x3fd287a7
    5fa8:	8b60c8b3 	.word	0x8b60c8b3
    5fac:	3fc68a28 	.word	0x3fc68a28
    5fb0:	509f79fb 	.word	0x509f79fb
    5fb4:	3fd34413 	.word	0x3fd34413
    5fb8:	0000a539 	.word	0x0000a539
    5fbc:	2300      	movs	r3, #0
    5fbe:	f04f 30ff 	mov.w	r0, #4294967295
    5fc2:	461f      	mov	r7, r3
    5fc4:	2101      	movs	r1, #1
    5fc6:	932a      	str	r3, [sp, #168]	; 0xa8
    5fc8:	9011      	str	r0, [sp, #68]	; 0x44
    5fca:	9116      	str	r1, [sp, #88]	; 0x58
    5fcc:	9008      	str	r0, [sp, #32]
    5fce:	932b      	str	r3, [sp, #172]	; 0xac
    5fd0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    5fd2:	2300      	movs	r3, #0
    5fd4:	606b      	str	r3, [r5, #4]
    5fd6:	4620      	mov	r0, r4
    5fd8:	6869      	ldr	r1, [r5, #4]
    5fda:	f002 f95b 	bl	8294 <_Balloc>
    5fde:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5fe0:	6028      	str	r0, [r5, #0]
    5fe2:	681b      	ldr	r3, [r3, #0]
    5fe4:	9310      	str	r3, [sp, #64]	; 0x40
    5fe6:	2f00      	cmp	r7, #0
    5fe8:	f000 815b 	beq.w	62a2 <_dtoa_r+0x54a>
    5fec:	2e00      	cmp	r6, #0
    5fee:	f340 842a 	ble.w	6846 <_dtoa_r+0xaee>
    5ff2:	f24a 53f0 	movw	r3, #42480	; 0xa5f0
    5ff6:	f006 020f 	and.w	r2, r6, #15
    5ffa:	f2c0 0300 	movt	r3, #0
    5ffe:	1135      	asrs	r5, r6, #4
    6000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6004:	f015 0f10 	tst.w	r5, #16
    6008:	e9d3 0100 	ldrd	r0, r1, [r3]
    600c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6010:	f000 82e7 	beq.w	65e2 <_dtoa_r+0x88a>
    6014:	f24a 63c8 	movw	r3, #42696	; 0xa6c8
    6018:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    601c:	f2c0 0300 	movt	r3, #0
    6020:	f005 050f 	and.w	r5, r5, #15
    6024:	f04f 0803 	mov.w	r8, #3
    6028:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    602c:	f003 fc98 	bl	9960 <__aeabi_ddiv>
    6030:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    6034:	b1bd      	cbz	r5, 6066 <_dtoa_r+0x30e>
    6036:	f24a 67c8 	movw	r7, #42696	; 0xa6c8
    603a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    603e:	f2c0 0700 	movt	r7, #0
    6042:	f015 0f01 	tst.w	r5, #1
    6046:	4610      	mov	r0, r2
    6048:	4619      	mov	r1, r3
    604a:	d007      	beq.n	605c <_dtoa_r+0x304>
    604c:	e9d7 2300 	ldrd	r2, r3, [r7]
    6050:	f108 0801 	add.w	r8, r8, #1
    6054:	f003 fb5a 	bl	970c <__aeabi_dmul>
    6058:	4602      	mov	r2, r0
    605a:	460b      	mov	r3, r1
    605c:	3708      	adds	r7, #8
    605e:	106d      	asrs	r5, r5, #1
    6060:	d1ef      	bne.n	6042 <_dtoa_r+0x2ea>
    6062:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6066:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    606a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    606e:	f003 fc77 	bl	9960 <__aeabi_ddiv>
    6072:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6076:	9918      	ldr	r1, [sp, #96]	; 0x60
    6078:	2900      	cmp	r1, #0
    607a:	f000 80de 	beq.w	623a <_dtoa_r+0x4e2>
    607e:	f240 0300 	movw	r3, #0
    6082:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6086:	2200      	movs	r2, #0
    6088:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    608c:	f04f 0500 	mov.w	r5, #0
    6090:	f003 fdae 	bl	9bf0 <__aeabi_dcmplt>
    6094:	b108      	cbz	r0, 609a <_dtoa_r+0x342>
    6096:	f04f 0501 	mov.w	r5, #1
    609a:	9a08      	ldr	r2, [sp, #32]
    609c:	2a00      	cmp	r2, #0
    609e:	bfd4      	ite	le
    60a0:	2500      	movle	r5, #0
    60a2:	f005 0501 	andgt.w	r5, r5, #1
    60a6:	2d00      	cmp	r5, #0
    60a8:	f000 80c7 	beq.w	623a <_dtoa_r+0x4e2>
    60ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
    60ae:	2b00      	cmp	r3, #0
    60b0:	f340 80f5 	ble.w	629e <_dtoa_r+0x546>
    60b4:	f240 0300 	movw	r3, #0
    60b8:	2200      	movs	r2, #0
    60ba:	f2c4 0324 	movt	r3, #16420	; 0x4024
    60be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    60c2:	f003 fb23 	bl	970c <__aeabi_dmul>
    60c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    60ca:	f108 0001 	add.w	r0, r8, #1
    60ce:	1e71      	subs	r1, r6, #1
    60d0:	9112      	str	r1, [sp, #72]	; 0x48
    60d2:	f003 fab5 	bl	9640 <__aeabi_i2d>
    60d6:	4602      	mov	r2, r0
    60d8:	460b      	mov	r3, r1
    60da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    60de:	f003 fb15 	bl	970c <__aeabi_dmul>
    60e2:	f240 0300 	movw	r3, #0
    60e6:	2200      	movs	r2, #0
    60e8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    60ec:	f003 f95c 	bl	93a8 <__adddf3>
    60f0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    60f4:	4680      	mov	r8, r0
    60f6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    60fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    60fc:	2b00      	cmp	r3, #0
    60fe:	f000 83ad 	beq.w	685c <_dtoa_r+0xb04>
    6102:	f24a 53f0 	movw	r3, #42480	; 0xa5f0
    6106:	f240 0100 	movw	r1, #0
    610a:	f2c0 0300 	movt	r3, #0
    610e:	2000      	movs	r0, #0
    6110:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    6114:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6118:	f8cd c00c 	str.w	ip, [sp, #12]
    611c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    6120:	f003 fc1e 	bl	9960 <__aeabi_ddiv>
    6124:	4642      	mov	r2, r8
    6126:	464b      	mov	r3, r9
    6128:	9d10      	ldr	r5, [sp, #64]	; 0x40
    612a:	f003 f93b 	bl	93a4 <__aeabi_dsub>
    612e:	4680      	mov	r8, r0
    6130:	4689      	mov	r9, r1
    6132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6136:	f003 fd83 	bl	9c40 <__aeabi_d2iz>
    613a:	4607      	mov	r7, r0
    613c:	f003 fa80 	bl	9640 <__aeabi_i2d>
    6140:	4602      	mov	r2, r0
    6142:	460b      	mov	r3, r1
    6144:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6148:	f003 f92c 	bl	93a4 <__aeabi_dsub>
    614c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    6150:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6154:	4640      	mov	r0, r8
    6156:	f805 3b01 	strb.w	r3, [r5], #1
    615a:	4649      	mov	r1, r9
    615c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6160:	f003 fd64 	bl	9c2c <__aeabi_dcmpgt>
    6164:	2800      	cmp	r0, #0
    6166:	f040 8213 	bne.w	6590 <_dtoa_r+0x838>
    616a:	f240 0100 	movw	r1, #0
    616e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6172:	2000      	movs	r0, #0
    6174:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6178:	f003 f914 	bl	93a4 <__aeabi_dsub>
    617c:	4602      	mov	r2, r0
    617e:	460b      	mov	r3, r1
    6180:	4640      	mov	r0, r8
    6182:	4649      	mov	r1, r9
    6184:	f003 fd52 	bl	9c2c <__aeabi_dcmpgt>
    6188:	f8dd c00c 	ldr.w	ip, [sp, #12]
    618c:	2800      	cmp	r0, #0
    618e:	f040 83e7 	bne.w	6960 <_dtoa_r+0xc08>
    6192:	f1bc 0f01 	cmp.w	ip, #1
    6196:	f340 8082 	ble.w	629e <_dtoa_r+0x546>
    619a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    619e:	2701      	movs	r7, #1
    61a0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    61a4:	961d      	str	r6, [sp, #116]	; 0x74
    61a6:	4666      	mov	r6, ip
    61a8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    61ac:	940c      	str	r4, [sp, #48]	; 0x30
    61ae:	e010      	b.n	61d2 <_dtoa_r+0x47a>
    61b0:	f240 0100 	movw	r1, #0
    61b4:	2000      	movs	r0, #0
    61b6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    61ba:	f003 f8f3 	bl	93a4 <__aeabi_dsub>
    61be:	4642      	mov	r2, r8
    61c0:	464b      	mov	r3, r9
    61c2:	f003 fd15 	bl	9bf0 <__aeabi_dcmplt>
    61c6:	2800      	cmp	r0, #0
    61c8:	f040 83c7 	bne.w	695a <_dtoa_r+0xc02>
    61cc:	42b7      	cmp	r7, r6
    61ce:	f280 848b 	bge.w	6ae8 <_dtoa_r+0xd90>
    61d2:	f240 0300 	movw	r3, #0
    61d6:	4640      	mov	r0, r8
    61d8:	4649      	mov	r1, r9
    61da:	2200      	movs	r2, #0
    61dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    61e0:	3501      	adds	r5, #1
    61e2:	f003 fa93 	bl	970c <__aeabi_dmul>
    61e6:	f240 0300 	movw	r3, #0
    61ea:	2200      	movs	r2, #0
    61ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
    61f0:	4680      	mov	r8, r0
    61f2:	4689      	mov	r9, r1
    61f4:	4650      	mov	r0, sl
    61f6:	4659      	mov	r1, fp
    61f8:	f003 fa88 	bl	970c <__aeabi_dmul>
    61fc:	468b      	mov	fp, r1
    61fe:	4682      	mov	sl, r0
    6200:	f003 fd1e 	bl	9c40 <__aeabi_d2iz>
    6204:	4604      	mov	r4, r0
    6206:	f003 fa1b 	bl	9640 <__aeabi_i2d>
    620a:	3430      	adds	r4, #48	; 0x30
    620c:	4602      	mov	r2, r0
    620e:	460b      	mov	r3, r1
    6210:	4650      	mov	r0, sl
    6212:	4659      	mov	r1, fp
    6214:	f003 f8c6 	bl	93a4 <__aeabi_dsub>
    6218:	9a10      	ldr	r2, [sp, #64]	; 0x40
    621a:	464b      	mov	r3, r9
    621c:	55d4      	strb	r4, [r2, r7]
    621e:	4642      	mov	r2, r8
    6220:	3701      	adds	r7, #1
    6222:	4682      	mov	sl, r0
    6224:	468b      	mov	fp, r1
    6226:	f003 fce3 	bl	9bf0 <__aeabi_dcmplt>
    622a:	4652      	mov	r2, sl
    622c:	465b      	mov	r3, fp
    622e:	2800      	cmp	r0, #0
    6230:	d0be      	beq.n	61b0 <_dtoa_r+0x458>
    6232:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    6236:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6238:	e1aa      	b.n	6590 <_dtoa_r+0x838>
    623a:	4640      	mov	r0, r8
    623c:	f003 fa00 	bl	9640 <__aeabi_i2d>
    6240:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6244:	f003 fa62 	bl	970c <__aeabi_dmul>
    6248:	f240 0300 	movw	r3, #0
    624c:	2200      	movs	r2, #0
    624e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    6252:	f003 f8a9 	bl	93a8 <__adddf3>
    6256:	9a08      	ldr	r2, [sp, #32]
    6258:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    625c:	4680      	mov	r8, r0
    625e:	46a9      	mov	r9, r5
    6260:	2a00      	cmp	r2, #0
    6262:	f040 82ec 	bne.w	683e <_dtoa_r+0xae6>
    6266:	f240 0300 	movw	r3, #0
    626a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    626e:	2200      	movs	r2, #0
    6270:	f2c4 0314 	movt	r3, #16404	; 0x4014
    6274:	f003 f896 	bl	93a4 <__aeabi_dsub>
    6278:	4642      	mov	r2, r8
    627a:	462b      	mov	r3, r5
    627c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6280:	f003 fcd4 	bl	9c2c <__aeabi_dcmpgt>
    6284:	2800      	cmp	r0, #0
    6286:	f040 824a 	bne.w	671e <_dtoa_r+0x9c6>
    628a:	4642      	mov	r2, r8
    628c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6290:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    6294:	f003 fcac 	bl	9bf0 <__aeabi_dcmplt>
    6298:	2800      	cmp	r0, #0
    629a:	f040 81d5 	bne.w	6648 <_dtoa_r+0x8f0>
    629e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    62a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    62a4:	ea6f 0703 	mvn.w	r7, r3
    62a8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    62ac:	2e0e      	cmp	r6, #14
    62ae:	bfcc      	ite	gt
    62b0:	2700      	movgt	r7, #0
    62b2:	f007 0701 	andle.w	r7, r7, #1
    62b6:	2f00      	cmp	r7, #0
    62b8:	f000 80b7 	beq.w	642a <_dtoa_r+0x6d2>
    62bc:	982b      	ldr	r0, [sp, #172]	; 0xac
    62be:	f24a 53f0 	movw	r3, #42480	; 0xa5f0
    62c2:	f2c0 0300 	movt	r3, #0
    62c6:	9908      	ldr	r1, [sp, #32]
    62c8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    62cc:	0fc2      	lsrs	r2, r0, #31
    62ce:	2900      	cmp	r1, #0
    62d0:	bfcc      	ite	gt
    62d2:	2200      	movgt	r2, #0
    62d4:	f002 0201 	andle.w	r2, r2, #1
    62d8:	e9d3 0100 	ldrd	r0, r1, [r3]
    62dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    62e0:	2a00      	cmp	r2, #0
    62e2:	f040 81a0 	bne.w	6626 <_dtoa_r+0x8ce>
    62e6:	4602      	mov	r2, r0
    62e8:	460b      	mov	r3, r1
    62ea:	4640      	mov	r0, r8
    62ec:	4649      	mov	r1, r9
    62ee:	f003 fb37 	bl	9960 <__aeabi_ddiv>
    62f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    62f4:	f003 fca4 	bl	9c40 <__aeabi_d2iz>
    62f8:	4682      	mov	sl, r0
    62fa:	f003 f9a1 	bl	9640 <__aeabi_i2d>
    62fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6302:	f003 fa03 	bl	970c <__aeabi_dmul>
    6306:	4602      	mov	r2, r0
    6308:	460b      	mov	r3, r1
    630a:	4640      	mov	r0, r8
    630c:	4649      	mov	r1, r9
    630e:	f003 f849 	bl	93a4 <__aeabi_dsub>
    6312:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    6316:	f805 3b01 	strb.w	r3, [r5], #1
    631a:	9a08      	ldr	r2, [sp, #32]
    631c:	2a01      	cmp	r2, #1
    631e:	4680      	mov	r8, r0
    6320:	4689      	mov	r9, r1
    6322:	d052      	beq.n	63ca <_dtoa_r+0x672>
    6324:	f240 0300 	movw	r3, #0
    6328:	2200      	movs	r2, #0
    632a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    632e:	f003 f9ed 	bl	970c <__aeabi_dmul>
    6332:	2200      	movs	r2, #0
    6334:	2300      	movs	r3, #0
    6336:	e9cd 0106 	strd	r0, r1, [sp, #24]
    633a:	f003 fc4f 	bl	9bdc <__aeabi_dcmpeq>
    633e:	2800      	cmp	r0, #0
    6340:	f040 81eb 	bne.w	671a <_dtoa_r+0x9c2>
    6344:	9810      	ldr	r0, [sp, #64]	; 0x40
    6346:	f04f 0801 	mov.w	r8, #1
    634a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    634e:	46a3      	mov	fp, r4
    6350:	1c87      	adds	r7, r0, #2
    6352:	960f      	str	r6, [sp, #60]	; 0x3c
    6354:	f8dd 9020 	ldr.w	r9, [sp, #32]
    6358:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    635c:	e00a      	b.n	6374 <_dtoa_r+0x61c>
    635e:	f003 f9d5 	bl	970c <__aeabi_dmul>
    6362:	2200      	movs	r2, #0
    6364:	2300      	movs	r3, #0
    6366:	4604      	mov	r4, r0
    6368:	460d      	mov	r5, r1
    636a:	f003 fc37 	bl	9bdc <__aeabi_dcmpeq>
    636e:	2800      	cmp	r0, #0
    6370:	f040 81ce 	bne.w	6710 <_dtoa_r+0x9b8>
    6374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6378:	4620      	mov	r0, r4
    637a:	4629      	mov	r1, r5
    637c:	f108 0801 	add.w	r8, r8, #1
    6380:	f003 faee 	bl	9960 <__aeabi_ddiv>
    6384:	463e      	mov	r6, r7
    6386:	f003 fc5b 	bl	9c40 <__aeabi_d2iz>
    638a:	4682      	mov	sl, r0
    638c:	f003 f958 	bl	9640 <__aeabi_i2d>
    6390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6394:	f003 f9ba 	bl	970c <__aeabi_dmul>
    6398:	4602      	mov	r2, r0
    639a:	460b      	mov	r3, r1
    639c:	4620      	mov	r0, r4
    639e:	4629      	mov	r1, r5
    63a0:	f003 f800 	bl	93a4 <__aeabi_dsub>
    63a4:	2200      	movs	r2, #0
    63a6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    63aa:	f807 cc01 	strb.w	ip, [r7, #-1]
    63ae:	3701      	adds	r7, #1
    63b0:	45c1      	cmp	r9, r8
    63b2:	f240 0300 	movw	r3, #0
    63b6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    63ba:	d1d0      	bne.n	635e <_dtoa_r+0x606>
    63bc:	4635      	mov	r5, r6
    63be:	465c      	mov	r4, fp
    63c0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    63c2:	4680      	mov	r8, r0
    63c4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    63c8:	4689      	mov	r9, r1
    63ca:	4642      	mov	r2, r8
    63cc:	464b      	mov	r3, r9
    63ce:	4640      	mov	r0, r8
    63d0:	4649      	mov	r1, r9
    63d2:	f002 ffe9 	bl	93a8 <__adddf3>
    63d6:	4680      	mov	r8, r0
    63d8:	4689      	mov	r9, r1
    63da:	4642      	mov	r2, r8
    63dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    63e0:	464b      	mov	r3, r9
    63e2:	f003 fc05 	bl	9bf0 <__aeabi_dcmplt>
    63e6:	b960      	cbnz	r0, 6402 <_dtoa_r+0x6aa>
    63e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    63ec:	4642      	mov	r2, r8
    63ee:	464b      	mov	r3, r9
    63f0:	f003 fbf4 	bl	9bdc <__aeabi_dcmpeq>
    63f4:	2800      	cmp	r0, #0
    63f6:	f000 8190 	beq.w	671a <_dtoa_r+0x9c2>
    63fa:	f01a 0f01 	tst.w	sl, #1
    63fe:	f000 818c 	beq.w	671a <_dtoa_r+0x9c2>
    6402:	9910      	ldr	r1, [sp, #64]	; 0x40
    6404:	e000      	b.n	6408 <_dtoa_r+0x6b0>
    6406:	461d      	mov	r5, r3
    6408:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    640c:	1e6b      	subs	r3, r5, #1
    640e:	2a39      	cmp	r2, #57	; 0x39
    6410:	f040 8367 	bne.w	6ae2 <_dtoa_r+0xd8a>
    6414:	428b      	cmp	r3, r1
    6416:	d1f6      	bne.n	6406 <_dtoa_r+0x6ae>
    6418:	9910      	ldr	r1, [sp, #64]	; 0x40
    641a:	2330      	movs	r3, #48	; 0x30
    641c:	3601      	adds	r6, #1
    641e:	2231      	movs	r2, #49	; 0x31
    6420:	700b      	strb	r3, [r1, #0]
    6422:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6424:	701a      	strb	r2, [r3, #0]
    6426:	9612      	str	r6, [sp, #72]	; 0x48
    6428:	e0b2      	b.n	6590 <_dtoa_r+0x838>
    642a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    642c:	2a00      	cmp	r2, #0
    642e:	f040 80df 	bne.w	65f0 <_dtoa_r+0x898>
    6432:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6434:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6436:	920c      	str	r2, [sp, #48]	; 0x30
    6438:	2d00      	cmp	r5, #0
    643a:	bfd4      	ite	le
    643c:	2300      	movle	r3, #0
    643e:	2301      	movgt	r3, #1
    6440:	f1ba 0f00 	cmp.w	sl, #0
    6444:	bfd4      	ite	le
    6446:	2300      	movle	r3, #0
    6448:	f003 0301 	andgt.w	r3, r3, #1
    644c:	b14b      	cbz	r3, 6462 <_dtoa_r+0x70a>
    644e:	45aa      	cmp	sl, r5
    6450:	bfb4      	ite	lt
    6452:	4653      	movlt	r3, sl
    6454:	462b      	movge	r3, r5
    6456:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6458:	ebc3 0a0a 	rsb	sl, r3, sl
    645c:	1aed      	subs	r5, r5, r3
    645e:	1ac0      	subs	r0, r0, r3
    6460:	900f      	str	r0, [sp, #60]	; 0x3c
    6462:	9915      	ldr	r1, [sp, #84]	; 0x54
    6464:	2900      	cmp	r1, #0
    6466:	dd1c      	ble.n	64a2 <_dtoa_r+0x74a>
    6468:	9a16      	ldr	r2, [sp, #88]	; 0x58
    646a:	2a00      	cmp	r2, #0
    646c:	f000 82e9 	beq.w	6a42 <_dtoa_r+0xcea>
    6470:	2f00      	cmp	r7, #0
    6472:	dd12      	ble.n	649a <_dtoa_r+0x742>
    6474:	990c      	ldr	r1, [sp, #48]	; 0x30
    6476:	463a      	mov	r2, r7
    6478:	4620      	mov	r0, r4
    647a:	f002 f96b 	bl	8754 <__pow5mult>
    647e:	465a      	mov	r2, fp
    6480:	900c      	str	r0, [sp, #48]	; 0x30
    6482:	4620      	mov	r0, r4
    6484:	990c      	ldr	r1, [sp, #48]	; 0x30
    6486:	f002 f87d 	bl	8584 <__multiply>
    648a:	4659      	mov	r1, fp
    648c:	4603      	mov	r3, r0
    648e:	4620      	mov	r0, r4
    6490:	9303      	str	r3, [sp, #12]
    6492:	f001 fee3 	bl	825c <_Bfree>
    6496:	9b03      	ldr	r3, [sp, #12]
    6498:	469b      	mov	fp, r3
    649a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    649c:	1bda      	subs	r2, r3, r7
    649e:	f040 8311 	bne.w	6ac4 <_dtoa_r+0xd6c>
    64a2:	2101      	movs	r1, #1
    64a4:	4620      	mov	r0, r4
    64a6:	f002 f907 	bl	86b8 <__i2b>
    64aa:	9006      	str	r0, [sp, #24]
    64ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
    64ae:	2800      	cmp	r0, #0
    64b0:	dd05      	ble.n	64be <_dtoa_r+0x766>
    64b2:	9906      	ldr	r1, [sp, #24]
    64b4:	4620      	mov	r0, r4
    64b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    64b8:	f002 f94c 	bl	8754 <__pow5mult>
    64bc:	9006      	str	r0, [sp, #24]
    64be:	992a      	ldr	r1, [sp, #168]	; 0xa8
    64c0:	2901      	cmp	r1, #1
    64c2:	f340 810a 	ble.w	66da <_dtoa_r+0x982>
    64c6:	2700      	movs	r7, #0
    64c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    64ca:	2b00      	cmp	r3, #0
    64cc:	f040 8261 	bne.w	6992 <_dtoa_r+0xc3a>
    64d0:	2301      	movs	r3, #1
    64d2:	4453      	add	r3, sl
    64d4:	f013 031f 	ands.w	r3, r3, #31
    64d8:	f040 812a 	bne.w	6730 <_dtoa_r+0x9d8>
    64dc:	231c      	movs	r3, #28
    64de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    64e0:	449a      	add	sl, r3
    64e2:	18ed      	adds	r5, r5, r3
    64e4:	18d2      	adds	r2, r2, r3
    64e6:	920f      	str	r2, [sp, #60]	; 0x3c
    64e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    64ea:	2b00      	cmp	r3, #0
    64ec:	dd05      	ble.n	64fa <_dtoa_r+0x7a2>
    64ee:	4659      	mov	r1, fp
    64f0:	461a      	mov	r2, r3
    64f2:	4620      	mov	r0, r4
    64f4:	f001 ffe8 	bl	84c8 <__lshift>
    64f8:	4683      	mov	fp, r0
    64fa:	f1ba 0f00 	cmp.w	sl, #0
    64fe:	dd05      	ble.n	650c <_dtoa_r+0x7b4>
    6500:	9906      	ldr	r1, [sp, #24]
    6502:	4652      	mov	r2, sl
    6504:	4620      	mov	r0, r4
    6506:	f001 ffdf 	bl	84c8 <__lshift>
    650a:	9006      	str	r0, [sp, #24]
    650c:	9818      	ldr	r0, [sp, #96]	; 0x60
    650e:	2800      	cmp	r0, #0
    6510:	f040 8229 	bne.w	6966 <_dtoa_r+0xc0e>
    6514:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6516:	9908      	ldr	r1, [sp, #32]
    6518:	2802      	cmp	r0, #2
    651a:	bfd4      	ite	le
    651c:	2300      	movle	r3, #0
    651e:	2301      	movgt	r3, #1
    6520:	2900      	cmp	r1, #0
    6522:	bfcc      	ite	gt
    6524:	2300      	movgt	r3, #0
    6526:	f003 0301 	andle.w	r3, r3, #1
    652a:	2b00      	cmp	r3, #0
    652c:	f000 810c 	beq.w	6748 <_dtoa_r+0x9f0>
    6530:	2900      	cmp	r1, #0
    6532:	f040 808c 	bne.w	664e <_dtoa_r+0x8f6>
    6536:	2205      	movs	r2, #5
    6538:	9906      	ldr	r1, [sp, #24]
    653a:	9b08      	ldr	r3, [sp, #32]
    653c:	4620      	mov	r0, r4
    653e:	f002 f8c5 	bl	86cc <__multadd>
    6542:	9006      	str	r0, [sp, #24]
    6544:	4658      	mov	r0, fp
    6546:	9906      	ldr	r1, [sp, #24]
    6548:	f001 fd4e 	bl	7fe8 <__mcmp>
    654c:	2800      	cmp	r0, #0
    654e:	dd7e      	ble.n	664e <_dtoa_r+0x8f6>
    6550:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6552:	3601      	adds	r6, #1
    6554:	2700      	movs	r7, #0
    6556:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    655a:	2331      	movs	r3, #49	; 0x31
    655c:	f805 3b01 	strb.w	r3, [r5], #1
    6560:	9906      	ldr	r1, [sp, #24]
    6562:	4620      	mov	r0, r4
    6564:	f001 fe7a 	bl	825c <_Bfree>
    6568:	f1ba 0f00 	cmp.w	sl, #0
    656c:	f000 80d5 	beq.w	671a <_dtoa_r+0x9c2>
    6570:	1e3b      	subs	r3, r7, #0
    6572:	bf18      	it	ne
    6574:	2301      	movne	r3, #1
    6576:	4557      	cmp	r7, sl
    6578:	bf0c      	ite	eq
    657a:	2300      	moveq	r3, #0
    657c:	f003 0301 	andne.w	r3, r3, #1
    6580:	2b00      	cmp	r3, #0
    6582:	f040 80d0 	bne.w	6726 <_dtoa_r+0x9ce>
    6586:	4651      	mov	r1, sl
    6588:	4620      	mov	r0, r4
    658a:	f001 fe67 	bl	825c <_Bfree>
    658e:	9612      	str	r6, [sp, #72]	; 0x48
    6590:	4620      	mov	r0, r4
    6592:	4659      	mov	r1, fp
    6594:	f001 fe62 	bl	825c <_Bfree>
    6598:	9a12      	ldr	r2, [sp, #72]	; 0x48
    659a:	1c53      	adds	r3, r2, #1
    659c:	2200      	movs	r2, #0
    659e:	702a      	strb	r2, [r5, #0]
    65a0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    65a2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    65a4:	6003      	str	r3, [r0, #0]
    65a6:	2900      	cmp	r1, #0
    65a8:	f000 81d4 	beq.w	6954 <_dtoa_r+0xbfc>
    65ac:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    65ae:	9810      	ldr	r0, [sp, #64]	; 0x40
    65b0:	6015      	str	r5, [r2, #0]
    65b2:	e412      	b.n	5dda <_dtoa_r+0x82>
    65b4:	2010      	movs	r0, #16
    65b6:	f001 f889 	bl	76cc <malloc>
    65ba:	60c6      	str	r6, [r0, #12]
    65bc:	6046      	str	r6, [r0, #4]
    65be:	6086      	str	r6, [r0, #8]
    65c0:	6006      	str	r6, [r0, #0]
    65c2:	4606      	mov	r6, r0
    65c4:	6260      	str	r0, [r4, #36]	; 0x24
    65c6:	f7ff bbd2 	b.w	5d6e <_dtoa_r+0x16>
    65ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
    65cc:	4271      	negs	r1, r6
    65ce:	2200      	movs	r2, #0
    65d0:	9115      	str	r1, [sp, #84]	; 0x54
    65d2:	1b80      	subs	r0, r0, r6
    65d4:	9217      	str	r2, [sp, #92]	; 0x5c
    65d6:	900f      	str	r0, [sp, #60]	; 0x3c
    65d8:	e48a      	b.n	5ef0 <_dtoa_r+0x198>
    65da:	2100      	movs	r1, #0
    65dc:	3e01      	subs	r6, #1
    65de:	9118      	str	r1, [sp, #96]	; 0x60
    65e0:	e472      	b.n	5ec8 <_dtoa_r+0x170>
    65e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    65e6:	f04f 0802 	mov.w	r8, #2
    65ea:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    65ee:	e521      	b.n	6034 <_dtoa_r+0x2dc>
    65f0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    65f2:	2801      	cmp	r0, #1
    65f4:	f340 826c 	ble.w	6ad0 <_dtoa_r+0xd78>
    65f8:	9a08      	ldr	r2, [sp, #32]
    65fa:	9815      	ldr	r0, [sp, #84]	; 0x54
    65fc:	1e53      	subs	r3, r2, #1
    65fe:	4298      	cmp	r0, r3
    6600:	f2c0 8258 	blt.w	6ab4 <_dtoa_r+0xd5c>
    6604:	1ac7      	subs	r7, r0, r3
    6606:	9b08      	ldr	r3, [sp, #32]
    6608:	2b00      	cmp	r3, #0
    660a:	bfa8      	it	ge
    660c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    660e:	f2c0 8273 	blt.w	6af8 <_dtoa_r+0xda0>
    6612:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6614:	4620      	mov	r0, r4
    6616:	2101      	movs	r1, #1
    6618:	449a      	add	sl, r3
    661a:	18d2      	adds	r2, r2, r3
    661c:	920f      	str	r2, [sp, #60]	; 0x3c
    661e:	f002 f84b 	bl	86b8 <__i2b>
    6622:	900c      	str	r0, [sp, #48]	; 0x30
    6624:	e708      	b.n	6438 <_dtoa_r+0x6e0>
    6626:	9b08      	ldr	r3, [sp, #32]
    6628:	b973      	cbnz	r3, 6648 <_dtoa_r+0x8f0>
    662a:	f240 0300 	movw	r3, #0
    662e:	2200      	movs	r2, #0
    6630:	f2c4 0314 	movt	r3, #16404	; 0x4014
    6634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6638:	f003 f868 	bl	970c <__aeabi_dmul>
    663c:	4642      	mov	r2, r8
    663e:	464b      	mov	r3, r9
    6640:	f003 faea 	bl	9c18 <__aeabi_dcmpge>
    6644:	2800      	cmp	r0, #0
    6646:	d06a      	beq.n	671e <_dtoa_r+0x9c6>
    6648:	2200      	movs	r2, #0
    664a:	9206      	str	r2, [sp, #24]
    664c:	920c      	str	r2, [sp, #48]	; 0x30
    664e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6650:	2700      	movs	r7, #0
    6652:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6656:	43de      	mvns	r6, r3
    6658:	9d10      	ldr	r5, [sp, #64]	; 0x40
    665a:	e781      	b.n	6560 <_dtoa_r+0x808>
    665c:	2100      	movs	r1, #0
    665e:	9116      	str	r1, [sp, #88]	; 0x58
    6660:	982b      	ldr	r0, [sp, #172]	; 0xac
    6662:	2800      	cmp	r0, #0
    6664:	f340 819f 	ble.w	69a6 <_dtoa_r+0xc4e>
    6668:	982b      	ldr	r0, [sp, #172]	; 0xac
    666a:	4601      	mov	r1, r0
    666c:	9011      	str	r0, [sp, #68]	; 0x44
    666e:	9008      	str	r0, [sp, #32]
    6670:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6672:	2200      	movs	r2, #0
    6674:	2917      	cmp	r1, #23
    6676:	606a      	str	r2, [r5, #4]
    6678:	f240 82ab 	bls.w	6bd2 <_dtoa_r+0xe7a>
    667c:	2304      	movs	r3, #4
    667e:	005b      	lsls	r3, r3, #1
    6680:	3201      	adds	r2, #1
    6682:	f103 0014 	add.w	r0, r3, #20
    6686:	4288      	cmp	r0, r1
    6688:	d9f9      	bls.n	667e <_dtoa_r+0x926>
    668a:	9b08      	ldr	r3, [sp, #32]
    668c:	606a      	str	r2, [r5, #4]
    668e:	2b0e      	cmp	r3, #14
    6690:	bf8c      	ite	hi
    6692:	2700      	movhi	r7, #0
    6694:	f007 0701 	andls.w	r7, r7, #1
    6698:	e49d      	b.n	5fd6 <_dtoa_r+0x27e>
    669a:	2201      	movs	r2, #1
    669c:	9216      	str	r2, [sp, #88]	; 0x58
    669e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    66a0:	18f3      	adds	r3, r6, r3
    66a2:	9311      	str	r3, [sp, #68]	; 0x44
    66a4:	1c59      	adds	r1, r3, #1
    66a6:	2900      	cmp	r1, #0
    66a8:	bfc8      	it	gt
    66aa:	9108      	strgt	r1, [sp, #32]
    66ac:	dce0      	bgt.n	6670 <_dtoa_r+0x918>
    66ae:	290e      	cmp	r1, #14
    66b0:	bf8c      	ite	hi
    66b2:	2700      	movhi	r7, #0
    66b4:	f007 0701 	andls.w	r7, r7, #1
    66b8:	9108      	str	r1, [sp, #32]
    66ba:	e489      	b.n	5fd0 <_dtoa_r+0x278>
    66bc:	2301      	movs	r3, #1
    66be:	9316      	str	r3, [sp, #88]	; 0x58
    66c0:	e7ce      	b.n	6660 <_dtoa_r+0x908>
    66c2:	2200      	movs	r2, #0
    66c4:	9216      	str	r2, [sp, #88]	; 0x58
    66c6:	e7ea      	b.n	669e <_dtoa_r+0x946>
    66c8:	f04f 33ff 	mov.w	r3, #4294967295
    66cc:	2700      	movs	r7, #0
    66ce:	2001      	movs	r0, #1
    66d0:	9311      	str	r3, [sp, #68]	; 0x44
    66d2:	9016      	str	r0, [sp, #88]	; 0x58
    66d4:	9308      	str	r3, [sp, #32]
    66d6:	972b      	str	r7, [sp, #172]	; 0xac
    66d8:	e47a      	b.n	5fd0 <_dtoa_r+0x278>
    66da:	f1b8 0f00 	cmp.w	r8, #0
    66de:	f47f aef2 	bne.w	64c6 <_dtoa_r+0x76e>
    66e2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    66e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    66ea:	2b00      	cmp	r3, #0
    66ec:	f47f aeeb 	bne.w	64c6 <_dtoa_r+0x76e>
    66f0:	f240 0300 	movw	r3, #0
    66f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    66f8:	ea09 0303 	and.w	r3, r9, r3
    66fc:	2b00      	cmp	r3, #0
    66fe:	f43f aee2 	beq.w	64c6 <_dtoa_r+0x76e>
    6702:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6704:	f10a 0a01 	add.w	sl, sl, #1
    6708:	2701      	movs	r7, #1
    670a:	3201      	adds	r2, #1
    670c:	920f      	str	r2, [sp, #60]	; 0x3c
    670e:	e6db      	b.n	64c8 <_dtoa_r+0x770>
    6710:	4635      	mov	r5, r6
    6712:	465c      	mov	r4, fp
    6714:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6716:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    671a:	9612      	str	r6, [sp, #72]	; 0x48
    671c:	e738      	b.n	6590 <_dtoa_r+0x838>
    671e:	2000      	movs	r0, #0
    6720:	9006      	str	r0, [sp, #24]
    6722:	900c      	str	r0, [sp, #48]	; 0x30
    6724:	e714      	b.n	6550 <_dtoa_r+0x7f8>
    6726:	4639      	mov	r1, r7
    6728:	4620      	mov	r0, r4
    672a:	f001 fd97 	bl	825c <_Bfree>
    672e:	e72a      	b.n	6586 <_dtoa_r+0x82e>
    6730:	f1c3 0320 	rsb	r3, r3, #32
    6734:	2b04      	cmp	r3, #4
    6736:	f340 8254 	ble.w	6be2 <_dtoa_r+0xe8a>
    673a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    673c:	3b04      	subs	r3, #4
    673e:	449a      	add	sl, r3
    6740:	18ed      	adds	r5, r5, r3
    6742:	18c9      	adds	r1, r1, r3
    6744:	910f      	str	r1, [sp, #60]	; 0x3c
    6746:	e6cf      	b.n	64e8 <_dtoa_r+0x790>
    6748:	9916      	ldr	r1, [sp, #88]	; 0x58
    674a:	2900      	cmp	r1, #0
    674c:	f000 8131 	beq.w	69b2 <_dtoa_r+0xc5a>
    6750:	2d00      	cmp	r5, #0
    6752:	dd05      	ble.n	6760 <_dtoa_r+0xa08>
    6754:	990c      	ldr	r1, [sp, #48]	; 0x30
    6756:	462a      	mov	r2, r5
    6758:	4620      	mov	r0, r4
    675a:	f001 feb5 	bl	84c8 <__lshift>
    675e:	900c      	str	r0, [sp, #48]	; 0x30
    6760:	2f00      	cmp	r7, #0
    6762:	f040 81ea 	bne.w	6b3a <_dtoa_r+0xde2>
    6766:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    676a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    676c:	2301      	movs	r3, #1
    676e:	f008 0001 	and.w	r0, r8, #1
    6772:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6774:	9011      	str	r0, [sp, #68]	; 0x44
    6776:	950f      	str	r5, [sp, #60]	; 0x3c
    6778:	461d      	mov	r5, r3
    677a:	960c      	str	r6, [sp, #48]	; 0x30
    677c:	9906      	ldr	r1, [sp, #24]
    677e:	4658      	mov	r0, fp
    6780:	f7ff fa5a 	bl	5c38 <quorem>
    6784:	4639      	mov	r1, r7
    6786:	3030      	adds	r0, #48	; 0x30
    6788:	900b      	str	r0, [sp, #44]	; 0x2c
    678a:	4658      	mov	r0, fp
    678c:	f001 fc2c 	bl	7fe8 <__mcmp>
    6790:	9906      	ldr	r1, [sp, #24]
    6792:	4652      	mov	r2, sl
    6794:	4606      	mov	r6, r0
    6796:	4620      	mov	r0, r4
    6798:	f001 fe1a 	bl	83d0 <__mdiff>
    679c:	68c3      	ldr	r3, [r0, #12]
    679e:	4680      	mov	r8, r0
    67a0:	2b00      	cmp	r3, #0
    67a2:	d03d      	beq.n	6820 <_dtoa_r+0xac8>
    67a4:	f04f 0901 	mov.w	r9, #1
    67a8:	4641      	mov	r1, r8
    67aa:	4620      	mov	r0, r4
    67ac:	f001 fd56 	bl	825c <_Bfree>
    67b0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    67b2:	ea59 0101 	orrs.w	r1, r9, r1
    67b6:	d103      	bne.n	67c0 <_dtoa_r+0xa68>
    67b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    67ba:	2a00      	cmp	r2, #0
    67bc:	f000 81eb 	beq.w	6b96 <_dtoa_r+0xe3e>
    67c0:	2e00      	cmp	r6, #0
    67c2:	f2c0 819e 	blt.w	6b02 <_dtoa_r+0xdaa>
    67c6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    67c8:	4332      	orrs	r2, r6
    67ca:	d103      	bne.n	67d4 <_dtoa_r+0xa7c>
    67cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    67ce:	2b00      	cmp	r3, #0
    67d0:	f000 8197 	beq.w	6b02 <_dtoa_r+0xdaa>
    67d4:	f1b9 0f00 	cmp.w	r9, #0
    67d8:	f300 81ce 	bgt.w	6b78 <_dtoa_r+0xe20>
    67dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    67de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    67e0:	f801 2b01 	strb.w	r2, [r1], #1
    67e4:	9b08      	ldr	r3, [sp, #32]
    67e6:	910f      	str	r1, [sp, #60]	; 0x3c
    67e8:	429d      	cmp	r5, r3
    67ea:	f000 81c2 	beq.w	6b72 <_dtoa_r+0xe1a>
    67ee:	4659      	mov	r1, fp
    67f0:	220a      	movs	r2, #10
    67f2:	2300      	movs	r3, #0
    67f4:	4620      	mov	r0, r4
    67f6:	f001 ff69 	bl	86cc <__multadd>
    67fa:	4557      	cmp	r7, sl
    67fc:	4639      	mov	r1, r7
    67fe:	4683      	mov	fp, r0
    6800:	d014      	beq.n	682c <_dtoa_r+0xad4>
    6802:	220a      	movs	r2, #10
    6804:	2300      	movs	r3, #0
    6806:	4620      	mov	r0, r4
    6808:	3501      	adds	r5, #1
    680a:	f001 ff5f 	bl	86cc <__multadd>
    680e:	4651      	mov	r1, sl
    6810:	220a      	movs	r2, #10
    6812:	2300      	movs	r3, #0
    6814:	4607      	mov	r7, r0
    6816:	4620      	mov	r0, r4
    6818:	f001 ff58 	bl	86cc <__multadd>
    681c:	4682      	mov	sl, r0
    681e:	e7ad      	b.n	677c <_dtoa_r+0xa24>
    6820:	4658      	mov	r0, fp
    6822:	4641      	mov	r1, r8
    6824:	f001 fbe0 	bl	7fe8 <__mcmp>
    6828:	4681      	mov	r9, r0
    682a:	e7bd      	b.n	67a8 <_dtoa_r+0xa50>
    682c:	4620      	mov	r0, r4
    682e:	220a      	movs	r2, #10
    6830:	2300      	movs	r3, #0
    6832:	3501      	adds	r5, #1
    6834:	f001 ff4a 	bl	86cc <__multadd>
    6838:	4607      	mov	r7, r0
    683a:	4682      	mov	sl, r0
    683c:	e79e      	b.n	677c <_dtoa_r+0xa24>
    683e:	9612      	str	r6, [sp, #72]	; 0x48
    6840:	f8dd c020 	ldr.w	ip, [sp, #32]
    6844:	e459      	b.n	60fa <_dtoa_r+0x3a2>
    6846:	4275      	negs	r5, r6
    6848:	2d00      	cmp	r5, #0
    684a:	f040 8101 	bne.w	6a50 <_dtoa_r+0xcf8>
    684e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6852:	f04f 0802 	mov.w	r8, #2
    6856:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    685a:	e40c      	b.n	6076 <_dtoa_r+0x31e>
    685c:	f24a 51f0 	movw	r1, #42480	; 0xa5f0
    6860:	4642      	mov	r2, r8
    6862:	f2c0 0100 	movt	r1, #0
    6866:	464b      	mov	r3, r9
    6868:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    686c:	f8cd c00c 	str.w	ip, [sp, #12]
    6870:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6872:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6876:	f002 ff49 	bl	970c <__aeabi_dmul>
    687a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    687e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6882:	f003 f9dd 	bl	9c40 <__aeabi_d2iz>
    6886:	4607      	mov	r7, r0
    6888:	f002 feda 	bl	9640 <__aeabi_i2d>
    688c:	460b      	mov	r3, r1
    688e:	4602      	mov	r2, r0
    6890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6894:	f002 fd86 	bl	93a4 <__aeabi_dsub>
    6898:	f107 0330 	add.w	r3, r7, #48	; 0x30
    689c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    68a0:	f805 3b01 	strb.w	r3, [r5], #1
    68a4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    68a8:	f1bc 0f01 	cmp.w	ip, #1
    68ac:	d029      	beq.n	6902 <_dtoa_r+0xbaa>
    68ae:	46d1      	mov	r9, sl
    68b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    68b4:	46b2      	mov	sl, r6
    68b6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    68b8:	951c      	str	r5, [sp, #112]	; 0x70
    68ba:	2701      	movs	r7, #1
    68bc:	4665      	mov	r5, ip
    68be:	46a0      	mov	r8, r4
    68c0:	f240 0300 	movw	r3, #0
    68c4:	2200      	movs	r2, #0
    68c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    68ca:	f002 ff1f 	bl	970c <__aeabi_dmul>
    68ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    68d2:	f003 f9b5 	bl	9c40 <__aeabi_d2iz>
    68d6:	4604      	mov	r4, r0
    68d8:	f002 feb2 	bl	9640 <__aeabi_i2d>
    68dc:	3430      	adds	r4, #48	; 0x30
    68de:	4602      	mov	r2, r0
    68e0:	460b      	mov	r3, r1
    68e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    68e6:	f002 fd5d 	bl	93a4 <__aeabi_dsub>
    68ea:	55f4      	strb	r4, [r6, r7]
    68ec:	3701      	adds	r7, #1
    68ee:	42af      	cmp	r7, r5
    68f0:	d1e6      	bne.n	68c0 <_dtoa_r+0xb68>
    68f2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    68f4:	3f01      	subs	r7, #1
    68f6:	4656      	mov	r6, sl
    68f8:	4644      	mov	r4, r8
    68fa:	46ca      	mov	sl, r9
    68fc:	19ed      	adds	r5, r5, r7
    68fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6902:	f240 0300 	movw	r3, #0
    6906:	2200      	movs	r2, #0
    6908:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    690c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    6910:	f002 fd4a 	bl	93a8 <__adddf3>
    6914:	4602      	mov	r2, r0
    6916:	460b      	mov	r3, r1
    6918:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    691c:	f003 f986 	bl	9c2c <__aeabi_dcmpgt>
    6920:	b9f0      	cbnz	r0, 6960 <_dtoa_r+0xc08>
    6922:	f240 0100 	movw	r1, #0
    6926:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    692a:	2000      	movs	r0, #0
    692c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6930:	f002 fd38 	bl	93a4 <__aeabi_dsub>
    6934:	4602      	mov	r2, r0
    6936:	460b      	mov	r3, r1
    6938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    693c:	f003 f958 	bl	9bf0 <__aeabi_dcmplt>
    6940:	2800      	cmp	r0, #0
    6942:	f43f acac 	beq.w	629e <_dtoa_r+0x546>
    6946:	462b      	mov	r3, r5
    6948:	461d      	mov	r5, r3
    694a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    694e:	2a30      	cmp	r2, #48	; 0x30
    6950:	d0fa      	beq.n	6948 <_dtoa_r+0xbf0>
    6952:	e61d      	b.n	6590 <_dtoa_r+0x838>
    6954:	9810      	ldr	r0, [sp, #64]	; 0x40
    6956:	f7ff ba40 	b.w	5dda <_dtoa_r+0x82>
    695a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    695e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6960:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6962:	9910      	ldr	r1, [sp, #64]	; 0x40
    6964:	e550      	b.n	6408 <_dtoa_r+0x6b0>
    6966:	4658      	mov	r0, fp
    6968:	9906      	ldr	r1, [sp, #24]
    696a:	f001 fb3d 	bl	7fe8 <__mcmp>
    696e:	2800      	cmp	r0, #0
    6970:	f6bf add0 	bge.w	6514 <_dtoa_r+0x7bc>
    6974:	4659      	mov	r1, fp
    6976:	4620      	mov	r0, r4
    6978:	220a      	movs	r2, #10
    697a:	2300      	movs	r3, #0
    697c:	f001 fea6 	bl	86cc <__multadd>
    6980:	9916      	ldr	r1, [sp, #88]	; 0x58
    6982:	3e01      	subs	r6, #1
    6984:	4683      	mov	fp, r0
    6986:	2900      	cmp	r1, #0
    6988:	f040 8119 	bne.w	6bbe <_dtoa_r+0xe66>
    698c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    698e:	9208      	str	r2, [sp, #32]
    6990:	e5c0      	b.n	6514 <_dtoa_r+0x7bc>
    6992:	9806      	ldr	r0, [sp, #24]
    6994:	6903      	ldr	r3, [r0, #16]
    6996:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    699a:	6918      	ldr	r0, [r3, #16]
    699c:	f001 fad2 	bl	7f44 <__hi0bits>
    69a0:	f1c0 0320 	rsb	r3, r0, #32
    69a4:	e595      	b.n	64d2 <_dtoa_r+0x77a>
    69a6:	2101      	movs	r1, #1
    69a8:	9111      	str	r1, [sp, #68]	; 0x44
    69aa:	9108      	str	r1, [sp, #32]
    69ac:	912b      	str	r1, [sp, #172]	; 0xac
    69ae:	f7ff bb0f 	b.w	5fd0 <_dtoa_r+0x278>
    69b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    69b4:	46b1      	mov	r9, r6
    69b6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    69b8:	46aa      	mov	sl, r5
    69ba:	f8dd 8018 	ldr.w	r8, [sp, #24]
    69be:	9e08      	ldr	r6, [sp, #32]
    69c0:	e002      	b.n	69c8 <_dtoa_r+0xc70>
    69c2:	f001 fe83 	bl	86cc <__multadd>
    69c6:	4683      	mov	fp, r0
    69c8:	4641      	mov	r1, r8
    69ca:	4658      	mov	r0, fp
    69cc:	f7ff f934 	bl	5c38 <quorem>
    69d0:	3501      	adds	r5, #1
    69d2:	220a      	movs	r2, #10
    69d4:	2300      	movs	r3, #0
    69d6:	4659      	mov	r1, fp
    69d8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    69dc:	f80a c007 	strb.w	ip, [sl, r7]
    69e0:	3701      	adds	r7, #1
    69e2:	4620      	mov	r0, r4
    69e4:	42be      	cmp	r6, r7
    69e6:	dcec      	bgt.n	69c2 <_dtoa_r+0xc6a>
    69e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    69ec:	464e      	mov	r6, r9
    69ee:	2700      	movs	r7, #0
    69f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    69f4:	4659      	mov	r1, fp
    69f6:	2201      	movs	r2, #1
    69f8:	4620      	mov	r0, r4
    69fa:	f001 fd65 	bl	84c8 <__lshift>
    69fe:	9906      	ldr	r1, [sp, #24]
    6a00:	4683      	mov	fp, r0
    6a02:	f001 faf1 	bl	7fe8 <__mcmp>
    6a06:	2800      	cmp	r0, #0
    6a08:	dd0f      	ble.n	6a2a <_dtoa_r+0xcd2>
    6a0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    6a0c:	e000      	b.n	6a10 <_dtoa_r+0xcb8>
    6a0e:	461d      	mov	r5, r3
    6a10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6a14:	1e6b      	subs	r3, r5, #1
    6a16:	2a39      	cmp	r2, #57	; 0x39
    6a18:	f040 808c 	bne.w	6b34 <_dtoa_r+0xddc>
    6a1c:	428b      	cmp	r3, r1
    6a1e:	d1f6      	bne.n	6a0e <_dtoa_r+0xcb6>
    6a20:	9910      	ldr	r1, [sp, #64]	; 0x40
    6a22:	2331      	movs	r3, #49	; 0x31
    6a24:	3601      	adds	r6, #1
    6a26:	700b      	strb	r3, [r1, #0]
    6a28:	e59a      	b.n	6560 <_dtoa_r+0x808>
    6a2a:	d103      	bne.n	6a34 <_dtoa_r+0xcdc>
    6a2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6a2e:	f010 0f01 	tst.w	r0, #1
    6a32:	d1ea      	bne.n	6a0a <_dtoa_r+0xcb2>
    6a34:	462b      	mov	r3, r5
    6a36:	461d      	mov	r5, r3
    6a38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    6a3c:	2a30      	cmp	r2, #48	; 0x30
    6a3e:	d0fa      	beq.n	6a36 <_dtoa_r+0xcde>
    6a40:	e58e      	b.n	6560 <_dtoa_r+0x808>
    6a42:	4659      	mov	r1, fp
    6a44:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6a46:	4620      	mov	r0, r4
    6a48:	f001 fe84 	bl	8754 <__pow5mult>
    6a4c:	4683      	mov	fp, r0
    6a4e:	e528      	b.n	64a2 <_dtoa_r+0x74a>
    6a50:	f005 030f 	and.w	r3, r5, #15
    6a54:	f24a 52f0 	movw	r2, #42480	; 0xa5f0
    6a58:	f2c0 0200 	movt	r2, #0
    6a5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6a60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6a64:	e9d3 2300 	ldrd	r2, r3, [r3]
    6a68:	f002 fe50 	bl	970c <__aeabi_dmul>
    6a6c:	112d      	asrs	r5, r5, #4
    6a6e:	bf08      	it	eq
    6a70:	f04f 0802 	moveq.w	r8, #2
    6a74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6a78:	f43f aafd 	beq.w	6076 <_dtoa_r+0x31e>
    6a7c:	f24a 67c8 	movw	r7, #42696	; 0xa6c8
    6a80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6a84:	f04f 0802 	mov.w	r8, #2
    6a88:	f2c0 0700 	movt	r7, #0
    6a8c:	f015 0f01 	tst.w	r5, #1
    6a90:	4610      	mov	r0, r2
    6a92:	4619      	mov	r1, r3
    6a94:	d007      	beq.n	6aa6 <_dtoa_r+0xd4e>
    6a96:	e9d7 2300 	ldrd	r2, r3, [r7]
    6a9a:	f108 0801 	add.w	r8, r8, #1
    6a9e:	f002 fe35 	bl	970c <__aeabi_dmul>
    6aa2:	4602      	mov	r2, r0
    6aa4:	460b      	mov	r3, r1
    6aa6:	3708      	adds	r7, #8
    6aa8:	106d      	asrs	r5, r5, #1
    6aaa:	d1ef      	bne.n	6a8c <_dtoa_r+0xd34>
    6aac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6ab0:	f7ff bae1 	b.w	6076 <_dtoa_r+0x31e>
    6ab4:	9915      	ldr	r1, [sp, #84]	; 0x54
    6ab6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6ab8:	1a5b      	subs	r3, r3, r1
    6aba:	18c9      	adds	r1, r1, r3
    6abc:	18d2      	adds	r2, r2, r3
    6abe:	9115      	str	r1, [sp, #84]	; 0x54
    6ac0:	9217      	str	r2, [sp, #92]	; 0x5c
    6ac2:	e5a0      	b.n	6606 <_dtoa_r+0x8ae>
    6ac4:	4659      	mov	r1, fp
    6ac6:	4620      	mov	r0, r4
    6ac8:	f001 fe44 	bl	8754 <__pow5mult>
    6acc:	4683      	mov	fp, r0
    6ace:	e4e8      	b.n	64a2 <_dtoa_r+0x74a>
    6ad0:	9919      	ldr	r1, [sp, #100]	; 0x64
    6ad2:	2900      	cmp	r1, #0
    6ad4:	d047      	beq.n	6b66 <_dtoa_r+0xe0e>
    6ad6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    6ada:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6adc:	3303      	adds	r3, #3
    6ade:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6ae0:	e597      	b.n	6612 <_dtoa_r+0x8ba>
    6ae2:	3201      	adds	r2, #1
    6ae4:	b2d2      	uxtb	r2, r2
    6ae6:	e49d      	b.n	6424 <_dtoa_r+0x6cc>
    6ae8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    6aec:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    6af0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    6af2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6af4:	f7ff bbd3 	b.w	629e <_dtoa_r+0x546>
    6af8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6afa:	2300      	movs	r3, #0
    6afc:	9808      	ldr	r0, [sp, #32]
    6afe:	1a0d      	subs	r5, r1, r0
    6b00:	e587      	b.n	6612 <_dtoa_r+0x8ba>
    6b02:	f1b9 0f00 	cmp.w	r9, #0
    6b06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b08:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6b0a:	dd0f      	ble.n	6b2c <_dtoa_r+0xdd4>
    6b0c:	4659      	mov	r1, fp
    6b0e:	2201      	movs	r2, #1
    6b10:	4620      	mov	r0, r4
    6b12:	f001 fcd9 	bl	84c8 <__lshift>
    6b16:	9906      	ldr	r1, [sp, #24]
    6b18:	4683      	mov	fp, r0
    6b1a:	f001 fa65 	bl	7fe8 <__mcmp>
    6b1e:	2800      	cmp	r0, #0
    6b20:	dd47      	ble.n	6bb2 <_dtoa_r+0xe5a>
    6b22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6b24:	2939      	cmp	r1, #57	; 0x39
    6b26:	d031      	beq.n	6b8c <_dtoa_r+0xe34>
    6b28:	3101      	adds	r1, #1
    6b2a:	910b      	str	r1, [sp, #44]	; 0x2c
    6b2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6b2e:	f805 2b01 	strb.w	r2, [r5], #1
    6b32:	e515      	b.n	6560 <_dtoa_r+0x808>
    6b34:	3201      	adds	r2, #1
    6b36:	701a      	strb	r2, [r3, #0]
    6b38:	e512      	b.n	6560 <_dtoa_r+0x808>
    6b3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6b3c:	4620      	mov	r0, r4
    6b3e:	6851      	ldr	r1, [r2, #4]
    6b40:	f001 fba8 	bl	8294 <_Balloc>
    6b44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b46:	f103 010c 	add.w	r1, r3, #12
    6b4a:	691a      	ldr	r2, [r3, #16]
    6b4c:	3202      	adds	r2, #2
    6b4e:	0092      	lsls	r2, r2, #2
    6b50:	4605      	mov	r5, r0
    6b52:	300c      	adds	r0, #12
    6b54:	f001 f8ce 	bl	7cf4 <memcpy>
    6b58:	4620      	mov	r0, r4
    6b5a:	4629      	mov	r1, r5
    6b5c:	2201      	movs	r2, #1
    6b5e:	f001 fcb3 	bl	84c8 <__lshift>
    6b62:	4682      	mov	sl, r0
    6b64:	e601      	b.n	676a <_dtoa_r+0xa12>
    6b66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6b68:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6b6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b6c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    6b70:	e54f      	b.n	6612 <_dtoa_r+0x8ba>
    6b72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b74:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6b76:	e73d      	b.n	69f4 <_dtoa_r+0xc9c>
    6b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b7c:	2b39      	cmp	r3, #57	; 0x39
    6b7e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6b80:	d004      	beq.n	6b8c <_dtoa_r+0xe34>
    6b82:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6b84:	1c43      	adds	r3, r0, #1
    6b86:	f805 3b01 	strb.w	r3, [r5], #1
    6b8a:	e4e9      	b.n	6560 <_dtoa_r+0x808>
    6b8c:	2339      	movs	r3, #57	; 0x39
    6b8e:	f805 3b01 	strb.w	r3, [r5], #1
    6b92:	9910      	ldr	r1, [sp, #64]	; 0x40
    6b94:	e73c      	b.n	6a10 <_dtoa_r+0xcb8>
    6b96:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6b98:	4633      	mov	r3, r6
    6b9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b9c:	2839      	cmp	r0, #57	; 0x39
    6b9e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6ba0:	d0f4      	beq.n	6b8c <_dtoa_r+0xe34>
    6ba2:	2b00      	cmp	r3, #0
    6ba4:	dd01      	ble.n	6baa <_dtoa_r+0xe52>
    6ba6:	3001      	adds	r0, #1
    6ba8:	900b      	str	r0, [sp, #44]	; 0x2c
    6baa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6bac:	f805 1b01 	strb.w	r1, [r5], #1
    6bb0:	e4d6      	b.n	6560 <_dtoa_r+0x808>
    6bb2:	d1bb      	bne.n	6b2c <_dtoa_r+0xdd4>
    6bb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6bb6:	f010 0f01 	tst.w	r0, #1
    6bba:	d0b7      	beq.n	6b2c <_dtoa_r+0xdd4>
    6bbc:	e7b1      	b.n	6b22 <_dtoa_r+0xdca>
    6bbe:	2300      	movs	r3, #0
    6bc0:	990c      	ldr	r1, [sp, #48]	; 0x30
    6bc2:	4620      	mov	r0, r4
    6bc4:	220a      	movs	r2, #10
    6bc6:	f001 fd81 	bl	86cc <__multadd>
    6bca:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6bcc:	9308      	str	r3, [sp, #32]
    6bce:	900c      	str	r0, [sp, #48]	; 0x30
    6bd0:	e4a0      	b.n	6514 <_dtoa_r+0x7bc>
    6bd2:	9908      	ldr	r1, [sp, #32]
    6bd4:	290e      	cmp	r1, #14
    6bd6:	bf8c      	ite	hi
    6bd8:	2700      	movhi	r7, #0
    6bda:	f007 0701 	andls.w	r7, r7, #1
    6bde:	f7ff b9fa 	b.w	5fd6 <_dtoa_r+0x27e>
    6be2:	f43f ac81 	beq.w	64e8 <_dtoa_r+0x790>
    6be6:	331c      	adds	r3, #28
    6be8:	e479      	b.n	64de <_dtoa_r+0x786>
    6bea:	2701      	movs	r7, #1
    6bec:	f7ff b98a 	b.w	5f04 <_dtoa_r+0x1ac>

00006bf0 <_fflush_r>:
    6bf0:	690b      	ldr	r3, [r1, #16]
    6bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bf6:	460c      	mov	r4, r1
    6bf8:	4680      	mov	r8, r0
    6bfa:	2b00      	cmp	r3, #0
    6bfc:	d071      	beq.n	6ce2 <_fflush_r+0xf2>
    6bfe:	b110      	cbz	r0, 6c06 <_fflush_r+0x16>
    6c00:	6983      	ldr	r3, [r0, #24]
    6c02:	2b00      	cmp	r3, #0
    6c04:	d078      	beq.n	6cf8 <_fflush_r+0x108>
    6c06:	f24a 534c 	movw	r3, #42316	; 0xa54c
    6c0a:	f2c0 0300 	movt	r3, #0
    6c0e:	429c      	cmp	r4, r3
    6c10:	bf08      	it	eq
    6c12:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    6c16:	d010      	beq.n	6c3a <_fflush_r+0x4a>
    6c18:	f24a 536c 	movw	r3, #42348	; 0xa56c
    6c1c:	f2c0 0300 	movt	r3, #0
    6c20:	429c      	cmp	r4, r3
    6c22:	bf08      	it	eq
    6c24:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    6c28:	d007      	beq.n	6c3a <_fflush_r+0x4a>
    6c2a:	f24a 538c 	movw	r3, #42380	; 0xa58c
    6c2e:	f2c0 0300 	movt	r3, #0
    6c32:	429c      	cmp	r4, r3
    6c34:	bf08      	it	eq
    6c36:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    6c3a:	89a3      	ldrh	r3, [r4, #12]
    6c3c:	b21a      	sxth	r2, r3
    6c3e:	f012 0f08 	tst.w	r2, #8
    6c42:	d135      	bne.n	6cb0 <_fflush_r+0xc0>
    6c44:	6862      	ldr	r2, [r4, #4]
    6c46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    6c4a:	81a3      	strh	r3, [r4, #12]
    6c4c:	2a00      	cmp	r2, #0
    6c4e:	dd5e      	ble.n	6d0e <_fflush_r+0x11e>
    6c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6c52:	2e00      	cmp	r6, #0
    6c54:	d045      	beq.n	6ce2 <_fflush_r+0xf2>
    6c56:	b29b      	uxth	r3, r3
    6c58:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    6c5c:	bf18      	it	ne
    6c5e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    6c60:	d059      	beq.n	6d16 <_fflush_r+0x126>
    6c62:	f013 0f04 	tst.w	r3, #4
    6c66:	d14a      	bne.n	6cfe <_fflush_r+0x10e>
    6c68:	2300      	movs	r3, #0
    6c6a:	4640      	mov	r0, r8
    6c6c:	6a21      	ldr	r1, [r4, #32]
    6c6e:	462a      	mov	r2, r5
    6c70:	47b0      	blx	r6
    6c72:	4285      	cmp	r5, r0
    6c74:	d138      	bne.n	6ce8 <_fflush_r+0xf8>
    6c76:	89a1      	ldrh	r1, [r4, #12]
    6c78:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    6c7c:	6922      	ldr	r2, [r4, #16]
    6c7e:	f2c0 0300 	movt	r3, #0
    6c82:	ea01 0303 	and.w	r3, r1, r3
    6c86:	2100      	movs	r1, #0
    6c88:	6061      	str	r1, [r4, #4]
    6c8a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    6c8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6c90:	81a3      	strh	r3, [r4, #12]
    6c92:	6022      	str	r2, [r4, #0]
    6c94:	bf18      	it	ne
    6c96:	6565      	strne	r5, [r4, #84]	; 0x54
    6c98:	b319      	cbz	r1, 6ce2 <_fflush_r+0xf2>
    6c9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    6c9e:	4299      	cmp	r1, r3
    6ca0:	d002      	beq.n	6ca8 <_fflush_r+0xb8>
    6ca2:	4640      	mov	r0, r8
    6ca4:	f000 f998 	bl	6fd8 <_free_r>
    6ca8:	2000      	movs	r0, #0
    6caa:	6360      	str	r0, [r4, #52]	; 0x34
    6cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6cb0:	6926      	ldr	r6, [r4, #16]
    6cb2:	b1b6      	cbz	r6, 6ce2 <_fflush_r+0xf2>
    6cb4:	6825      	ldr	r5, [r4, #0]
    6cb6:	6026      	str	r6, [r4, #0]
    6cb8:	1bad      	subs	r5, r5, r6
    6cba:	f012 0f03 	tst.w	r2, #3
    6cbe:	bf0c      	ite	eq
    6cc0:	6963      	ldreq	r3, [r4, #20]
    6cc2:	2300      	movne	r3, #0
    6cc4:	60a3      	str	r3, [r4, #8]
    6cc6:	e00a      	b.n	6cde <_fflush_r+0xee>
    6cc8:	4632      	mov	r2, r6
    6cca:	462b      	mov	r3, r5
    6ccc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6cce:	4640      	mov	r0, r8
    6cd0:	6a21      	ldr	r1, [r4, #32]
    6cd2:	47b8      	blx	r7
    6cd4:	2800      	cmp	r0, #0
    6cd6:	ebc0 0505 	rsb	r5, r0, r5
    6cda:	4406      	add	r6, r0
    6cdc:	dd04      	ble.n	6ce8 <_fflush_r+0xf8>
    6cde:	2d00      	cmp	r5, #0
    6ce0:	dcf2      	bgt.n	6cc8 <_fflush_r+0xd8>
    6ce2:	2000      	movs	r0, #0
    6ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6ce8:	89a3      	ldrh	r3, [r4, #12]
    6cea:	f04f 30ff 	mov.w	r0, #4294967295
    6cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6cf2:	81a3      	strh	r3, [r4, #12]
    6cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6cf8:	f000 f8ea 	bl	6ed0 <__sinit>
    6cfc:	e783      	b.n	6c06 <_fflush_r+0x16>
    6cfe:	6862      	ldr	r2, [r4, #4]
    6d00:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6d02:	1aad      	subs	r5, r5, r2
    6d04:	2b00      	cmp	r3, #0
    6d06:	d0af      	beq.n	6c68 <_fflush_r+0x78>
    6d08:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6d0a:	1aed      	subs	r5, r5, r3
    6d0c:	e7ac      	b.n	6c68 <_fflush_r+0x78>
    6d0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    6d10:	2a00      	cmp	r2, #0
    6d12:	dc9d      	bgt.n	6c50 <_fflush_r+0x60>
    6d14:	e7e5      	b.n	6ce2 <_fflush_r+0xf2>
    6d16:	2301      	movs	r3, #1
    6d18:	4640      	mov	r0, r8
    6d1a:	6a21      	ldr	r1, [r4, #32]
    6d1c:	47b0      	blx	r6
    6d1e:	f1b0 3fff 	cmp.w	r0, #4294967295
    6d22:	4605      	mov	r5, r0
    6d24:	d002      	beq.n	6d2c <_fflush_r+0x13c>
    6d26:	89a3      	ldrh	r3, [r4, #12]
    6d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6d2a:	e79a      	b.n	6c62 <_fflush_r+0x72>
    6d2c:	f8d8 3000 	ldr.w	r3, [r8]
    6d30:	2b1d      	cmp	r3, #29
    6d32:	d0d6      	beq.n	6ce2 <_fflush_r+0xf2>
    6d34:	89a3      	ldrh	r3, [r4, #12]
    6d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6d3a:	81a3      	strh	r3, [r4, #12]
    6d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006d40 <fflush>:
    6d40:	4601      	mov	r1, r0
    6d42:	b128      	cbz	r0, 6d50 <fflush+0x10>
    6d44:	f240 032c 	movw	r3, #44	; 0x2c
    6d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d4c:	6818      	ldr	r0, [r3, #0]
    6d4e:	e74f      	b.n	6bf0 <_fflush_r>
    6d50:	f24a 43cc 	movw	r3, #42188	; 0xa4cc
    6d54:	f646 31f1 	movw	r1, #27633	; 0x6bf1
    6d58:	f2c0 0300 	movt	r3, #0
    6d5c:	f2c0 0100 	movt	r1, #0
    6d60:	6818      	ldr	r0, [r3, #0]
    6d62:	f000 bbb3 	b.w	74cc <_fwalk_reent>
    6d66:	bf00      	nop

00006d68 <__sfp_lock_acquire>:
    6d68:	4770      	bx	lr
    6d6a:	bf00      	nop

00006d6c <__sfp_lock_release>:
    6d6c:	4770      	bx	lr
    6d6e:	bf00      	nop

00006d70 <__sinit_lock_acquire>:
    6d70:	4770      	bx	lr
    6d72:	bf00      	nop

00006d74 <__sinit_lock_release>:
    6d74:	4770      	bx	lr
    6d76:	bf00      	nop

00006d78 <__fp_lock>:
    6d78:	2000      	movs	r0, #0
    6d7a:	4770      	bx	lr

00006d7c <__fp_unlock>:
    6d7c:	2000      	movs	r0, #0
    6d7e:	4770      	bx	lr

00006d80 <__fp_unlock_all>:
    6d80:	f240 032c 	movw	r3, #44	; 0x2c
    6d84:	f646 517d 	movw	r1, #28029	; 0x6d7d
    6d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d8c:	f2c0 0100 	movt	r1, #0
    6d90:	6818      	ldr	r0, [r3, #0]
    6d92:	f000 bbc5 	b.w	7520 <_fwalk>
    6d96:	bf00      	nop

00006d98 <__fp_lock_all>:
    6d98:	f240 032c 	movw	r3, #44	; 0x2c
    6d9c:	f646 5179 	movw	r1, #28025	; 0x6d79
    6da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6da4:	f2c0 0100 	movt	r1, #0
    6da8:	6818      	ldr	r0, [r3, #0]
    6daa:	f000 bbb9 	b.w	7520 <_fwalk>
    6dae:	bf00      	nop

00006db0 <_cleanup_r>:
    6db0:	f249 0165 	movw	r1, #36965	; 0x9065
    6db4:	f2c0 0100 	movt	r1, #0
    6db8:	f000 bbb2 	b.w	7520 <_fwalk>

00006dbc <_cleanup>:
    6dbc:	f24a 43cc 	movw	r3, #42188	; 0xa4cc
    6dc0:	f2c0 0300 	movt	r3, #0
    6dc4:	6818      	ldr	r0, [r3, #0]
    6dc6:	e7f3      	b.n	6db0 <_cleanup_r>

00006dc8 <std>:
    6dc8:	b510      	push	{r4, lr}
    6dca:	4604      	mov	r4, r0
    6dcc:	2300      	movs	r3, #0
    6dce:	305c      	adds	r0, #92	; 0x5c
    6dd0:	81a1      	strh	r1, [r4, #12]
    6dd2:	4619      	mov	r1, r3
    6dd4:	81e2      	strh	r2, [r4, #14]
    6dd6:	2208      	movs	r2, #8
    6dd8:	6023      	str	r3, [r4, #0]
    6dda:	6063      	str	r3, [r4, #4]
    6ddc:	60a3      	str	r3, [r4, #8]
    6dde:	6663      	str	r3, [r4, #100]	; 0x64
    6de0:	6123      	str	r3, [r4, #16]
    6de2:	6163      	str	r3, [r4, #20]
    6de4:	61a3      	str	r3, [r4, #24]
    6de6:	f7fd f8f3 	bl	3fd0 <memset>
    6dea:	f648 5025 	movw	r0, #36133	; 0x8d25
    6dee:	f648 41e9 	movw	r1, #36073	; 0x8ce9
    6df2:	f648 42c1 	movw	r2, #36033	; 0x8cc1
    6df6:	f648 43b9 	movw	r3, #36025	; 0x8cb9
    6dfa:	f2c0 0000 	movt	r0, #0
    6dfe:	f2c0 0100 	movt	r1, #0
    6e02:	f2c0 0200 	movt	r2, #0
    6e06:	f2c0 0300 	movt	r3, #0
    6e0a:	6260      	str	r0, [r4, #36]	; 0x24
    6e0c:	62a1      	str	r1, [r4, #40]	; 0x28
    6e0e:	62e2      	str	r2, [r4, #44]	; 0x2c
    6e10:	6323      	str	r3, [r4, #48]	; 0x30
    6e12:	6224      	str	r4, [r4, #32]
    6e14:	bd10      	pop	{r4, pc}
    6e16:	bf00      	nop

00006e18 <__sfmoreglue>:
    6e18:	b570      	push	{r4, r5, r6, lr}
    6e1a:	2568      	movs	r5, #104	; 0x68
    6e1c:	460e      	mov	r6, r1
    6e1e:	fb05 f501 	mul.w	r5, r5, r1
    6e22:	f105 010c 	add.w	r1, r5, #12
    6e26:	f000 fc59 	bl	76dc <_malloc_r>
    6e2a:	4604      	mov	r4, r0
    6e2c:	b148      	cbz	r0, 6e42 <__sfmoreglue+0x2a>
    6e2e:	f100 030c 	add.w	r3, r0, #12
    6e32:	2100      	movs	r1, #0
    6e34:	6046      	str	r6, [r0, #4]
    6e36:	462a      	mov	r2, r5
    6e38:	4618      	mov	r0, r3
    6e3a:	6021      	str	r1, [r4, #0]
    6e3c:	60a3      	str	r3, [r4, #8]
    6e3e:	f7fd f8c7 	bl	3fd0 <memset>
    6e42:	4620      	mov	r0, r4
    6e44:	bd70      	pop	{r4, r5, r6, pc}
    6e46:	bf00      	nop

00006e48 <__sfp>:
    6e48:	f24a 43cc 	movw	r3, #42188	; 0xa4cc
    6e4c:	f2c0 0300 	movt	r3, #0
    6e50:	b570      	push	{r4, r5, r6, lr}
    6e52:	681d      	ldr	r5, [r3, #0]
    6e54:	4606      	mov	r6, r0
    6e56:	69ab      	ldr	r3, [r5, #24]
    6e58:	2b00      	cmp	r3, #0
    6e5a:	d02a      	beq.n	6eb2 <__sfp+0x6a>
    6e5c:	35d8      	adds	r5, #216	; 0xd8
    6e5e:	686b      	ldr	r3, [r5, #4]
    6e60:	68ac      	ldr	r4, [r5, #8]
    6e62:	3b01      	subs	r3, #1
    6e64:	d503      	bpl.n	6e6e <__sfp+0x26>
    6e66:	e020      	b.n	6eaa <__sfp+0x62>
    6e68:	3468      	adds	r4, #104	; 0x68
    6e6a:	3b01      	subs	r3, #1
    6e6c:	d41d      	bmi.n	6eaa <__sfp+0x62>
    6e6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    6e72:	2a00      	cmp	r2, #0
    6e74:	d1f8      	bne.n	6e68 <__sfp+0x20>
    6e76:	2500      	movs	r5, #0
    6e78:	f04f 33ff 	mov.w	r3, #4294967295
    6e7c:	6665      	str	r5, [r4, #100]	; 0x64
    6e7e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    6e82:	81e3      	strh	r3, [r4, #14]
    6e84:	4629      	mov	r1, r5
    6e86:	f04f 0301 	mov.w	r3, #1
    6e8a:	6025      	str	r5, [r4, #0]
    6e8c:	81a3      	strh	r3, [r4, #12]
    6e8e:	2208      	movs	r2, #8
    6e90:	60a5      	str	r5, [r4, #8]
    6e92:	6065      	str	r5, [r4, #4]
    6e94:	6125      	str	r5, [r4, #16]
    6e96:	6165      	str	r5, [r4, #20]
    6e98:	61a5      	str	r5, [r4, #24]
    6e9a:	f7fd f899 	bl	3fd0 <memset>
    6e9e:	64e5      	str	r5, [r4, #76]	; 0x4c
    6ea0:	6365      	str	r5, [r4, #52]	; 0x34
    6ea2:	63a5      	str	r5, [r4, #56]	; 0x38
    6ea4:	64a5      	str	r5, [r4, #72]	; 0x48
    6ea6:	4620      	mov	r0, r4
    6ea8:	bd70      	pop	{r4, r5, r6, pc}
    6eaa:	6828      	ldr	r0, [r5, #0]
    6eac:	b128      	cbz	r0, 6eba <__sfp+0x72>
    6eae:	4605      	mov	r5, r0
    6eb0:	e7d5      	b.n	6e5e <__sfp+0x16>
    6eb2:	4628      	mov	r0, r5
    6eb4:	f000 f80c 	bl	6ed0 <__sinit>
    6eb8:	e7d0      	b.n	6e5c <__sfp+0x14>
    6eba:	4630      	mov	r0, r6
    6ebc:	2104      	movs	r1, #4
    6ebe:	f7ff ffab 	bl	6e18 <__sfmoreglue>
    6ec2:	6028      	str	r0, [r5, #0]
    6ec4:	2800      	cmp	r0, #0
    6ec6:	d1f2      	bne.n	6eae <__sfp+0x66>
    6ec8:	230c      	movs	r3, #12
    6eca:	4604      	mov	r4, r0
    6ecc:	6033      	str	r3, [r6, #0]
    6ece:	e7ea      	b.n	6ea6 <__sfp+0x5e>

00006ed0 <__sinit>:
    6ed0:	b570      	push	{r4, r5, r6, lr}
    6ed2:	6986      	ldr	r6, [r0, #24]
    6ed4:	4604      	mov	r4, r0
    6ed6:	b106      	cbz	r6, 6eda <__sinit+0xa>
    6ed8:	bd70      	pop	{r4, r5, r6, pc}
    6eda:	f646 53b1 	movw	r3, #28081	; 0x6db1
    6ede:	2501      	movs	r5, #1
    6ee0:	f2c0 0300 	movt	r3, #0
    6ee4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    6ee8:	6283      	str	r3, [r0, #40]	; 0x28
    6eea:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    6eee:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    6ef2:	6185      	str	r5, [r0, #24]
    6ef4:	f7ff ffa8 	bl	6e48 <__sfp>
    6ef8:	6060      	str	r0, [r4, #4]
    6efa:	4620      	mov	r0, r4
    6efc:	f7ff ffa4 	bl	6e48 <__sfp>
    6f00:	60a0      	str	r0, [r4, #8]
    6f02:	4620      	mov	r0, r4
    6f04:	f7ff ffa0 	bl	6e48 <__sfp>
    6f08:	4632      	mov	r2, r6
    6f0a:	2104      	movs	r1, #4
    6f0c:	4623      	mov	r3, r4
    6f0e:	60e0      	str	r0, [r4, #12]
    6f10:	6860      	ldr	r0, [r4, #4]
    6f12:	f7ff ff59 	bl	6dc8 <std>
    6f16:	462a      	mov	r2, r5
    6f18:	68a0      	ldr	r0, [r4, #8]
    6f1a:	2109      	movs	r1, #9
    6f1c:	4623      	mov	r3, r4
    6f1e:	f7ff ff53 	bl	6dc8 <std>
    6f22:	4623      	mov	r3, r4
    6f24:	68e0      	ldr	r0, [r4, #12]
    6f26:	2112      	movs	r1, #18
    6f28:	2202      	movs	r2, #2
    6f2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6f2e:	e74b      	b.n	6dc8 <std>

00006f30 <_malloc_trim_r>:
    6f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f32:	f240 1420 	movw	r4, #288	; 0x120
    6f36:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6f3a:	460f      	mov	r7, r1
    6f3c:	4605      	mov	r5, r0
    6f3e:	f000 fffd 	bl	7f3c <__malloc_lock>
    6f42:	68a3      	ldr	r3, [r4, #8]
    6f44:	685e      	ldr	r6, [r3, #4]
    6f46:	f026 0603 	bic.w	r6, r6, #3
    6f4a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    6f4e:	330f      	adds	r3, #15
    6f50:	1bdf      	subs	r7, r3, r7
    6f52:	0b3f      	lsrs	r7, r7, #12
    6f54:	3f01      	subs	r7, #1
    6f56:	033f      	lsls	r7, r7, #12
    6f58:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    6f5c:	db07      	blt.n	6f6e <_malloc_trim_r+0x3e>
    6f5e:	2100      	movs	r1, #0
    6f60:	4628      	mov	r0, r5
    6f62:	f001 fe95 	bl	8c90 <_sbrk_r>
    6f66:	68a3      	ldr	r3, [r4, #8]
    6f68:	18f3      	adds	r3, r6, r3
    6f6a:	4283      	cmp	r3, r0
    6f6c:	d004      	beq.n	6f78 <_malloc_trim_r+0x48>
    6f6e:	4628      	mov	r0, r5
    6f70:	f000 ffe6 	bl	7f40 <__malloc_unlock>
    6f74:	2000      	movs	r0, #0
    6f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f78:	4279      	negs	r1, r7
    6f7a:	4628      	mov	r0, r5
    6f7c:	f001 fe88 	bl	8c90 <_sbrk_r>
    6f80:	f1b0 3fff 	cmp.w	r0, #4294967295
    6f84:	d010      	beq.n	6fa8 <_malloc_trim_r+0x78>
    6f86:	68a2      	ldr	r2, [r4, #8]
    6f88:	f240 5340 	movw	r3, #1344	; 0x540
    6f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f90:	1bf6      	subs	r6, r6, r7
    6f92:	f046 0601 	orr.w	r6, r6, #1
    6f96:	4628      	mov	r0, r5
    6f98:	6056      	str	r6, [r2, #4]
    6f9a:	681a      	ldr	r2, [r3, #0]
    6f9c:	1bd7      	subs	r7, r2, r7
    6f9e:	601f      	str	r7, [r3, #0]
    6fa0:	f000 ffce 	bl	7f40 <__malloc_unlock>
    6fa4:	2001      	movs	r0, #1
    6fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6fa8:	2100      	movs	r1, #0
    6faa:	4628      	mov	r0, r5
    6fac:	f001 fe70 	bl	8c90 <_sbrk_r>
    6fb0:	68a3      	ldr	r3, [r4, #8]
    6fb2:	1ac2      	subs	r2, r0, r3
    6fb4:	2a0f      	cmp	r2, #15
    6fb6:	ddda      	ble.n	6f6e <_malloc_trim_r+0x3e>
    6fb8:	f240 5428 	movw	r4, #1320	; 0x528
    6fbc:	f240 5140 	movw	r1, #1344	; 0x540
    6fc0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6fc4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6fc8:	f042 0201 	orr.w	r2, r2, #1
    6fcc:	6824      	ldr	r4, [r4, #0]
    6fce:	1b00      	subs	r0, r0, r4
    6fd0:	6008      	str	r0, [r1, #0]
    6fd2:	605a      	str	r2, [r3, #4]
    6fd4:	e7cb      	b.n	6f6e <_malloc_trim_r+0x3e>
    6fd6:	bf00      	nop

00006fd8 <_free_r>:
    6fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6fdc:	4605      	mov	r5, r0
    6fde:	460c      	mov	r4, r1
    6fe0:	2900      	cmp	r1, #0
    6fe2:	f000 8088 	beq.w	70f6 <_free_r+0x11e>
    6fe6:	f000 ffa9 	bl	7f3c <__malloc_lock>
    6fea:	f1a4 0208 	sub.w	r2, r4, #8
    6fee:	f240 1020 	movw	r0, #288	; 0x120
    6ff2:	6856      	ldr	r6, [r2, #4]
    6ff4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6ff8:	f026 0301 	bic.w	r3, r6, #1
    6ffc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    7000:	18d1      	adds	r1, r2, r3
    7002:	458c      	cmp	ip, r1
    7004:	684f      	ldr	r7, [r1, #4]
    7006:	f027 0703 	bic.w	r7, r7, #3
    700a:	f000 8095 	beq.w	7138 <_free_r+0x160>
    700e:	f016 0601 	ands.w	r6, r6, #1
    7012:	604f      	str	r7, [r1, #4]
    7014:	d05f      	beq.n	70d6 <_free_r+0xfe>
    7016:	2600      	movs	r6, #0
    7018:	19cc      	adds	r4, r1, r7
    701a:	6864      	ldr	r4, [r4, #4]
    701c:	f014 0f01 	tst.w	r4, #1
    7020:	d106      	bne.n	7030 <_free_r+0x58>
    7022:	19db      	adds	r3, r3, r7
    7024:	2e00      	cmp	r6, #0
    7026:	d07a      	beq.n	711e <_free_r+0x146>
    7028:	688c      	ldr	r4, [r1, #8]
    702a:	68c9      	ldr	r1, [r1, #12]
    702c:	608c      	str	r4, [r1, #8]
    702e:	60e1      	str	r1, [r4, #12]
    7030:	f043 0101 	orr.w	r1, r3, #1
    7034:	50d3      	str	r3, [r2, r3]
    7036:	6051      	str	r1, [r2, #4]
    7038:	2e00      	cmp	r6, #0
    703a:	d147      	bne.n	70cc <_free_r+0xf4>
    703c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    7040:	d35b      	bcc.n	70fa <_free_r+0x122>
    7042:	0a59      	lsrs	r1, r3, #9
    7044:	2904      	cmp	r1, #4
    7046:	bf9e      	ittt	ls
    7048:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    704c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    7050:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7054:	d928      	bls.n	70a8 <_free_r+0xd0>
    7056:	2914      	cmp	r1, #20
    7058:	bf9c      	itt	ls
    705a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    705e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7062:	d921      	bls.n	70a8 <_free_r+0xd0>
    7064:	2954      	cmp	r1, #84	; 0x54
    7066:	bf9e      	ittt	ls
    7068:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    706c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    7070:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7074:	d918      	bls.n	70a8 <_free_r+0xd0>
    7076:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    707a:	bf9e      	ittt	ls
    707c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    7080:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    7084:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7088:	d90e      	bls.n	70a8 <_free_r+0xd0>
    708a:	f240 5c54 	movw	ip, #1364	; 0x554
    708e:	4561      	cmp	r1, ip
    7090:	bf95      	itete	ls
    7092:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    7096:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    709a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    709e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    70a2:	bf98      	it	ls
    70a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    70a8:	1904      	adds	r4, r0, r4
    70aa:	68a1      	ldr	r1, [r4, #8]
    70ac:	42a1      	cmp	r1, r4
    70ae:	d103      	bne.n	70b8 <_free_r+0xe0>
    70b0:	e064      	b.n	717c <_free_r+0x1a4>
    70b2:	6889      	ldr	r1, [r1, #8]
    70b4:	428c      	cmp	r4, r1
    70b6:	d004      	beq.n	70c2 <_free_r+0xea>
    70b8:	6848      	ldr	r0, [r1, #4]
    70ba:	f020 0003 	bic.w	r0, r0, #3
    70be:	4283      	cmp	r3, r0
    70c0:	d3f7      	bcc.n	70b2 <_free_r+0xda>
    70c2:	68cb      	ldr	r3, [r1, #12]
    70c4:	60d3      	str	r3, [r2, #12]
    70c6:	6091      	str	r1, [r2, #8]
    70c8:	60ca      	str	r2, [r1, #12]
    70ca:	609a      	str	r2, [r3, #8]
    70cc:	4628      	mov	r0, r5
    70ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    70d2:	f000 bf35 	b.w	7f40 <__malloc_unlock>
    70d6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    70da:	f100 0c08 	add.w	ip, r0, #8
    70de:	1b12      	subs	r2, r2, r4
    70e0:	191b      	adds	r3, r3, r4
    70e2:	6894      	ldr	r4, [r2, #8]
    70e4:	4564      	cmp	r4, ip
    70e6:	d047      	beq.n	7178 <_free_r+0x1a0>
    70e8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    70ec:	f8cc 4008 	str.w	r4, [ip, #8]
    70f0:	f8c4 c00c 	str.w	ip, [r4, #12]
    70f4:	e790      	b.n	7018 <_free_r+0x40>
    70f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70fa:	08db      	lsrs	r3, r3, #3
    70fc:	f04f 0c01 	mov.w	ip, #1
    7100:	6846      	ldr	r6, [r0, #4]
    7102:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    7106:	109b      	asrs	r3, r3, #2
    7108:	fa0c f303 	lsl.w	r3, ip, r3
    710c:	60d1      	str	r1, [r2, #12]
    710e:	688c      	ldr	r4, [r1, #8]
    7110:	ea46 0303 	orr.w	r3, r6, r3
    7114:	6043      	str	r3, [r0, #4]
    7116:	6094      	str	r4, [r2, #8]
    7118:	60e2      	str	r2, [r4, #12]
    711a:	608a      	str	r2, [r1, #8]
    711c:	e7d6      	b.n	70cc <_free_r+0xf4>
    711e:	688c      	ldr	r4, [r1, #8]
    7120:	4f1c      	ldr	r7, [pc, #112]	; (7194 <_free_r+0x1bc>)
    7122:	42bc      	cmp	r4, r7
    7124:	d181      	bne.n	702a <_free_r+0x52>
    7126:	50d3      	str	r3, [r2, r3]
    7128:	f043 0301 	orr.w	r3, r3, #1
    712c:	60e2      	str	r2, [r4, #12]
    712e:	60a2      	str	r2, [r4, #8]
    7130:	6053      	str	r3, [r2, #4]
    7132:	6094      	str	r4, [r2, #8]
    7134:	60d4      	str	r4, [r2, #12]
    7136:	e7c9      	b.n	70cc <_free_r+0xf4>
    7138:	18fb      	adds	r3, r7, r3
    713a:	f016 0f01 	tst.w	r6, #1
    713e:	d107      	bne.n	7150 <_free_r+0x178>
    7140:	f854 1c08 	ldr.w	r1, [r4, #-8]
    7144:	1a52      	subs	r2, r2, r1
    7146:	185b      	adds	r3, r3, r1
    7148:	68d4      	ldr	r4, [r2, #12]
    714a:	6891      	ldr	r1, [r2, #8]
    714c:	60a1      	str	r1, [r4, #8]
    714e:	60cc      	str	r4, [r1, #12]
    7150:	f240 512c 	movw	r1, #1324	; 0x52c
    7154:	6082      	str	r2, [r0, #8]
    7156:	f2c2 0100 	movt	r1, #8192	; 0x2000
    715a:	f043 0001 	orr.w	r0, r3, #1
    715e:	6050      	str	r0, [r2, #4]
    7160:	680a      	ldr	r2, [r1, #0]
    7162:	4293      	cmp	r3, r2
    7164:	d3b2      	bcc.n	70cc <_free_r+0xf4>
    7166:	f240 533c 	movw	r3, #1340	; 0x53c
    716a:	4628      	mov	r0, r5
    716c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7170:	6819      	ldr	r1, [r3, #0]
    7172:	f7ff fedd 	bl	6f30 <_malloc_trim_r>
    7176:	e7a9      	b.n	70cc <_free_r+0xf4>
    7178:	2601      	movs	r6, #1
    717a:	e74d      	b.n	7018 <_free_r+0x40>
    717c:	2601      	movs	r6, #1
    717e:	6844      	ldr	r4, [r0, #4]
    7180:	ea4f 0cac 	mov.w	ip, ip, asr #2
    7184:	460b      	mov	r3, r1
    7186:	fa06 fc0c 	lsl.w	ip, r6, ip
    718a:	ea44 040c 	orr.w	r4, r4, ip
    718e:	6044      	str	r4, [r0, #4]
    7190:	e798      	b.n	70c4 <_free_r+0xec>
    7192:	bf00      	nop
    7194:	20000128 	.word	0x20000128

00007198 <__sfvwrite_r>:
    7198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    719c:	6893      	ldr	r3, [r2, #8]
    719e:	b085      	sub	sp, #20
    71a0:	4690      	mov	r8, r2
    71a2:	460c      	mov	r4, r1
    71a4:	9003      	str	r0, [sp, #12]
    71a6:	2b00      	cmp	r3, #0
    71a8:	d064      	beq.n	7274 <__sfvwrite_r+0xdc>
    71aa:	8988      	ldrh	r0, [r1, #12]
    71ac:	fa1f fa80 	uxth.w	sl, r0
    71b0:	f01a 0f08 	tst.w	sl, #8
    71b4:	f000 80a0 	beq.w	72f8 <__sfvwrite_r+0x160>
    71b8:	690b      	ldr	r3, [r1, #16]
    71ba:	2b00      	cmp	r3, #0
    71bc:	f000 809c 	beq.w	72f8 <__sfvwrite_r+0x160>
    71c0:	f01a 0b02 	ands.w	fp, sl, #2
    71c4:	f8d8 5000 	ldr.w	r5, [r8]
    71c8:	bf1c      	itt	ne
    71ca:	f04f 0a00 	movne.w	sl, #0
    71ce:	4657      	movne	r7, sl
    71d0:	d136      	bne.n	7240 <__sfvwrite_r+0xa8>
    71d2:	f01a 0a01 	ands.w	sl, sl, #1
    71d6:	bf1d      	ittte	ne
    71d8:	46dc      	movne	ip, fp
    71da:	46d9      	movne	r9, fp
    71dc:	465f      	movne	r7, fp
    71de:	4656      	moveq	r6, sl
    71e0:	d152      	bne.n	7288 <__sfvwrite_r+0xf0>
    71e2:	b326      	cbz	r6, 722e <__sfvwrite_r+0x96>
    71e4:	b280      	uxth	r0, r0
    71e6:	68a7      	ldr	r7, [r4, #8]
    71e8:	f410 7f00 	tst.w	r0, #512	; 0x200
    71ec:	f000 808f 	beq.w	730e <__sfvwrite_r+0x176>
    71f0:	42be      	cmp	r6, r7
    71f2:	46bb      	mov	fp, r7
    71f4:	f080 80a7 	bcs.w	7346 <__sfvwrite_r+0x1ae>
    71f8:	6820      	ldr	r0, [r4, #0]
    71fa:	4637      	mov	r7, r6
    71fc:	46b3      	mov	fp, r6
    71fe:	465a      	mov	r2, fp
    7200:	4651      	mov	r1, sl
    7202:	f000 fe3f 	bl	7e84 <memmove>
    7206:	68a2      	ldr	r2, [r4, #8]
    7208:	6823      	ldr	r3, [r4, #0]
    720a:	46b1      	mov	r9, r6
    720c:	1bd7      	subs	r7, r2, r7
    720e:	60a7      	str	r7, [r4, #8]
    7210:	4637      	mov	r7, r6
    7212:	445b      	add	r3, fp
    7214:	6023      	str	r3, [r4, #0]
    7216:	f8d8 3008 	ldr.w	r3, [r8, #8]
    721a:	ebc9 0606 	rsb	r6, r9, r6
    721e:	44ca      	add	sl, r9
    7220:	1bdf      	subs	r7, r3, r7
    7222:	f8c8 7008 	str.w	r7, [r8, #8]
    7226:	b32f      	cbz	r7, 7274 <__sfvwrite_r+0xdc>
    7228:	89a0      	ldrh	r0, [r4, #12]
    722a:	2e00      	cmp	r6, #0
    722c:	d1da      	bne.n	71e4 <__sfvwrite_r+0x4c>
    722e:	f8d5 a000 	ldr.w	sl, [r5]
    7232:	686e      	ldr	r6, [r5, #4]
    7234:	3508      	adds	r5, #8
    7236:	e7d4      	b.n	71e2 <__sfvwrite_r+0x4a>
    7238:	f8d5 a000 	ldr.w	sl, [r5]
    723c:	686f      	ldr	r7, [r5, #4]
    723e:	3508      	adds	r5, #8
    7240:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    7244:	bf34      	ite	cc
    7246:	463b      	movcc	r3, r7
    7248:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    724c:	4652      	mov	r2, sl
    724e:	9803      	ldr	r0, [sp, #12]
    7250:	2f00      	cmp	r7, #0
    7252:	d0f1      	beq.n	7238 <__sfvwrite_r+0xa0>
    7254:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7256:	6a21      	ldr	r1, [r4, #32]
    7258:	47b0      	blx	r6
    725a:	2800      	cmp	r0, #0
    725c:	4482      	add	sl, r0
    725e:	ebc0 0707 	rsb	r7, r0, r7
    7262:	f340 80ec 	ble.w	743e <__sfvwrite_r+0x2a6>
    7266:	f8d8 3008 	ldr.w	r3, [r8, #8]
    726a:	1a18      	subs	r0, r3, r0
    726c:	f8c8 0008 	str.w	r0, [r8, #8]
    7270:	2800      	cmp	r0, #0
    7272:	d1e5      	bne.n	7240 <__sfvwrite_r+0xa8>
    7274:	2000      	movs	r0, #0
    7276:	b005      	add	sp, #20
    7278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    727c:	f8d5 9000 	ldr.w	r9, [r5]
    7280:	f04f 0c00 	mov.w	ip, #0
    7284:	686f      	ldr	r7, [r5, #4]
    7286:	3508      	adds	r5, #8
    7288:	2f00      	cmp	r7, #0
    728a:	d0f7      	beq.n	727c <__sfvwrite_r+0xe4>
    728c:	f1bc 0f00 	cmp.w	ip, #0
    7290:	f000 80b5 	beq.w	73fe <__sfvwrite_r+0x266>
    7294:	6963      	ldr	r3, [r4, #20]
    7296:	45bb      	cmp	fp, r7
    7298:	bf34      	ite	cc
    729a:	46da      	movcc	sl, fp
    729c:	46ba      	movcs	sl, r7
    729e:	68a6      	ldr	r6, [r4, #8]
    72a0:	6820      	ldr	r0, [r4, #0]
    72a2:	6922      	ldr	r2, [r4, #16]
    72a4:	199e      	adds	r6, r3, r6
    72a6:	4290      	cmp	r0, r2
    72a8:	bf94      	ite	ls
    72aa:	2200      	movls	r2, #0
    72ac:	2201      	movhi	r2, #1
    72ae:	45b2      	cmp	sl, r6
    72b0:	bfd4      	ite	le
    72b2:	2200      	movle	r2, #0
    72b4:	f002 0201 	andgt.w	r2, r2, #1
    72b8:	2a00      	cmp	r2, #0
    72ba:	f040 80ae 	bne.w	741a <__sfvwrite_r+0x282>
    72be:	459a      	cmp	sl, r3
    72c0:	f2c0 8082 	blt.w	73c8 <__sfvwrite_r+0x230>
    72c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    72c6:	464a      	mov	r2, r9
    72c8:	f8cd c004 	str.w	ip, [sp, #4]
    72cc:	9803      	ldr	r0, [sp, #12]
    72ce:	6a21      	ldr	r1, [r4, #32]
    72d0:	47b0      	blx	r6
    72d2:	f8dd c004 	ldr.w	ip, [sp, #4]
    72d6:	1e06      	subs	r6, r0, #0
    72d8:	f340 80b1 	ble.w	743e <__sfvwrite_r+0x2a6>
    72dc:	ebbb 0b06 	subs.w	fp, fp, r6
    72e0:	f000 8086 	beq.w	73f0 <__sfvwrite_r+0x258>
    72e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    72e8:	44b1      	add	r9, r6
    72ea:	1bbf      	subs	r7, r7, r6
    72ec:	1b9e      	subs	r6, r3, r6
    72ee:	f8c8 6008 	str.w	r6, [r8, #8]
    72f2:	2e00      	cmp	r6, #0
    72f4:	d1c8      	bne.n	7288 <__sfvwrite_r+0xf0>
    72f6:	e7bd      	b.n	7274 <__sfvwrite_r+0xdc>
    72f8:	9803      	ldr	r0, [sp, #12]
    72fa:	4621      	mov	r1, r4
    72fc:	f7fe fc18 	bl	5b30 <__swsetup_r>
    7300:	2800      	cmp	r0, #0
    7302:	f040 80d4 	bne.w	74ae <__sfvwrite_r+0x316>
    7306:	89a0      	ldrh	r0, [r4, #12]
    7308:	fa1f fa80 	uxth.w	sl, r0
    730c:	e758      	b.n	71c0 <__sfvwrite_r+0x28>
    730e:	6820      	ldr	r0, [r4, #0]
    7310:	46b9      	mov	r9, r7
    7312:	6923      	ldr	r3, [r4, #16]
    7314:	4298      	cmp	r0, r3
    7316:	bf94      	ite	ls
    7318:	2300      	movls	r3, #0
    731a:	2301      	movhi	r3, #1
    731c:	42b7      	cmp	r7, r6
    731e:	bf2c      	ite	cs
    7320:	2300      	movcs	r3, #0
    7322:	f003 0301 	andcc.w	r3, r3, #1
    7326:	2b00      	cmp	r3, #0
    7328:	f040 809d 	bne.w	7466 <__sfvwrite_r+0x2ce>
    732c:	6963      	ldr	r3, [r4, #20]
    732e:	429e      	cmp	r6, r3
    7330:	f0c0 808c 	bcc.w	744c <__sfvwrite_r+0x2b4>
    7334:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7336:	4652      	mov	r2, sl
    7338:	9803      	ldr	r0, [sp, #12]
    733a:	6a21      	ldr	r1, [r4, #32]
    733c:	47b8      	blx	r7
    733e:	1e07      	subs	r7, r0, #0
    7340:	dd7d      	ble.n	743e <__sfvwrite_r+0x2a6>
    7342:	46b9      	mov	r9, r7
    7344:	e767      	b.n	7216 <__sfvwrite_r+0x7e>
    7346:	f410 6f90 	tst.w	r0, #1152	; 0x480
    734a:	bf08      	it	eq
    734c:	6820      	ldreq	r0, [r4, #0]
    734e:	f43f af56 	beq.w	71fe <__sfvwrite_r+0x66>
    7352:	6962      	ldr	r2, [r4, #20]
    7354:	6921      	ldr	r1, [r4, #16]
    7356:	6823      	ldr	r3, [r4, #0]
    7358:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    735c:	1a5b      	subs	r3, r3, r1
    735e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    7362:	f103 0c01 	add.w	ip, r3, #1
    7366:	44b4      	add	ip, r6
    7368:	ea4f 0969 	mov.w	r9, r9, asr #1
    736c:	45e1      	cmp	r9, ip
    736e:	464a      	mov	r2, r9
    7370:	bf3c      	itt	cc
    7372:	46e1      	movcc	r9, ip
    7374:	464a      	movcc	r2, r9
    7376:	f410 6f80 	tst.w	r0, #1024	; 0x400
    737a:	f000 8083 	beq.w	7484 <__sfvwrite_r+0x2ec>
    737e:	4611      	mov	r1, r2
    7380:	9803      	ldr	r0, [sp, #12]
    7382:	9302      	str	r3, [sp, #8]
    7384:	f000 f9aa 	bl	76dc <_malloc_r>
    7388:	9b02      	ldr	r3, [sp, #8]
    738a:	2800      	cmp	r0, #0
    738c:	f000 8099 	beq.w	74c2 <__sfvwrite_r+0x32a>
    7390:	461a      	mov	r2, r3
    7392:	6921      	ldr	r1, [r4, #16]
    7394:	9302      	str	r3, [sp, #8]
    7396:	9001      	str	r0, [sp, #4]
    7398:	f000 fcac 	bl	7cf4 <memcpy>
    739c:	89a2      	ldrh	r2, [r4, #12]
    739e:	9b02      	ldr	r3, [sp, #8]
    73a0:	f8dd c004 	ldr.w	ip, [sp, #4]
    73a4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    73a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    73ac:	81a2      	strh	r2, [r4, #12]
    73ae:	ebc3 0209 	rsb	r2, r3, r9
    73b2:	eb0c 0003 	add.w	r0, ip, r3
    73b6:	4637      	mov	r7, r6
    73b8:	46b3      	mov	fp, r6
    73ba:	60a2      	str	r2, [r4, #8]
    73bc:	f8c4 c010 	str.w	ip, [r4, #16]
    73c0:	6020      	str	r0, [r4, #0]
    73c2:	f8c4 9014 	str.w	r9, [r4, #20]
    73c6:	e71a      	b.n	71fe <__sfvwrite_r+0x66>
    73c8:	4652      	mov	r2, sl
    73ca:	4649      	mov	r1, r9
    73cc:	4656      	mov	r6, sl
    73ce:	f8cd c004 	str.w	ip, [sp, #4]
    73d2:	f000 fd57 	bl	7e84 <memmove>
    73d6:	68a2      	ldr	r2, [r4, #8]
    73d8:	6823      	ldr	r3, [r4, #0]
    73da:	ebbb 0b06 	subs.w	fp, fp, r6
    73de:	ebca 0202 	rsb	r2, sl, r2
    73e2:	f8dd c004 	ldr.w	ip, [sp, #4]
    73e6:	4453      	add	r3, sl
    73e8:	60a2      	str	r2, [r4, #8]
    73ea:	6023      	str	r3, [r4, #0]
    73ec:	f47f af7a 	bne.w	72e4 <__sfvwrite_r+0x14c>
    73f0:	9803      	ldr	r0, [sp, #12]
    73f2:	4621      	mov	r1, r4
    73f4:	f7ff fbfc 	bl	6bf0 <_fflush_r>
    73f8:	bb08      	cbnz	r0, 743e <__sfvwrite_r+0x2a6>
    73fa:	46dc      	mov	ip, fp
    73fc:	e772      	b.n	72e4 <__sfvwrite_r+0x14c>
    73fe:	4648      	mov	r0, r9
    7400:	210a      	movs	r1, #10
    7402:	463a      	mov	r2, r7
    7404:	f000 fc3c 	bl	7c80 <memchr>
    7408:	2800      	cmp	r0, #0
    740a:	d04b      	beq.n	74a4 <__sfvwrite_r+0x30c>
    740c:	f100 0b01 	add.w	fp, r0, #1
    7410:	f04f 0c01 	mov.w	ip, #1
    7414:	ebc9 0b0b 	rsb	fp, r9, fp
    7418:	e73c      	b.n	7294 <__sfvwrite_r+0xfc>
    741a:	4649      	mov	r1, r9
    741c:	4632      	mov	r2, r6
    741e:	f8cd c004 	str.w	ip, [sp, #4]
    7422:	f000 fd2f 	bl	7e84 <memmove>
    7426:	6823      	ldr	r3, [r4, #0]
    7428:	4621      	mov	r1, r4
    742a:	9803      	ldr	r0, [sp, #12]
    742c:	199b      	adds	r3, r3, r6
    742e:	6023      	str	r3, [r4, #0]
    7430:	f7ff fbde 	bl	6bf0 <_fflush_r>
    7434:	f8dd c004 	ldr.w	ip, [sp, #4]
    7438:	2800      	cmp	r0, #0
    743a:	f43f af4f 	beq.w	72dc <__sfvwrite_r+0x144>
    743e:	89a3      	ldrh	r3, [r4, #12]
    7440:	f04f 30ff 	mov.w	r0, #4294967295
    7444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7448:	81a3      	strh	r3, [r4, #12]
    744a:	e714      	b.n	7276 <__sfvwrite_r+0xde>
    744c:	4632      	mov	r2, r6
    744e:	4651      	mov	r1, sl
    7450:	f000 fd18 	bl	7e84 <memmove>
    7454:	68a2      	ldr	r2, [r4, #8]
    7456:	6823      	ldr	r3, [r4, #0]
    7458:	4637      	mov	r7, r6
    745a:	1b92      	subs	r2, r2, r6
    745c:	46b1      	mov	r9, r6
    745e:	199b      	adds	r3, r3, r6
    7460:	60a2      	str	r2, [r4, #8]
    7462:	6023      	str	r3, [r4, #0]
    7464:	e6d7      	b.n	7216 <__sfvwrite_r+0x7e>
    7466:	4651      	mov	r1, sl
    7468:	463a      	mov	r2, r7
    746a:	f000 fd0b 	bl	7e84 <memmove>
    746e:	6823      	ldr	r3, [r4, #0]
    7470:	9803      	ldr	r0, [sp, #12]
    7472:	4621      	mov	r1, r4
    7474:	19db      	adds	r3, r3, r7
    7476:	6023      	str	r3, [r4, #0]
    7478:	f7ff fbba 	bl	6bf0 <_fflush_r>
    747c:	2800      	cmp	r0, #0
    747e:	f43f aeca 	beq.w	7216 <__sfvwrite_r+0x7e>
    7482:	e7dc      	b.n	743e <__sfvwrite_r+0x2a6>
    7484:	9803      	ldr	r0, [sp, #12]
    7486:	9302      	str	r3, [sp, #8]
    7488:	f001 fa08 	bl	889c <_realloc_r>
    748c:	9b02      	ldr	r3, [sp, #8]
    748e:	4684      	mov	ip, r0
    7490:	2800      	cmp	r0, #0
    7492:	d18c      	bne.n	73ae <__sfvwrite_r+0x216>
    7494:	6921      	ldr	r1, [r4, #16]
    7496:	9803      	ldr	r0, [sp, #12]
    7498:	f7ff fd9e 	bl	6fd8 <_free_r>
    749c:	9903      	ldr	r1, [sp, #12]
    749e:	230c      	movs	r3, #12
    74a0:	600b      	str	r3, [r1, #0]
    74a2:	e7cc      	b.n	743e <__sfvwrite_r+0x2a6>
    74a4:	f107 0b01 	add.w	fp, r7, #1
    74a8:	f04f 0c01 	mov.w	ip, #1
    74ac:	e6f2      	b.n	7294 <__sfvwrite_r+0xfc>
    74ae:	9903      	ldr	r1, [sp, #12]
    74b0:	2209      	movs	r2, #9
    74b2:	89a3      	ldrh	r3, [r4, #12]
    74b4:	f04f 30ff 	mov.w	r0, #4294967295
    74b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    74bc:	600a      	str	r2, [r1, #0]
    74be:	81a3      	strh	r3, [r4, #12]
    74c0:	e6d9      	b.n	7276 <__sfvwrite_r+0xde>
    74c2:	9a03      	ldr	r2, [sp, #12]
    74c4:	230c      	movs	r3, #12
    74c6:	6013      	str	r3, [r2, #0]
    74c8:	e7b9      	b.n	743e <__sfvwrite_r+0x2a6>
    74ca:	bf00      	nop

000074cc <_fwalk_reent>:
    74cc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    74d0:	4607      	mov	r7, r0
    74d2:	468a      	mov	sl, r1
    74d4:	f7ff fc48 	bl	6d68 <__sfp_lock_acquire>
    74d8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    74dc:	bf08      	it	eq
    74de:	46b0      	moveq	r8, r6
    74e0:	d018      	beq.n	7514 <_fwalk_reent+0x48>
    74e2:	f04f 0800 	mov.w	r8, #0
    74e6:	6875      	ldr	r5, [r6, #4]
    74e8:	68b4      	ldr	r4, [r6, #8]
    74ea:	3d01      	subs	r5, #1
    74ec:	d40f      	bmi.n	750e <_fwalk_reent+0x42>
    74ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    74f2:	b14b      	cbz	r3, 7508 <_fwalk_reent+0x3c>
    74f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    74f8:	4621      	mov	r1, r4
    74fa:	4638      	mov	r0, r7
    74fc:	f1b3 3fff 	cmp.w	r3, #4294967295
    7500:	d002      	beq.n	7508 <_fwalk_reent+0x3c>
    7502:	47d0      	blx	sl
    7504:	ea48 0800 	orr.w	r8, r8, r0
    7508:	3468      	adds	r4, #104	; 0x68
    750a:	3d01      	subs	r5, #1
    750c:	d5ef      	bpl.n	74ee <_fwalk_reent+0x22>
    750e:	6836      	ldr	r6, [r6, #0]
    7510:	2e00      	cmp	r6, #0
    7512:	d1e8      	bne.n	74e6 <_fwalk_reent+0x1a>
    7514:	f7ff fc2a 	bl	6d6c <__sfp_lock_release>
    7518:	4640      	mov	r0, r8
    751a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    751e:	bf00      	nop

00007520 <_fwalk>:
    7520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7524:	4606      	mov	r6, r0
    7526:	4688      	mov	r8, r1
    7528:	f7ff fc1e 	bl	6d68 <__sfp_lock_acquire>
    752c:	36d8      	adds	r6, #216	; 0xd8
    752e:	bf08      	it	eq
    7530:	4637      	moveq	r7, r6
    7532:	d015      	beq.n	7560 <_fwalk+0x40>
    7534:	2700      	movs	r7, #0
    7536:	6875      	ldr	r5, [r6, #4]
    7538:	68b4      	ldr	r4, [r6, #8]
    753a:	3d01      	subs	r5, #1
    753c:	d40d      	bmi.n	755a <_fwalk+0x3a>
    753e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7542:	b13b      	cbz	r3, 7554 <_fwalk+0x34>
    7544:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7548:	4620      	mov	r0, r4
    754a:	f1b3 3fff 	cmp.w	r3, #4294967295
    754e:	d001      	beq.n	7554 <_fwalk+0x34>
    7550:	47c0      	blx	r8
    7552:	4307      	orrs	r7, r0
    7554:	3468      	adds	r4, #104	; 0x68
    7556:	3d01      	subs	r5, #1
    7558:	d5f1      	bpl.n	753e <_fwalk+0x1e>
    755a:	6836      	ldr	r6, [r6, #0]
    755c:	2e00      	cmp	r6, #0
    755e:	d1ea      	bne.n	7536 <_fwalk+0x16>
    7560:	f7ff fc04 	bl	6d6c <__sfp_lock_release>
    7564:	4638      	mov	r0, r7
    7566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    756a:	bf00      	nop

0000756c <__locale_charset>:
    756c:	f24a 53ac 	movw	r3, #42412	; 0xa5ac
    7570:	f2c0 0300 	movt	r3, #0
    7574:	6818      	ldr	r0, [r3, #0]
    7576:	4770      	bx	lr

00007578 <_localeconv_r>:
    7578:	4800      	ldr	r0, [pc, #0]	; (757c <_localeconv_r+0x4>)
    757a:	4770      	bx	lr
    757c:	0000a5b0 	.word	0x0000a5b0

00007580 <localeconv>:
    7580:	4800      	ldr	r0, [pc, #0]	; (7584 <localeconv+0x4>)
    7582:	4770      	bx	lr
    7584:	0000a5b0 	.word	0x0000a5b0

00007588 <_setlocale_r>:
    7588:	b570      	push	{r4, r5, r6, lr}
    758a:	4605      	mov	r5, r0
    758c:	460e      	mov	r6, r1
    758e:	4614      	mov	r4, r2
    7590:	b172      	cbz	r2, 75b0 <_setlocale_r+0x28>
    7592:	f24a 41d0 	movw	r1, #42192	; 0xa4d0
    7596:	4610      	mov	r0, r2
    7598:	f2c0 0100 	movt	r1, #0
    759c:	f001 fbd4 	bl	8d48 <strcmp>
    75a0:	b958      	cbnz	r0, 75ba <_setlocale_r+0x32>
    75a2:	f24a 40d0 	movw	r0, #42192	; 0xa4d0
    75a6:	622c      	str	r4, [r5, #32]
    75a8:	f2c0 0000 	movt	r0, #0
    75ac:	61ee      	str	r6, [r5, #28]
    75ae:	bd70      	pop	{r4, r5, r6, pc}
    75b0:	f24a 40d0 	movw	r0, #42192	; 0xa4d0
    75b4:	f2c0 0000 	movt	r0, #0
    75b8:	bd70      	pop	{r4, r5, r6, pc}
    75ba:	f24a 5108 	movw	r1, #42248	; 0xa508
    75be:	4620      	mov	r0, r4
    75c0:	f2c0 0100 	movt	r1, #0
    75c4:	f001 fbc0 	bl	8d48 <strcmp>
    75c8:	2800      	cmp	r0, #0
    75ca:	d0ea      	beq.n	75a2 <_setlocale_r+0x1a>
    75cc:	2000      	movs	r0, #0
    75ce:	bd70      	pop	{r4, r5, r6, pc}

000075d0 <setlocale>:
    75d0:	f240 032c 	movw	r3, #44	; 0x2c
    75d4:	460a      	mov	r2, r1
    75d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75da:	4601      	mov	r1, r0
    75dc:	6818      	ldr	r0, [r3, #0]
    75de:	e7d3      	b.n	7588 <_setlocale_r>

000075e0 <__smakebuf_r>:
    75e0:	898b      	ldrh	r3, [r1, #12]
    75e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    75e4:	460c      	mov	r4, r1
    75e6:	b29a      	uxth	r2, r3
    75e8:	b091      	sub	sp, #68	; 0x44
    75ea:	f012 0f02 	tst.w	r2, #2
    75ee:	4605      	mov	r5, r0
    75f0:	d141      	bne.n	7676 <__smakebuf_r+0x96>
    75f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    75f6:	2900      	cmp	r1, #0
    75f8:	db18      	blt.n	762c <__smakebuf_r+0x4c>
    75fa:	aa01      	add	r2, sp, #4
    75fc:	f001 fd3a 	bl	9074 <_fstat_r>
    7600:	2800      	cmp	r0, #0
    7602:	db11      	blt.n	7628 <__smakebuf_r+0x48>
    7604:	9b02      	ldr	r3, [sp, #8]
    7606:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    760a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    760e:	bf14      	ite	ne
    7610:	2700      	movne	r7, #0
    7612:	2701      	moveq	r7, #1
    7614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7618:	d040      	beq.n	769c <__smakebuf_r+0xbc>
    761a:	89a3      	ldrh	r3, [r4, #12]
    761c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    7620:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7624:	81a3      	strh	r3, [r4, #12]
    7626:	e00b      	b.n	7640 <__smakebuf_r+0x60>
    7628:	89a3      	ldrh	r3, [r4, #12]
    762a:	b29a      	uxth	r2, r3
    762c:	f012 0f80 	tst.w	r2, #128	; 0x80
    7630:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7634:	bf0c      	ite	eq
    7636:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    763a:	2640      	movne	r6, #64	; 0x40
    763c:	2700      	movs	r7, #0
    763e:	81a3      	strh	r3, [r4, #12]
    7640:	4628      	mov	r0, r5
    7642:	4631      	mov	r1, r6
    7644:	f000 f84a 	bl	76dc <_malloc_r>
    7648:	b170      	cbz	r0, 7668 <__smakebuf_r+0x88>
    764a:	89a1      	ldrh	r1, [r4, #12]
    764c:	f646 52b1 	movw	r2, #28081	; 0x6db1
    7650:	f2c0 0200 	movt	r2, #0
    7654:	6120      	str	r0, [r4, #16]
    7656:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    765a:	6166      	str	r6, [r4, #20]
    765c:	62aa      	str	r2, [r5, #40]	; 0x28
    765e:	81a1      	strh	r1, [r4, #12]
    7660:	6020      	str	r0, [r4, #0]
    7662:	b97f      	cbnz	r7, 7684 <__smakebuf_r+0xa4>
    7664:	b011      	add	sp, #68	; 0x44
    7666:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7668:	89a3      	ldrh	r3, [r4, #12]
    766a:	f413 7f00 	tst.w	r3, #512	; 0x200
    766e:	d1f9      	bne.n	7664 <__smakebuf_r+0x84>
    7670:	f043 0302 	orr.w	r3, r3, #2
    7674:	81a3      	strh	r3, [r4, #12]
    7676:	f104 0347 	add.w	r3, r4, #71	; 0x47
    767a:	6123      	str	r3, [r4, #16]
    767c:	6023      	str	r3, [r4, #0]
    767e:	2301      	movs	r3, #1
    7680:	6163      	str	r3, [r4, #20]
    7682:	e7ef      	b.n	7664 <__smakebuf_r+0x84>
    7684:	4628      	mov	r0, r5
    7686:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    768a:	f001 fd09 	bl	90a0 <_isatty_r>
    768e:	2800      	cmp	r0, #0
    7690:	d0e8      	beq.n	7664 <__smakebuf_r+0x84>
    7692:	89a3      	ldrh	r3, [r4, #12]
    7694:	f043 0301 	orr.w	r3, r3, #1
    7698:	81a3      	strh	r3, [r4, #12]
    769a:	e7e3      	b.n	7664 <__smakebuf_r+0x84>
    769c:	f648 43c1 	movw	r3, #36033	; 0x8cc1
    76a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    76a2:	f2c0 0300 	movt	r3, #0
    76a6:	429a      	cmp	r2, r3
    76a8:	d1b7      	bne.n	761a <__smakebuf_r+0x3a>
    76aa:	89a2      	ldrh	r2, [r4, #12]
    76ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
    76b0:	461e      	mov	r6, r3
    76b2:	6523      	str	r3, [r4, #80]	; 0x50
    76b4:	ea42 0303 	orr.w	r3, r2, r3
    76b8:	81a3      	strh	r3, [r4, #12]
    76ba:	e7c1      	b.n	7640 <__smakebuf_r+0x60>

000076bc <free>:
    76bc:	f240 032c 	movw	r3, #44	; 0x2c
    76c0:	4601      	mov	r1, r0
    76c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76c6:	6818      	ldr	r0, [r3, #0]
    76c8:	f7ff bc86 	b.w	6fd8 <_free_r>

000076cc <malloc>:
    76cc:	f240 032c 	movw	r3, #44	; 0x2c
    76d0:	4601      	mov	r1, r0
    76d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76d6:	6818      	ldr	r0, [r3, #0]
    76d8:	f000 b800 	b.w	76dc <_malloc_r>

000076dc <_malloc_r>:
    76dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    76e0:	f101 040b 	add.w	r4, r1, #11
    76e4:	2c16      	cmp	r4, #22
    76e6:	b083      	sub	sp, #12
    76e8:	4606      	mov	r6, r0
    76ea:	d82f      	bhi.n	774c <_malloc_r+0x70>
    76ec:	2300      	movs	r3, #0
    76ee:	2410      	movs	r4, #16
    76f0:	428c      	cmp	r4, r1
    76f2:	bf2c      	ite	cs
    76f4:	4619      	movcs	r1, r3
    76f6:	f043 0101 	orrcc.w	r1, r3, #1
    76fa:	2900      	cmp	r1, #0
    76fc:	d130      	bne.n	7760 <_malloc_r+0x84>
    76fe:	4630      	mov	r0, r6
    7700:	f000 fc1c 	bl	7f3c <__malloc_lock>
    7704:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    7708:	d22e      	bcs.n	7768 <_malloc_r+0x8c>
    770a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    770e:	f240 1520 	movw	r5, #288	; 0x120
    7712:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7716:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    771a:	68d3      	ldr	r3, [r2, #12]
    771c:	4293      	cmp	r3, r2
    771e:	f000 8206 	beq.w	7b2e <_malloc_r+0x452>
    7722:	685a      	ldr	r2, [r3, #4]
    7724:	f103 0508 	add.w	r5, r3, #8
    7728:	68d9      	ldr	r1, [r3, #12]
    772a:	4630      	mov	r0, r6
    772c:	f022 0c03 	bic.w	ip, r2, #3
    7730:	689a      	ldr	r2, [r3, #8]
    7732:	4463      	add	r3, ip
    7734:	685c      	ldr	r4, [r3, #4]
    7736:	608a      	str	r2, [r1, #8]
    7738:	f044 0401 	orr.w	r4, r4, #1
    773c:	60d1      	str	r1, [r2, #12]
    773e:	605c      	str	r4, [r3, #4]
    7740:	f000 fbfe 	bl	7f40 <__malloc_unlock>
    7744:	4628      	mov	r0, r5
    7746:	b003      	add	sp, #12
    7748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    774c:	f024 0407 	bic.w	r4, r4, #7
    7750:	0fe3      	lsrs	r3, r4, #31
    7752:	428c      	cmp	r4, r1
    7754:	bf2c      	ite	cs
    7756:	4619      	movcs	r1, r3
    7758:	f043 0101 	orrcc.w	r1, r3, #1
    775c:	2900      	cmp	r1, #0
    775e:	d0ce      	beq.n	76fe <_malloc_r+0x22>
    7760:	230c      	movs	r3, #12
    7762:	2500      	movs	r5, #0
    7764:	6033      	str	r3, [r6, #0]
    7766:	e7ed      	b.n	7744 <_malloc_r+0x68>
    7768:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    776c:	bf04      	itt	eq
    776e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    7772:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    7776:	f040 8090 	bne.w	789a <_malloc_r+0x1be>
    777a:	f240 1520 	movw	r5, #288	; 0x120
    777e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7782:	1828      	adds	r0, r5, r0
    7784:	68c3      	ldr	r3, [r0, #12]
    7786:	4298      	cmp	r0, r3
    7788:	d106      	bne.n	7798 <_malloc_r+0xbc>
    778a:	e00d      	b.n	77a8 <_malloc_r+0xcc>
    778c:	2a00      	cmp	r2, #0
    778e:	f280 816f 	bge.w	7a70 <_malloc_r+0x394>
    7792:	68db      	ldr	r3, [r3, #12]
    7794:	4298      	cmp	r0, r3
    7796:	d007      	beq.n	77a8 <_malloc_r+0xcc>
    7798:	6859      	ldr	r1, [r3, #4]
    779a:	f021 0103 	bic.w	r1, r1, #3
    779e:	1b0a      	subs	r2, r1, r4
    77a0:	2a0f      	cmp	r2, #15
    77a2:	ddf3      	ble.n	778c <_malloc_r+0xb0>
    77a4:	f10e 3eff 	add.w	lr, lr, #4294967295
    77a8:	f10e 0e01 	add.w	lr, lr, #1
    77ac:	f240 1720 	movw	r7, #288	; 0x120
    77b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    77b4:	f107 0108 	add.w	r1, r7, #8
    77b8:	688b      	ldr	r3, [r1, #8]
    77ba:	4299      	cmp	r1, r3
    77bc:	bf08      	it	eq
    77be:	687a      	ldreq	r2, [r7, #4]
    77c0:	d026      	beq.n	7810 <_malloc_r+0x134>
    77c2:	685a      	ldr	r2, [r3, #4]
    77c4:	f022 0c03 	bic.w	ip, r2, #3
    77c8:	ebc4 020c 	rsb	r2, r4, ip
    77cc:	2a0f      	cmp	r2, #15
    77ce:	f300 8194 	bgt.w	7afa <_malloc_r+0x41e>
    77d2:	2a00      	cmp	r2, #0
    77d4:	60c9      	str	r1, [r1, #12]
    77d6:	6089      	str	r1, [r1, #8]
    77d8:	f280 8099 	bge.w	790e <_malloc_r+0x232>
    77dc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    77e0:	f080 8165 	bcs.w	7aae <_malloc_r+0x3d2>
    77e4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    77e8:	f04f 0a01 	mov.w	sl, #1
    77ec:	687a      	ldr	r2, [r7, #4]
    77ee:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    77f2:	ea4f 0cac 	mov.w	ip, ip, asr #2
    77f6:	fa0a fc0c 	lsl.w	ip, sl, ip
    77fa:	60d8      	str	r0, [r3, #12]
    77fc:	f8d0 8008 	ldr.w	r8, [r0, #8]
    7800:	ea4c 0202 	orr.w	r2, ip, r2
    7804:	607a      	str	r2, [r7, #4]
    7806:	f8c3 8008 	str.w	r8, [r3, #8]
    780a:	f8c8 300c 	str.w	r3, [r8, #12]
    780e:	6083      	str	r3, [r0, #8]
    7810:	f04f 0c01 	mov.w	ip, #1
    7814:	ea4f 03ae 	mov.w	r3, lr, asr #2
    7818:	fa0c fc03 	lsl.w	ip, ip, r3
    781c:	4594      	cmp	ip, r2
    781e:	f200 8082 	bhi.w	7926 <_malloc_r+0x24a>
    7822:	ea12 0f0c 	tst.w	r2, ip
    7826:	d108      	bne.n	783a <_malloc_r+0x15e>
    7828:	f02e 0e03 	bic.w	lr, lr, #3
    782c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7830:	f10e 0e04 	add.w	lr, lr, #4
    7834:	ea12 0f0c 	tst.w	r2, ip
    7838:	d0f8      	beq.n	782c <_malloc_r+0x150>
    783a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    783e:	46f2      	mov	sl, lr
    7840:	46c8      	mov	r8, r9
    7842:	f8d8 300c 	ldr.w	r3, [r8, #12]
    7846:	4598      	cmp	r8, r3
    7848:	d107      	bne.n	785a <_malloc_r+0x17e>
    784a:	e168      	b.n	7b1e <_malloc_r+0x442>
    784c:	2a00      	cmp	r2, #0
    784e:	f280 8178 	bge.w	7b42 <_malloc_r+0x466>
    7852:	68db      	ldr	r3, [r3, #12]
    7854:	4598      	cmp	r8, r3
    7856:	f000 8162 	beq.w	7b1e <_malloc_r+0x442>
    785a:	6858      	ldr	r0, [r3, #4]
    785c:	f020 0003 	bic.w	r0, r0, #3
    7860:	1b02      	subs	r2, r0, r4
    7862:	2a0f      	cmp	r2, #15
    7864:	ddf2      	ble.n	784c <_malloc_r+0x170>
    7866:	461d      	mov	r5, r3
    7868:	191f      	adds	r7, r3, r4
    786a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    786e:	f044 0e01 	orr.w	lr, r4, #1
    7872:	f855 4f08 	ldr.w	r4, [r5, #8]!
    7876:	4630      	mov	r0, r6
    7878:	50ba      	str	r2, [r7, r2]
    787a:	f042 0201 	orr.w	r2, r2, #1
    787e:	f8c3 e004 	str.w	lr, [r3, #4]
    7882:	f8cc 4008 	str.w	r4, [ip, #8]
    7886:	f8c4 c00c 	str.w	ip, [r4, #12]
    788a:	608f      	str	r7, [r1, #8]
    788c:	60cf      	str	r7, [r1, #12]
    788e:	607a      	str	r2, [r7, #4]
    7890:	60b9      	str	r1, [r7, #8]
    7892:	60f9      	str	r1, [r7, #12]
    7894:	f000 fb54 	bl	7f40 <__malloc_unlock>
    7898:	e754      	b.n	7744 <_malloc_r+0x68>
    789a:	f1be 0f04 	cmp.w	lr, #4
    789e:	bf9e      	ittt	ls
    78a0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    78a4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    78a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    78ac:	f67f af65 	bls.w	777a <_malloc_r+0x9e>
    78b0:	f1be 0f14 	cmp.w	lr, #20
    78b4:	bf9c      	itt	ls
    78b6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    78ba:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    78be:	f67f af5c 	bls.w	777a <_malloc_r+0x9e>
    78c2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    78c6:	bf9e      	ittt	ls
    78c8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    78cc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    78d0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    78d4:	f67f af51 	bls.w	777a <_malloc_r+0x9e>
    78d8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    78dc:	bf9e      	ittt	ls
    78de:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    78e2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    78e6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    78ea:	f67f af46 	bls.w	777a <_malloc_r+0x9e>
    78ee:	f240 5354 	movw	r3, #1364	; 0x554
    78f2:	459e      	cmp	lr, r3
    78f4:	bf95      	itete	ls
    78f6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    78fa:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    78fe:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    7902:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    7906:	bf98      	it	ls
    7908:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    790c:	e735      	b.n	777a <_malloc_r+0x9e>
    790e:	eb03 020c 	add.w	r2, r3, ip
    7912:	f103 0508 	add.w	r5, r3, #8
    7916:	4630      	mov	r0, r6
    7918:	6853      	ldr	r3, [r2, #4]
    791a:	f043 0301 	orr.w	r3, r3, #1
    791e:	6053      	str	r3, [r2, #4]
    7920:	f000 fb0e 	bl	7f40 <__malloc_unlock>
    7924:	e70e      	b.n	7744 <_malloc_r+0x68>
    7926:	f8d7 8008 	ldr.w	r8, [r7, #8]
    792a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    792e:	f023 0903 	bic.w	r9, r3, #3
    7932:	ebc4 0209 	rsb	r2, r4, r9
    7936:	454c      	cmp	r4, r9
    7938:	bf94      	ite	ls
    793a:	2300      	movls	r3, #0
    793c:	2301      	movhi	r3, #1
    793e:	2a0f      	cmp	r2, #15
    7940:	bfd8      	it	le
    7942:	f043 0301 	orrle.w	r3, r3, #1
    7946:	2b00      	cmp	r3, #0
    7948:	f000 80a1 	beq.w	7a8e <_malloc_r+0x3b2>
    794c:	f240 5b3c 	movw	fp, #1340	; 0x53c
    7950:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    7954:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    7958:	f8db 3000 	ldr.w	r3, [fp]
    795c:	3310      	adds	r3, #16
    795e:	191b      	adds	r3, r3, r4
    7960:	f1b2 3fff 	cmp.w	r2, #4294967295
    7964:	d006      	beq.n	7974 <_malloc_r+0x298>
    7966:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    796a:	331f      	adds	r3, #31
    796c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    7970:	f023 031f 	bic.w	r3, r3, #31
    7974:	4619      	mov	r1, r3
    7976:	4630      	mov	r0, r6
    7978:	9301      	str	r3, [sp, #4]
    797a:	f001 f989 	bl	8c90 <_sbrk_r>
    797e:	9b01      	ldr	r3, [sp, #4]
    7980:	f1b0 3fff 	cmp.w	r0, #4294967295
    7984:	4682      	mov	sl, r0
    7986:	f000 80f4 	beq.w	7b72 <_malloc_r+0x496>
    798a:	eb08 0109 	add.w	r1, r8, r9
    798e:	4281      	cmp	r1, r0
    7990:	f200 80ec 	bhi.w	7b6c <_malloc_r+0x490>
    7994:	f8db 2004 	ldr.w	r2, [fp, #4]
    7998:	189a      	adds	r2, r3, r2
    799a:	4551      	cmp	r1, sl
    799c:	f8cb 2004 	str.w	r2, [fp, #4]
    79a0:	f000 8145 	beq.w	7c2e <_malloc_r+0x552>
    79a4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    79a8:	f240 1020 	movw	r0, #288	; 0x120
    79ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    79b0:	f1b5 3fff 	cmp.w	r5, #4294967295
    79b4:	bf08      	it	eq
    79b6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    79ba:	d003      	beq.n	79c4 <_malloc_r+0x2e8>
    79bc:	4452      	add	r2, sl
    79be:	1a51      	subs	r1, r2, r1
    79c0:	f8cb 1004 	str.w	r1, [fp, #4]
    79c4:	f01a 0507 	ands.w	r5, sl, #7
    79c8:	4630      	mov	r0, r6
    79ca:	bf17      	itett	ne
    79cc:	f1c5 0508 	rsbne	r5, r5, #8
    79d0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    79d4:	44aa      	addne	sl, r5
    79d6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    79da:	4453      	add	r3, sl
    79dc:	051b      	lsls	r3, r3, #20
    79de:	0d1b      	lsrs	r3, r3, #20
    79e0:	1aed      	subs	r5, r5, r3
    79e2:	4629      	mov	r1, r5
    79e4:	f001 f954 	bl	8c90 <_sbrk_r>
    79e8:	f1b0 3fff 	cmp.w	r0, #4294967295
    79ec:	f000 812c 	beq.w	7c48 <_malloc_r+0x56c>
    79f0:	ebca 0100 	rsb	r1, sl, r0
    79f4:	1949      	adds	r1, r1, r5
    79f6:	f041 0101 	orr.w	r1, r1, #1
    79fa:	f8db 2004 	ldr.w	r2, [fp, #4]
    79fe:	f240 533c 	movw	r3, #1340	; 0x53c
    7a02:	f8c7 a008 	str.w	sl, [r7, #8]
    7a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a0a:	18aa      	adds	r2, r5, r2
    7a0c:	45b8      	cmp	r8, r7
    7a0e:	f8cb 2004 	str.w	r2, [fp, #4]
    7a12:	f8ca 1004 	str.w	r1, [sl, #4]
    7a16:	d017      	beq.n	7a48 <_malloc_r+0x36c>
    7a18:	f1b9 0f0f 	cmp.w	r9, #15
    7a1c:	f240 80df 	bls.w	7bde <_malloc_r+0x502>
    7a20:	f1a9 010c 	sub.w	r1, r9, #12
    7a24:	2505      	movs	r5, #5
    7a26:	f021 0107 	bic.w	r1, r1, #7
    7a2a:	eb08 0001 	add.w	r0, r8, r1
    7a2e:	290f      	cmp	r1, #15
    7a30:	6085      	str	r5, [r0, #8]
    7a32:	6045      	str	r5, [r0, #4]
    7a34:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7a38:	f000 0001 	and.w	r0, r0, #1
    7a3c:	ea41 0000 	orr.w	r0, r1, r0
    7a40:	f8c8 0004 	str.w	r0, [r8, #4]
    7a44:	f200 80ac 	bhi.w	7ba0 <_malloc_r+0x4c4>
    7a48:	46d0      	mov	r8, sl
    7a4a:	f240 533c 	movw	r3, #1340	; 0x53c
    7a4e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    7a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a56:	428a      	cmp	r2, r1
    7a58:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    7a5c:	bf88      	it	hi
    7a5e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    7a60:	f240 533c 	movw	r3, #1340	; 0x53c
    7a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a68:	428a      	cmp	r2, r1
    7a6a:	bf88      	it	hi
    7a6c:	631a      	strhi	r2, [r3, #48]	; 0x30
    7a6e:	e082      	b.n	7b76 <_malloc_r+0x49a>
    7a70:	185c      	adds	r4, r3, r1
    7a72:	689a      	ldr	r2, [r3, #8]
    7a74:	68d9      	ldr	r1, [r3, #12]
    7a76:	4630      	mov	r0, r6
    7a78:	6866      	ldr	r6, [r4, #4]
    7a7a:	f103 0508 	add.w	r5, r3, #8
    7a7e:	608a      	str	r2, [r1, #8]
    7a80:	f046 0301 	orr.w	r3, r6, #1
    7a84:	60d1      	str	r1, [r2, #12]
    7a86:	6063      	str	r3, [r4, #4]
    7a88:	f000 fa5a 	bl	7f40 <__malloc_unlock>
    7a8c:	e65a      	b.n	7744 <_malloc_r+0x68>
    7a8e:	eb08 0304 	add.w	r3, r8, r4
    7a92:	f042 0201 	orr.w	r2, r2, #1
    7a96:	f044 0401 	orr.w	r4, r4, #1
    7a9a:	4630      	mov	r0, r6
    7a9c:	f8c8 4004 	str.w	r4, [r8, #4]
    7aa0:	f108 0508 	add.w	r5, r8, #8
    7aa4:	605a      	str	r2, [r3, #4]
    7aa6:	60bb      	str	r3, [r7, #8]
    7aa8:	f000 fa4a 	bl	7f40 <__malloc_unlock>
    7aac:	e64a      	b.n	7744 <_malloc_r+0x68>
    7aae:	ea4f 225c 	mov.w	r2, ip, lsr #9
    7ab2:	2a04      	cmp	r2, #4
    7ab4:	d954      	bls.n	7b60 <_malloc_r+0x484>
    7ab6:	2a14      	cmp	r2, #20
    7ab8:	f200 8089 	bhi.w	7bce <_malloc_r+0x4f2>
    7abc:	325b      	adds	r2, #91	; 0x5b
    7abe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7ac2:	44a8      	add	r8, r5
    7ac4:	f240 1720 	movw	r7, #288	; 0x120
    7ac8:	f2c2 0700 	movt	r7, #8192	; 0x2000
    7acc:	f8d8 0008 	ldr.w	r0, [r8, #8]
    7ad0:	4540      	cmp	r0, r8
    7ad2:	d103      	bne.n	7adc <_malloc_r+0x400>
    7ad4:	e06f      	b.n	7bb6 <_malloc_r+0x4da>
    7ad6:	6880      	ldr	r0, [r0, #8]
    7ad8:	4580      	cmp	r8, r0
    7ada:	d004      	beq.n	7ae6 <_malloc_r+0x40a>
    7adc:	6842      	ldr	r2, [r0, #4]
    7ade:	f022 0203 	bic.w	r2, r2, #3
    7ae2:	4594      	cmp	ip, r2
    7ae4:	d3f7      	bcc.n	7ad6 <_malloc_r+0x3fa>
    7ae6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    7aea:	f8c3 c00c 	str.w	ip, [r3, #12]
    7aee:	6098      	str	r0, [r3, #8]
    7af0:	687a      	ldr	r2, [r7, #4]
    7af2:	60c3      	str	r3, [r0, #12]
    7af4:	f8cc 3008 	str.w	r3, [ip, #8]
    7af8:	e68a      	b.n	7810 <_malloc_r+0x134>
    7afa:	191f      	adds	r7, r3, r4
    7afc:	4630      	mov	r0, r6
    7afe:	f044 0401 	orr.w	r4, r4, #1
    7b02:	60cf      	str	r7, [r1, #12]
    7b04:	605c      	str	r4, [r3, #4]
    7b06:	f103 0508 	add.w	r5, r3, #8
    7b0a:	50ba      	str	r2, [r7, r2]
    7b0c:	f042 0201 	orr.w	r2, r2, #1
    7b10:	608f      	str	r7, [r1, #8]
    7b12:	607a      	str	r2, [r7, #4]
    7b14:	60b9      	str	r1, [r7, #8]
    7b16:	60f9      	str	r1, [r7, #12]
    7b18:	f000 fa12 	bl	7f40 <__malloc_unlock>
    7b1c:	e612      	b.n	7744 <_malloc_r+0x68>
    7b1e:	f10a 0a01 	add.w	sl, sl, #1
    7b22:	f01a 0f03 	tst.w	sl, #3
    7b26:	d05f      	beq.n	7be8 <_malloc_r+0x50c>
    7b28:	f103 0808 	add.w	r8, r3, #8
    7b2c:	e689      	b.n	7842 <_malloc_r+0x166>
    7b2e:	f103 0208 	add.w	r2, r3, #8
    7b32:	68d3      	ldr	r3, [r2, #12]
    7b34:	429a      	cmp	r2, r3
    7b36:	bf08      	it	eq
    7b38:	f10e 0e02 	addeq.w	lr, lr, #2
    7b3c:	f43f ae36 	beq.w	77ac <_malloc_r+0xd0>
    7b40:	e5ef      	b.n	7722 <_malloc_r+0x46>
    7b42:	461d      	mov	r5, r3
    7b44:	1819      	adds	r1, r3, r0
    7b46:	68da      	ldr	r2, [r3, #12]
    7b48:	4630      	mov	r0, r6
    7b4a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    7b4e:	684c      	ldr	r4, [r1, #4]
    7b50:	6093      	str	r3, [r2, #8]
    7b52:	f044 0401 	orr.w	r4, r4, #1
    7b56:	60da      	str	r2, [r3, #12]
    7b58:	604c      	str	r4, [r1, #4]
    7b5a:	f000 f9f1 	bl	7f40 <__malloc_unlock>
    7b5e:	e5f1      	b.n	7744 <_malloc_r+0x68>
    7b60:	ea4f 129c 	mov.w	r2, ip, lsr #6
    7b64:	3238      	adds	r2, #56	; 0x38
    7b66:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7b6a:	e7aa      	b.n	7ac2 <_malloc_r+0x3e6>
    7b6c:	45b8      	cmp	r8, r7
    7b6e:	f43f af11 	beq.w	7994 <_malloc_r+0x2b8>
    7b72:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7b76:	f8d8 2004 	ldr.w	r2, [r8, #4]
    7b7a:	f022 0203 	bic.w	r2, r2, #3
    7b7e:	4294      	cmp	r4, r2
    7b80:	bf94      	ite	ls
    7b82:	2300      	movls	r3, #0
    7b84:	2301      	movhi	r3, #1
    7b86:	1b12      	subs	r2, r2, r4
    7b88:	2a0f      	cmp	r2, #15
    7b8a:	bfd8      	it	le
    7b8c:	f043 0301 	orrle.w	r3, r3, #1
    7b90:	2b00      	cmp	r3, #0
    7b92:	f43f af7c 	beq.w	7a8e <_malloc_r+0x3b2>
    7b96:	4630      	mov	r0, r6
    7b98:	2500      	movs	r5, #0
    7b9a:	f000 f9d1 	bl	7f40 <__malloc_unlock>
    7b9e:	e5d1      	b.n	7744 <_malloc_r+0x68>
    7ba0:	f108 0108 	add.w	r1, r8, #8
    7ba4:	4630      	mov	r0, r6
    7ba6:	9301      	str	r3, [sp, #4]
    7ba8:	f7ff fa16 	bl	6fd8 <_free_r>
    7bac:	9b01      	ldr	r3, [sp, #4]
    7bae:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7bb2:	685a      	ldr	r2, [r3, #4]
    7bb4:	e749      	b.n	7a4a <_malloc_r+0x36e>
    7bb6:	f04f 0a01 	mov.w	sl, #1
    7bba:	f8d7 8004 	ldr.w	r8, [r7, #4]
    7bbe:	1092      	asrs	r2, r2, #2
    7bc0:	4684      	mov	ip, r0
    7bc2:	fa0a f202 	lsl.w	r2, sl, r2
    7bc6:	ea48 0202 	orr.w	r2, r8, r2
    7bca:	607a      	str	r2, [r7, #4]
    7bcc:	e78d      	b.n	7aea <_malloc_r+0x40e>
    7bce:	2a54      	cmp	r2, #84	; 0x54
    7bd0:	d824      	bhi.n	7c1c <_malloc_r+0x540>
    7bd2:	ea4f 321c 	mov.w	r2, ip, lsr #12
    7bd6:	326e      	adds	r2, #110	; 0x6e
    7bd8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7bdc:	e771      	b.n	7ac2 <_malloc_r+0x3e6>
    7bde:	2301      	movs	r3, #1
    7be0:	46d0      	mov	r8, sl
    7be2:	f8ca 3004 	str.w	r3, [sl, #4]
    7be6:	e7c6      	b.n	7b76 <_malloc_r+0x49a>
    7be8:	464a      	mov	r2, r9
    7bea:	f01e 0f03 	tst.w	lr, #3
    7bee:	4613      	mov	r3, r2
    7bf0:	f10e 3eff 	add.w	lr, lr, #4294967295
    7bf4:	d033      	beq.n	7c5e <_malloc_r+0x582>
    7bf6:	f853 2908 	ldr.w	r2, [r3], #-8
    7bfa:	429a      	cmp	r2, r3
    7bfc:	d0f5      	beq.n	7bea <_malloc_r+0x50e>
    7bfe:	687b      	ldr	r3, [r7, #4]
    7c00:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7c04:	459c      	cmp	ip, r3
    7c06:	f63f ae8e 	bhi.w	7926 <_malloc_r+0x24a>
    7c0a:	f1bc 0f00 	cmp.w	ip, #0
    7c0e:	f43f ae8a 	beq.w	7926 <_malloc_r+0x24a>
    7c12:	ea1c 0f03 	tst.w	ip, r3
    7c16:	d027      	beq.n	7c68 <_malloc_r+0x58c>
    7c18:	46d6      	mov	lr, sl
    7c1a:	e60e      	b.n	783a <_malloc_r+0x15e>
    7c1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    7c20:	d815      	bhi.n	7c4e <_malloc_r+0x572>
    7c22:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    7c26:	3277      	adds	r2, #119	; 0x77
    7c28:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7c2c:	e749      	b.n	7ac2 <_malloc_r+0x3e6>
    7c2e:	0508      	lsls	r0, r1, #20
    7c30:	0d00      	lsrs	r0, r0, #20
    7c32:	2800      	cmp	r0, #0
    7c34:	f47f aeb6 	bne.w	79a4 <_malloc_r+0x2c8>
    7c38:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7c3c:	444b      	add	r3, r9
    7c3e:	f043 0301 	orr.w	r3, r3, #1
    7c42:	f8c8 3004 	str.w	r3, [r8, #4]
    7c46:	e700      	b.n	7a4a <_malloc_r+0x36e>
    7c48:	2101      	movs	r1, #1
    7c4a:	2500      	movs	r5, #0
    7c4c:	e6d5      	b.n	79fa <_malloc_r+0x31e>
    7c4e:	f240 5054 	movw	r0, #1364	; 0x554
    7c52:	4282      	cmp	r2, r0
    7c54:	d90d      	bls.n	7c72 <_malloc_r+0x596>
    7c56:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    7c5a:	227e      	movs	r2, #126	; 0x7e
    7c5c:	e731      	b.n	7ac2 <_malloc_r+0x3e6>
    7c5e:	687b      	ldr	r3, [r7, #4]
    7c60:	ea23 030c 	bic.w	r3, r3, ip
    7c64:	607b      	str	r3, [r7, #4]
    7c66:	e7cb      	b.n	7c00 <_malloc_r+0x524>
    7c68:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7c6c:	f10a 0a04 	add.w	sl, sl, #4
    7c70:	e7cf      	b.n	7c12 <_malloc_r+0x536>
    7c72:	ea4f 429c 	mov.w	r2, ip, lsr #18
    7c76:	327c      	adds	r2, #124	; 0x7c
    7c78:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7c7c:	e721      	b.n	7ac2 <_malloc_r+0x3e6>
    7c7e:	bf00      	nop

00007c80 <memchr>:
    7c80:	f010 0f03 	tst.w	r0, #3
    7c84:	b2c9      	uxtb	r1, r1
    7c86:	b410      	push	{r4}
    7c88:	d010      	beq.n	7cac <memchr+0x2c>
    7c8a:	2a00      	cmp	r2, #0
    7c8c:	d02f      	beq.n	7cee <memchr+0x6e>
    7c8e:	7803      	ldrb	r3, [r0, #0]
    7c90:	428b      	cmp	r3, r1
    7c92:	d02a      	beq.n	7cea <memchr+0x6a>
    7c94:	3a01      	subs	r2, #1
    7c96:	e005      	b.n	7ca4 <memchr+0x24>
    7c98:	2a00      	cmp	r2, #0
    7c9a:	d028      	beq.n	7cee <memchr+0x6e>
    7c9c:	7803      	ldrb	r3, [r0, #0]
    7c9e:	3a01      	subs	r2, #1
    7ca0:	428b      	cmp	r3, r1
    7ca2:	d022      	beq.n	7cea <memchr+0x6a>
    7ca4:	3001      	adds	r0, #1
    7ca6:	f010 0f03 	tst.w	r0, #3
    7caa:	d1f5      	bne.n	7c98 <memchr+0x18>
    7cac:	2a03      	cmp	r2, #3
    7cae:	d911      	bls.n	7cd4 <memchr+0x54>
    7cb0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    7cb4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    7cb8:	6803      	ldr	r3, [r0, #0]
    7cba:	ea84 0303 	eor.w	r3, r4, r3
    7cbe:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    7cc2:	ea2c 0303 	bic.w	r3, ip, r3
    7cc6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    7cca:	d103      	bne.n	7cd4 <memchr+0x54>
    7ccc:	3a04      	subs	r2, #4
    7cce:	3004      	adds	r0, #4
    7cd0:	2a03      	cmp	r2, #3
    7cd2:	d8f1      	bhi.n	7cb8 <memchr+0x38>
    7cd4:	b15a      	cbz	r2, 7cee <memchr+0x6e>
    7cd6:	7803      	ldrb	r3, [r0, #0]
    7cd8:	428b      	cmp	r3, r1
    7cda:	d006      	beq.n	7cea <memchr+0x6a>
    7cdc:	3a01      	subs	r2, #1
    7cde:	b132      	cbz	r2, 7cee <memchr+0x6e>
    7ce0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    7ce4:	3a01      	subs	r2, #1
    7ce6:	428b      	cmp	r3, r1
    7ce8:	d1f9      	bne.n	7cde <memchr+0x5e>
    7cea:	bc10      	pop	{r4}
    7cec:	4770      	bx	lr
    7cee:	2000      	movs	r0, #0
    7cf0:	e7fb      	b.n	7cea <memchr+0x6a>
    7cf2:	bf00      	nop

00007cf4 <memcpy>:
    7cf4:	2a03      	cmp	r2, #3
    7cf6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7cfa:	d80b      	bhi.n	7d14 <memcpy+0x20>
    7cfc:	b13a      	cbz	r2, 7d0e <memcpy+0x1a>
    7cfe:	2300      	movs	r3, #0
    7d00:	f811 c003 	ldrb.w	ip, [r1, r3]
    7d04:	f800 c003 	strb.w	ip, [r0, r3]
    7d08:	3301      	adds	r3, #1
    7d0a:	4293      	cmp	r3, r2
    7d0c:	d1f8      	bne.n	7d00 <memcpy+0xc>
    7d0e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7d12:	4770      	bx	lr
    7d14:	1882      	adds	r2, r0, r2
    7d16:	460c      	mov	r4, r1
    7d18:	4603      	mov	r3, r0
    7d1a:	e003      	b.n	7d24 <memcpy+0x30>
    7d1c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    7d20:	f803 1c01 	strb.w	r1, [r3, #-1]
    7d24:	f003 0603 	and.w	r6, r3, #3
    7d28:	4619      	mov	r1, r3
    7d2a:	46a4      	mov	ip, r4
    7d2c:	3301      	adds	r3, #1
    7d2e:	3401      	adds	r4, #1
    7d30:	2e00      	cmp	r6, #0
    7d32:	d1f3      	bne.n	7d1c <memcpy+0x28>
    7d34:	f01c 0403 	ands.w	r4, ip, #3
    7d38:	4663      	mov	r3, ip
    7d3a:	bf08      	it	eq
    7d3c:	ebc1 0c02 	rsbeq	ip, r1, r2
    7d40:	d068      	beq.n	7e14 <memcpy+0x120>
    7d42:	4265      	negs	r5, r4
    7d44:	f1c4 0a04 	rsb	sl, r4, #4
    7d48:	eb0c 0705 	add.w	r7, ip, r5
    7d4c:	4633      	mov	r3, r6
    7d4e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    7d52:	f85c 6005 	ldr.w	r6, [ip, r5]
    7d56:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    7d5a:	1a55      	subs	r5, r2, r1
    7d5c:	e008      	b.n	7d70 <memcpy+0x7c>
    7d5e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    7d62:	4626      	mov	r6, r4
    7d64:	fa04 f40a 	lsl.w	r4, r4, sl
    7d68:	ea49 0404 	orr.w	r4, r9, r4
    7d6c:	50cc      	str	r4, [r1, r3]
    7d6e:	3304      	adds	r3, #4
    7d70:	185c      	adds	r4, r3, r1
    7d72:	2d03      	cmp	r5, #3
    7d74:	fa26 f908 	lsr.w	r9, r6, r8
    7d78:	f1a5 0504 	sub.w	r5, r5, #4
    7d7c:	eb0c 0603 	add.w	r6, ip, r3
    7d80:	dced      	bgt.n	7d5e <memcpy+0x6a>
    7d82:	2300      	movs	r3, #0
    7d84:	e002      	b.n	7d8c <memcpy+0x98>
    7d86:	5cf1      	ldrb	r1, [r6, r3]
    7d88:	54e1      	strb	r1, [r4, r3]
    7d8a:	3301      	adds	r3, #1
    7d8c:	1919      	adds	r1, r3, r4
    7d8e:	4291      	cmp	r1, r2
    7d90:	d3f9      	bcc.n	7d86 <memcpy+0x92>
    7d92:	e7bc      	b.n	7d0e <memcpy+0x1a>
    7d94:	f853 4c40 	ldr.w	r4, [r3, #-64]
    7d98:	f841 4c40 	str.w	r4, [r1, #-64]
    7d9c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    7da0:	f841 4c3c 	str.w	r4, [r1, #-60]
    7da4:	f853 4c38 	ldr.w	r4, [r3, #-56]
    7da8:	f841 4c38 	str.w	r4, [r1, #-56]
    7dac:	f853 4c34 	ldr.w	r4, [r3, #-52]
    7db0:	f841 4c34 	str.w	r4, [r1, #-52]
    7db4:	f853 4c30 	ldr.w	r4, [r3, #-48]
    7db8:	f841 4c30 	str.w	r4, [r1, #-48]
    7dbc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    7dc0:	f841 4c2c 	str.w	r4, [r1, #-44]
    7dc4:	f853 4c28 	ldr.w	r4, [r3, #-40]
    7dc8:	f841 4c28 	str.w	r4, [r1, #-40]
    7dcc:	f853 4c24 	ldr.w	r4, [r3, #-36]
    7dd0:	f841 4c24 	str.w	r4, [r1, #-36]
    7dd4:	f853 4c20 	ldr.w	r4, [r3, #-32]
    7dd8:	f841 4c20 	str.w	r4, [r1, #-32]
    7ddc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    7de0:	f841 4c1c 	str.w	r4, [r1, #-28]
    7de4:	f853 4c18 	ldr.w	r4, [r3, #-24]
    7de8:	f841 4c18 	str.w	r4, [r1, #-24]
    7dec:	f853 4c14 	ldr.w	r4, [r3, #-20]
    7df0:	f841 4c14 	str.w	r4, [r1, #-20]
    7df4:	f853 4c10 	ldr.w	r4, [r3, #-16]
    7df8:	f841 4c10 	str.w	r4, [r1, #-16]
    7dfc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    7e00:	f841 4c0c 	str.w	r4, [r1, #-12]
    7e04:	f853 4c08 	ldr.w	r4, [r3, #-8]
    7e08:	f841 4c08 	str.w	r4, [r1, #-8]
    7e0c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    7e10:	f841 4c04 	str.w	r4, [r1, #-4]
    7e14:	461c      	mov	r4, r3
    7e16:	460d      	mov	r5, r1
    7e18:	3340      	adds	r3, #64	; 0x40
    7e1a:	3140      	adds	r1, #64	; 0x40
    7e1c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    7e20:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    7e24:	dcb6      	bgt.n	7d94 <memcpy+0xa0>
    7e26:	4621      	mov	r1, r4
    7e28:	462b      	mov	r3, r5
    7e2a:	1b54      	subs	r4, r2, r5
    7e2c:	e00f      	b.n	7e4e <memcpy+0x15a>
    7e2e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    7e32:	f843 5c10 	str.w	r5, [r3, #-16]
    7e36:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    7e3a:	f843 5c0c 	str.w	r5, [r3, #-12]
    7e3e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    7e42:	f843 5c08 	str.w	r5, [r3, #-8]
    7e46:	f851 5c04 	ldr.w	r5, [r1, #-4]
    7e4a:	f843 5c04 	str.w	r5, [r3, #-4]
    7e4e:	2c0f      	cmp	r4, #15
    7e50:	460d      	mov	r5, r1
    7e52:	469c      	mov	ip, r3
    7e54:	f101 0110 	add.w	r1, r1, #16
    7e58:	f103 0310 	add.w	r3, r3, #16
    7e5c:	f1a4 0410 	sub.w	r4, r4, #16
    7e60:	dce5      	bgt.n	7e2e <memcpy+0x13a>
    7e62:	ebcc 0102 	rsb	r1, ip, r2
    7e66:	2300      	movs	r3, #0
    7e68:	e003      	b.n	7e72 <memcpy+0x17e>
    7e6a:	58ec      	ldr	r4, [r5, r3]
    7e6c:	f84c 4003 	str.w	r4, [ip, r3]
    7e70:	3304      	adds	r3, #4
    7e72:	195e      	adds	r6, r3, r5
    7e74:	2903      	cmp	r1, #3
    7e76:	eb03 040c 	add.w	r4, r3, ip
    7e7a:	f1a1 0104 	sub.w	r1, r1, #4
    7e7e:	dcf4      	bgt.n	7e6a <memcpy+0x176>
    7e80:	e77f      	b.n	7d82 <memcpy+0x8e>
    7e82:	bf00      	nop

00007e84 <memmove>:
    7e84:	4288      	cmp	r0, r1
    7e86:	468c      	mov	ip, r1
    7e88:	b470      	push	{r4, r5, r6}
    7e8a:	4605      	mov	r5, r0
    7e8c:	4614      	mov	r4, r2
    7e8e:	d90e      	bls.n	7eae <memmove+0x2a>
    7e90:	188b      	adds	r3, r1, r2
    7e92:	4298      	cmp	r0, r3
    7e94:	d20b      	bcs.n	7eae <memmove+0x2a>
    7e96:	b142      	cbz	r2, 7eaa <memmove+0x26>
    7e98:	ebc2 0c03 	rsb	ip, r2, r3
    7e9c:	4601      	mov	r1, r0
    7e9e:	1e53      	subs	r3, r2, #1
    7ea0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    7ea4:	54ca      	strb	r2, [r1, r3]
    7ea6:	3b01      	subs	r3, #1
    7ea8:	d2fa      	bcs.n	7ea0 <memmove+0x1c>
    7eaa:	bc70      	pop	{r4, r5, r6}
    7eac:	4770      	bx	lr
    7eae:	2a0f      	cmp	r2, #15
    7eb0:	d809      	bhi.n	7ec6 <memmove+0x42>
    7eb2:	2c00      	cmp	r4, #0
    7eb4:	d0f9      	beq.n	7eaa <memmove+0x26>
    7eb6:	2300      	movs	r3, #0
    7eb8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    7ebc:	54ea      	strb	r2, [r5, r3]
    7ebe:	3301      	adds	r3, #1
    7ec0:	42a3      	cmp	r3, r4
    7ec2:	d1f9      	bne.n	7eb8 <memmove+0x34>
    7ec4:	e7f1      	b.n	7eaa <memmove+0x26>
    7ec6:	ea41 0300 	orr.w	r3, r1, r0
    7eca:	f013 0f03 	tst.w	r3, #3
    7ece:	d1f0      	bne.n	7eb2 <memmove+0x2e>
    7ed0:	4694      	mov	ip, r2
    7ed2:	460c      	mov	r4, r1
    7ed4:	4603      	mov	r3, r0
    7ed6:	6825      	ldr	r5, [r4, #0]
    7ed8:	f1ac 0c10 	sub.w	ip, ip, #16
    7edc:	601d      	str	r5, [r3, #0]
    7ede:	6865      	ldr	r5, [r4, #4]
    7ee0:	605d      	str	r5, [r3, #4]
    7ee2:	68a5      	ldr	r5, [r4, #8]
    7ee4:	609d      	str	r5, [r3, #8]
    7ee6:	68e5      	ldr	r5, [r4, #12]
    7ee8:	3410      	adds	r4, #16
    7eea:	60dd      	str	r5, [r3, #12]
    7eec:	3310      	adds	r3, #16
    7eee:	f1bc 0f0f 	cmp.w	ip, #15
    7ef2:	d8f0      	bhi.n	7ed6 <memmove+0x52>
    7ef4:	3a10      	subs	r2, #16
    7ef6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    7efa:	f10c 0501 	add.w	r5, ip, #1
    7efe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    7f02:	012d      	lsls	r5, r5, #4
    7f04:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    7f08:	eb01 0c05 	add.w	ip, r1, r5
    7f0c:	1945      	adds	r5, r0, r5
    7f0e:	2e03      	cmp	r6, #3
    7f10:	4634      	mov	r4, r6
    7f12:	d9ce      	bls.n	7eb2 <memmove+0x2e>
    7f14:	2300      	movs	r3, #0
    7f16:	f85c 2003 	ldr.w	r2, [ip, r3]
    7f1a:	50ea      	str	r2, [r5, r3]
    7f1c:	3304      	adds	r3, #4
    7f1e:	1af2      	subs	r2, r6, r3
    7f20:	2a03      	cmp	r2, #3
    7f22:	d8f8      	bhi.n	7f16 <memmove+0x92>
    7f24:	3e04      	subs	r6, #4
    7f26:	08b3      	lsrs	r3, r6, #2
    7f28:	1c5a      	adds	r2, r3, #1
    7f2a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    7f2e:	0092      	lsls	r2, r2, #2
    7f30:	4494      	add	ip, r2
    7f32:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    7f36:	18ad      	adds	r5, r5, r2
    7f38:	e7bb      	b.n	7eb2 <memmove+0x2e>
    7f3a:	bf00      	nop

00007f3c <__malloc_lock>:
    7f3c:	4770      	bx	lr
    7f3e:	bf00      	nop

00007f40 <__malloc_unlock>:
    7f40:	4770      	bx	lr
    7f42:	bf00      	nop

00007f44 <__hi0bits>:
    7f44:	0c02      	lsrs	r2, r0, #16
    7f46:	4603      	mov	r3, r0
    7f48:	0412      	lsls	r2, r2, #16
    7f4a:	b1b2      	cbz	r2, 7f7a <__hi0bits+0x36>
    7f4c:	2000      	movs	r0, #0
    7f4e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    7f52:	d101      	bne.n	7f58 <__hi0bits+0x14>
    7f54:	3008      	adds	r0, #8
    7f56:	021b      	lsls	r3, r3, #8
    7f58:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    7f5c:	d101      	bne.n	7f62 <__hi0bits+0x1e>
    7f5e:	3004      	adds	r0, #4
    7f60:	011b      	lsls	r3, r3, #4
    7f62:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    7f66:	d101      	bne.n	7f6c <__hi0bits+0x28>
    7f68:	3002      	adds	r0, #2
    7f6a:	009b      	lsls	r3, r3, #2
    7f6c:	2b00      	cmp	r3, #0
    7f6e:	db03      	blt.n	7f78 <__hi0bits+0x34>
    7f70:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    7f74:	d004      	beq.n	7f80 <__hi0bits+0x3c>
    7f76:	3001      	adds	r0, #1
    7f78:	4770      	bx	lr
    7f7a:	0403      	lsls	r3, r0, #16
    7f7c:	2010      	movs	r0, #16
    7f7e:	e7e6      	b.n	7f4e <__hi0bits+0xa>
    7f80:	2020      	movs	r0, #32
    7f82:	4770      	bx	lr

00007f84 <__lo0bits>:
    7f84:	6803      	ldr	r3, [r0, #0]
    7f86:	4602      	mov	r2, r0
    7f88:	f013 0007 	ands.w	r0, r3, #7
    7f8c:	d009      	beq.n	7fa2 <__lo0bits+0x1e>
    7f8e:	f013 0f01 	tst.w	r3, #1
    7f92:	d121      	bne.n	7fd8 <__lo0bits+0x54>
    7f94:	f013 0f02 	tst.w	r3, #2
    7f98:	d122      	bne.n	7fe0 <__lo0bits+0x5c>
    7f9a:	089b      	lsrs	r3, r3, #2
    7f9c:	2002      	movs	r0, #2
    7f9e:	6013      	str	r3, [r2, #0]
    7fa0:	4770      	bx	lr
    7fa2:	b299      	uxth	r1, r3
    7fa4:	b909      	cbnz	r1, 7faa <__lo0bits+0x26>
    7fa6:	0c1b      	lsrs	r3, r3, #16
    7fa8:	2010      	movs	r0, #16
    7faa:	f013 0fff 	tst.w	r3, #255	; 0xff
    7fae:	d101      	bne.n	7fb4 <__lo0bits+0x30>
    7fb0:	3008      	adds	r0, #8
    7fb2:	0a1b      	lsrs	r3, r3, #8
    7fb4:	f013 0f0f 	tst.w	r3, #15
    7fb8:	d101      	bne.n	7fbe <__lo0bits+0x3a>
    7fba:	3004      	adds	r0, #4
    7fbc:	091b      	lsrs	r3, r3, #4
    7fbe:	f013 0f03 	tst.w	r3, #3
    7fc2:	d101      	bne.n	7fc8 <__lo0bits+0x44>
    7fc4:	3002      	adds	r0, #2
    7fc6:	089b      	lsrs	r3, r3, #2
    7fc8:	f013 0f01 	tst.w	r3, #1
    7fcc:	d102      	bne.n	7fd4 <__lo0bits+0x50>
    7fce:	085b      	lsrs	r3, r3, #1
    7fd0:	d004      	beq.n	7fdc <__lo0bits+0x58>
    7fd2:	3001      	adds	r0, #1
    7fd4:	6013      	str	r3, [r2, #0]
    7fd6:	4770      	bx	lr
    7fd8:	2000      	movs	r0, #0
    7fda:	4770      	bx	lr
    7fdc:	2020      	movs	r0, #32
    7fde:	4770      	bx	lr
    7fe0:	085b      	lsrs	r3, r3, #1
    7fe2:	2001      	movs	r0, #1
    7fe4:	6013      	str	r3, [r2, #0]
    7fe6:	4770      	bx	lr

00007fe8 <__mcmp>:
    7fe8:	4603      	mov	r3, r0
    7fea:	690a      	ldr	r2, [r1, #16]
    7fec:	6900      	ldr	r0, [r0, #16]
    7fee:	b410      	push	{r4}
    7ff0:	1a80      	subs	r0, r0, r2
    7ff2:	d111      	bne.n	8018 <__mcmp+0x30>
    7ff4:	3204      	adds	r2, #4
    7ff6:	f103 0c14 	add.w	ip, r3, #20
    7ffa:	0092      	lsls	r2, r2, #2
    7ffc:	189b      	adds	r3, r3, r2
    7ffe:	1889      	adds	r1, r1, r2
    8000:	3104      	adds	r1, #4
    8002:	3304      	adds	r3, #4
    8004:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8008:	3b04      	subs	r3, #4
    800a:	f851 2c04 	ldr.w	r2, [r1, #-4]
    800e:	3904      	subs	r1, #4
    8010:	4294      	cmp	r4, r2
    8012:	d103      	bne.n	801c <__mcmp+0x34>
    8014:	459c      	cmp	ip, r3
    8016:	d3f5      	bcc.n	8004 <__mcmp+0x1c>
    8018:	bc10      	pop	{r4}
    801a:	4770      	bx	lr
    801c:	bf38      	it	cc
    801e:	f04f 30ff 	movcc.w	r0, #4294967295
    8022:	d3f9      	bcc.n	8018 <__mcmp+0x30>
    8024:	2001      	movs	r0, #1
    8026:	e7f7      	b.n	8018 <__mcmp+0x30>

00008028 <__ulp>:
    8028:	f240 0300 	movw	r3, #0
    802c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8030:	ea01 0303 	and.w	r3, r1, r3
    8034:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    8038:	2b00      	cmp	r3, #0
    803a:	dd02      	ble.n	8042 <__ulp+0x1a>
    803c:	4619      	mov	r1, r3
    803e:	2000      	movs	r0, #0
    8040:	4770      	bx	lr
    8042:	425b      	negs	r3, r3
    8044:	151b      	asrs	r3, r3, #20
    8046:	2b13      	cmp	r3, #19
    8048:	dd0e      	ble.n	8068 <__ulp+0x40>
    804a:	3b14      	subs	r3, #20
    804c:	2b1e      	cmp	r3, #30
    804e:	dd03      	ble.n	8058 <__ulp+0x30>
    8050:	2301      	movs	r3, #1
    8052:	2100      	movs	r1, #0
    8054:	4618      	mov	r0, r3
    8056:	4770      	bx	lr
    8058:	2201      	movs	r2, #1
    805a:	f1c3 031f 	rsb	r3, r3, #31
    805e:	2100      	movs	r1, #0
    8060:	fa12 f303 	lsls.w	r3, r2, r3
    8064:	4618      	mov	r0, r3
    8066:	4770      	bx	lr
    8068:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    806c:	2000      	movs	r0, #0
    806e:	fa52 f103 	asrs.w	r1, r2, r3
    8072:	4770      	bx	lr

00008074 <__b2d>:
    8074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8078:	6904      	ldr	r4, [r0, #16]
    807a:	f100 0614 	add.w	r6, r0, #20
    807e:	460f      	mov	r7, r1
    8080:	3404      	adds	r4, #4
    8082:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    8086:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    808a:	46a0      	mov	r8, r4
    808c:	4628      	mov	r0, r5
    808e:	f7ff ff59 	bl	7f44 <__hi0bits>
    8092:	280a      	cmp	r0, #10
    8094:	f1c0 0320 	rsb	r3, r0, #32
    8098:	603b      	str	r3, [r7, #0]
    809a:	dc14      	bgt.n	80c6 <__b2d+0x52>
    809c:	42a6      	cmp	r6, r4
    809e:	f1c0 030b 	rsb	r3, r0, #11
    80a2:	d237      	bcs.n	8114 <__b2d+0xa0>
    80a4:	f854 1c04 	ldr.w	r1, [r4, #-4]
    80a8:	40d9      	lsrs	r1, r3
    80aa:	fa25 fc03 	lsr.w	ip, r5, r3
    80ae:	3015      	adds	r0, #21
    80b0:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    80b4:	4085      	lsls	r5, r0
    80b6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    80ba:	ea41 0205 	orr.w	r2, r1, r5
    80be:	4610      	mov	r0, r2
    80c0:	4619      	mov	r1, r3
    80c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    80c6:	42a6      	cmp	r6, r4
    80c8:	d320      	bcc.n	810c <__b2d+0x98>
    80ca:	2100      	movs	r1, #0
    80cc:	380b      	subs	r0, #11
    80ce:	bf02      	ittt	eq
    80d0:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    80d4:	460a      	moveq	r2, r1
    80d6:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    80da:	d0f0      	beq.n	80be <__b2d+0x4a>
    80dc:	42b4      	cmp	r4, r6
    80de:	f1c0 0320 	rsb	r3, r0, #32
    80e2:	d919      	bls.n	8118 <__b2d+0xa4>
    80e4:	f854 4c04 	ldr.w	r4, [r4, #-4]
    80e8:	40dc      	lsrs	r4, r3
    80ea:	4085      	lsls	r5, r0
    80ec:	fa21 fc03 	lsr.w	ip, r1, r3
    80f0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    80f4:	fa11 f000 	lsls.w	r0, r1, r0
    80f8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    80fc:	ea44 0200 	orr.w	r2, r4, r0
    8100:	ea45 030c 	orr.w	r3, r5, ip
    8104:	4610      	mov	r0, r2
    8106:	4619      	mov	r1, r3
    8108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    810c:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8110:	3c04      	subs	r4, #4
    8112:	e7db      	b.n	80cc <__b2d+0x58>
    8114:	2100      	movs	r1, #0
    8116:	e7c8      	b.n	80aa <__b2d+0x36>
    8118:	2400      	movs	r4, #0
    811a:	e7e6      	b.n	80ea <__b2d+0x76>

0000811c <__ratio>:
    811c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8120:	b083      	sub	sp, #12
    8122:	460e      	mov	r6, r1
    8124:	a901      	add	r1, sp, #4
    8126:	4607      	mov	r7, r0
    8128:	f7ff ffa4 	bl	8074 <__b2d>
    812c:	460d      	mov	r5, r1
    812e:	4604      	mov	r4, r0
    8130:	4669      	mov	r1, sp
    8132:	4630      	mov	r0, r6
    8134:	f7ff ff9e 	bl	8074 <__b2d>
    8138:	f8dd c004 	ldr.w	ip, [sp, #4]
    813c:	46a9      	mov	r9, r5
    813e:	46a0      	mov	r8, r4
    8140:	460b      	mov	r3, r1
    8142:	4602      	mov	r2, r0
    8144:	6931      	ldr	r1, [r6, #16]
    8146:	4616      	mov	r6, r2
    8148:	6938      	ldr	r0, [r7, #16]
    814a:	461f      	mov	r7, r3
    814c:	1a40      	subs	r0, r0, r1
    814e:	9900      	ldr	r1, [sp, #0]
    8150:	ebc1 010c 	rsb	r1, r1, ip
    8154:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    8158:	2900      	cmp	r1, #0
    815a:	bfc9      	itett	gt
    815c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    8160:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    8164:	4624      	movgt	r4, r4
    8166:	464d      	movgt	r5, r9
    8168:	bfdc      	itt	le
    816a:	4612      	movle	r2, r2
    816c:	463b      	movle	r3, r7
    816e:	4620      	mov	r0, r4
    8170:	4629      	mov	r1, r5
    8172:	f001 fbf5 	bl	9960 <__aeabi_ddiv>
    8176:	b003      	add	sp, #12
    8178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000817c <_mprec_log10>:
    817c:	2817      	cmp	r0, #23
    817e:	b510      	push	{r4, lr}
    8180:	4604      	mov	r4, r0
    8182:	dd0e      	ble.n	81a2 <_mprec_log10+0x26>
    8184:	f240 0100 	movw	r1, #0
    8188:	2000      	movs	r0, #0
    818a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    818e:	f240 0300 	movw	r3, #0
    8192:	2200      	movs	r2, #0
    8194:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8198:	f001 fab8 	bl	970c <__aeabi_dmul>
    819c:	3c01      	subs	r4, #1
    819e:	d1f6      	bne.n	818e <_mprec_log10+0x12>
    81a0:	bd10      	pop	{r4, pc}
    81a2:	f24a 53f0 	movw	r3, #42480	; 0xa5f0
    81a6:	f2c0 0300 	movt	r3, #0
    81aa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    81ae:	e9d3 0100 	ldrd	r0, r1, [r3]
    81b2:	bd10      	pop	{r4, pc}

000081b4 <__copybits>:
    81b4:	6913      	ldr	r3, [r2, #16]
    81b6:	3901      	subs	r1, #1
    81b8:	f102 0c14 	add.w	ip, r2, #20
    81bc:	b410      	push	{r4}
    81be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    81c2:	114c      	asrs	r4, r1, #5
    81c4:	3214      	adds	r2, #20
    81c6:	3401      	adds	r4, #1
    81c8:	4594      	cmp	ip, r2
    81ca:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    81ce:	d20f      	bcs.n	81f0 <__copybits+0x3c>
    81d0:	2300      	movs	r3, #0
    81d2:	f85c 1003 	ldr.w	r1, [ip, r3]
    81d6:	50c1      	str	r1, [r0, r3]
    81d8:	3304      	adds	r3, #4
    81da:	eb03 010c 	add.w	r1, r3, ip
    81de:	428a      	cmp	r2, r1
    81e0:	d8f7      	bhi.n	81d2 <__copybits+0x1e>
    81e2:	ea6f 0c0c 	mvn.w	ip, ip
    81e6:	4462      	add	r2, ip
    81e8:	f022 0203 	bic.w	r2, r2, #3
    81ec:	3204      	adds	r2, #4
    81ee:	1880      	adds	r0, r0, r2
    81f0:	4284      	cmp	r4, r0
    81f2:	d904      	bls.n	81fe <__copybits+0x4a>
    81f4:	2300      	movs	r3, #0
    81f6:	f840 3b04 	str.w	r3, [r0], #4
    81fa:	4284      	cmp	r4, r0
    81fc:	d8fb      	bhi.n	81f6 <__copybits+0x42>
    81fe:	bc10      	pop	{r4}
    8200:	4770      	bx	lr
    8202:	bf00      	nop

00008204 <__any_on>:
    8204:	6902      	ldr	r2, [r0, #16]
    8206:	114b      	asrs	r3, r1, #5
    8208:	429a      	cmp	r2, r3
    820a:	db10      	blt.n	822e <__any_on+0x2a>
    820c:	dd0e      	ble.n	822c <__any_on+0x28>
    820e:	f011 011f 	ands.w	r1, r1, #31
    8212:	d00b      	beq.n	822c <__any_on+0x28>
    8214:	461a      	mov	r2, r3
    8216:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    821a:	695b      	ldr	r3, [r3, #20]
    821c:	fa23 fc01 	lsr.w	ip, r3, r1
    8220:	fa0c f101 	lsl.w	r1, ip, r1
    8224:	4299      	cmp	r1, r3
    8226:	d002      	beq.n	822e <__any_on+0x2a>
    8228:	2001      	movs	r0, #1
    822a:	4770      	bx	lr
    822c:	461a      	mov	r2, r3
    822e:	3204      	adds	r2, #4
    8230:	f100 0114 	add.w	r1, r0, #20
    8234:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    8238:	f103 0c04 	add.w	ip, r3, #4
    823c:	4561      	cmp	r1, ip
    823e:	d20b      	bcs.n	8258 <__any_on+0x54>
    8240:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    8244:	2a00      	cmp	r2, #0
    8246:	d1ef      	bne.n	8228 <__any_on+0x24>
    8248:	4299      	cmp	r1, r3
    824a:	d205      	bcs.n	8258 <__any_on+0x54>
    824c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    8250:	2a00      	cmp	r2, #0
    8252:	d1e9      	bne.n	8228 <__any_on+0x24>
    8254:	4299      	cmp	r1, r3
    8256:	d3f9      	bcc.n	824c <__any_on+0x48>
    8258:	2000      	movs	r0, #0
    825a:	4770      	bx	lr

0000825c <_Bfree>:
    825c:	b530      	push	{r4, r5, lr}
    825e:	6a45      	ldr	r5, [r0, #36]	; 0x24
    8260:	b083      	sub	sp, #12
    8262:	4604      	mov	r4, r0
    8264:	b155      	cbz	r5, 827c <_Bfree+0x20>
    8266:	b139      	cbz	r1, 8278 <_Bfree+0x1c>
    8268:	6a63      	ldr	r3, [r4, #36]	; 0x24
    826a:	684a      	ldr	r2, [r1, #4]
    826c:	68db      	ldr	r3, [r3, #12]
    826e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    8272:	6008      	str	r0, [r1, #0]
    8274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    8278:	b003      	add	sp, #12
    827a:	bd30      	pop	{r4, r5, pc}
    827c:	2010      	movs	r0, #16
    827e:	9101      	str	r1, [sp, #4]
    8280:	f7ff fa24 	bl	76cc <malloc>
    8284:	9901      	ldr	r1, [sp, #4]
    8286:	6260      	str	r0, [r4, #36]	; 0x24
    8288:	60c5      	str	r5, [r0, #12]
    828a:	6045      	str	r5, [r0, #4]
    828c:	6085      	str	r5, [r0, #8]
    828e:	6005      	str	r5, [r0, #0]
    8290:	e7e9      	b.n	8266 <_Bfree+0xa>
    8292:	bf00      	nop

00008294 <_Balloc>:
    8294:	b570      	push	{r4, r5, r6, lr}
    8296:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8298:	4606      	mov	r6, r0
    829a:	460d      	mov	r5, r1
    829c:	b164      	cbz	r4, 82b8 <_Balloc+0x24>
    829e:	68e2      	ldr	r2, [r4, #12]
    82a0:	b1a2      	cbz	r2, 82cc <_Balloc+0x38>
    82a2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    82a6:	b1eb      	cbz	r3, 82e4 <_Balloc+0x50>
    82a8:	6819      	ldr	r1, [r3, #0]
    82aa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    82ae:	2200      	movs	r2, #0
    82b0:	60da      	str	r2, [r3, #12]
    82b2:	611a      	str	r2, [r3, #16]
    82b4:	4618      	mov	r0, r3
    82b6:	bd70      	pop	{r4, r5, r6, pc}
    82b8:	2010      	movs	r0, #16
    82ba:	f7ff fa07 	bl	76cc <malloc>
    82be:	2300      	movs	r3, #0
    82c0:	4604      	mov	r4, r0
    82c2:	6270      	str	r0, [r6, #36]	; 0x24
    82c4:	60c3      	str	r3, [r0, #12]
    82c6:	6043      	str	r3, [r0, #4]
    82c8:	6083      	str	r3, [r0, #8]
    82ca:	6003      	str	r3, [r0, #0]
    82cc:	2210      	movs	r2, #16
    82ce:	4630      	mov	r0, r6
    82d0:	2104      	movs	r1, #4
    82d2:	f000 fe27 	bl	8f24 <_calloc_r>
    82d6:	6a73      	ldr	r3, [r6, #36]	; 0x24
    82d8:	60e0      	str	r0, [r4, #12]
    82da:	68da      	ldr	r2, [r3, #12]
    82dc:	2a00      	cmp	r2, #0
    82de:	d1e0      	bne.n	82a2 <_Balloc+0xe>
    82e0:	4613      	mov	r3, r2
    82e2:	e7e7      	b.n	82b4 <_Balloc+0x20>
    82e4:	2401      	movs	r4, #1
    82e6:	4630      	mov	r0, r6
    82e8:	4621      	mov	r1, r4
    82ea:	40ac      	lsls	r4, r5
    82ec:	1d62      	adds	r2, r4, #5
    82ee:	0092      	lsls	r2, r2, #2
    82f0:	f000 fe18 	bl	8f24 <_calloc_r>
    82f4:	4603      	mov	r3, r0
    82f6:	2800      	cmp	r0, #0
    82f8:	d0dc      	beq.n	82b4 <_Balloc+0x20>
    82fa:	6045      	str	r5, [r0, #4]
    82fc:	6084      	str	r4, [r0, #8]
    82fe:	e7d6      	b.n	82ae <_Balloc+0x1a>

00008300 <__d2b>:
    8300:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    8304:	b083      	sub	sp, #12
    8306:	2101      	movs	r1, #1
    8308:	461d      	mov	r5, r3
    830a:	4614      	mov	r4, r2
    830c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    830e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8310:	f7ff ffc0 	bl	8294 <_Balloc>
    8314:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    8318:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    831c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8320:	4615      	mov	r5, r2
    8322:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    8326:	9300      	str	r3, [sp, #0]
    8328:	bf1c      	itt	ne
    832a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    832e:	9300      	strne	r3, [sp, #0]
    8330:	4680      	mov	r8, r0
    8332:	2c00      	cmp	r4, #0
    8334:	d023      	beq.n	837e <__d2b+0x7e>
    8336:	a802      	add	r0, sp, #8
    8338:	f840 4d04 	str.w	r4, [r0, #-4]!
    833c:	f7ff fe22 	bl	7f84 <__lo0bits>
    8340:	4603      	mov	r3, r0
    8342:	2800      	cmp	r0, #0
    8344:	d137      	bne.n	83b6 <__d2b+0xb6>
    8346:	9901      	ldr	r1, [sp, #4]
    8348:	9a00      	ldr	r2, [sp, #0]
    834a:	f8c8 1014 	str.w	r1, [r8, #20]
    834e:	2a00      	cmp	r2, #0
    8350:	bf14      	ite	ne
    8352:	2402      	movne	r4, #2
    8354:	2401      	moveq	r4, #1
    8356:	f8c8 2018 	str.w	r2, [r8, #24]
    835a:	f8c8 4010 	str.w	r4, [r8, #16]
    835e:	f1ba 0f00 	cmp.w	sl, #0
    8362:	d01b      	beq.n	839c <__d2b+0x9c>
    8364:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    8368:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    836c:	f1aa 0a03 	sub.w	sl, sl, #3
    8370:	4453      	add	r3, sl
    8372:	603b      	str	r3, [r7, #0]
    8374:	6032      	str	r2, [r6, #0]
    8376:	4640      	mov	r0, r8
    8378:	b003      	add	sp, #12
    837a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    837e:	4668      	mov	r0, sp
    8380:	f7ff fe00 	bl	7f84 <__lo0bits>
    8384:	2301      	movs	r3, #1
    8386:	461c      	mov	r4, r3
    8388:	f8c8 3010 	str.w	r3, [r8, #16]
    838c:	9b00      	ldr	r3, [sp, #0]
    838e:	f8c8 3014 	str.w	r3, [r8, #20]
    8392:	f100 0320 	add.w	r3, r0, #32
    8396:	f1ba 0f00 	cmp.w	sl, #0
    839a:	d1e3      	bne.n	8364 <__d2b+0x64>
    839c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    83a0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    83a4:	3b02      	subs	r3, #2
    83a6:	603b      	str	r3, [r7, #0]
    83a8:	6910      	ldr	r0, [r2, #16]
    83aa:	f7ff fdcb 	bl	7f44 <__hi0bits>
    83ae:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    83b2:	6030      	str	r0, [r6, #0]
    83b4:	e7df      	b.n	8376 <__d2b+0x76>
    83b6:	9a00      	ldr	r2, [sp, #0]
    83b8:	f1c0 0120 	rsb	r1, r0, #32
    83bc:	fa12 f101 	lsls.w	r1, r2, r1
    83c0:	40c2      	lsrs	r2, r0
    83c2:	9801      	ldr	r0, [sp, #4]
    83c4:	4301      	orrs	r1, r0
    83c6:	f8c8 1014 	str.w	r1, [r8, #20]
    83ca:	9200      	str	r2, [sp, #0]
    83cc:	e7bf      	b.n	834e <__d2b+0x4e>
    83ce:	bf00      	nop

000083d0 <__mdiff>:
    83d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    83d4:	6913      	ldr	r3, [r2, #16]
    83d6:	690f      	ldr	r7, [r1, #16]
    83d8:	460c      	mov	r4, r1
    83da:	4615      	mov	r5, r2
    83dc:	1aff      	subs	r7, r7, r3
    83de:	2f00      	cmp	r7, #0
    83e0:	d04f      	beq.n	8482 <__mdiff+0xb2>
    83e2:	db6a      	blt.n	84ba <__mdiff+0xea>
    83e4:	2700      	movs	r7, #0
    83e6:	f101 0614 	add.w	r6, r1, #20
    83ea:	6861      	ldr	r1, [r4, #4]
    83ec:	f7ff ff52 	bl	8294 <_Balloc>
    83f0:	f8d5 8010 	ldr.w	r8, [r5, #16]
    83f4:	f8d4 c010 	ldr.w	ip, [r4, #16]
    83f8:	f105 0114 	add.w	r1, r5, #20
    83fc:	2200      	movs	r2, #0
    83fe:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    8402:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    8406:	f105 0814 	add.w	r8, r5, #20
    840a:	3414      	adds	r4, #20
    840c:	f100 0314 	add.w	r3, r0, #20
    8410:	60c7      	str	r7, [r0, #12]
    8412:	f851 7b04 	ldr.w	r7, [r1], #4
    8416:	f856 5b04 	ldr.w	r5, [r6], #4
    841a:	46bb      	mov	fp, r7
    841c:	fa1f fa87 	uxth.w	sl, r7
    8420:	0c3f      	lsrs	r7, r7, #16
    8422:	fa1f f985 	uxth.w	r9, r5
    8426:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    842a:	ebca 0a09 	rsb	sl, sl, r9
    842e:	4452      	add	r2, sl
    8430:	eb07 4722 	add.w	r7, r7, r2, asr #16
    8434:	b292      	uxth	r2, r2
    8436:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    843a:	f843 2b04 	str.w	r2, [r3], #4
    843e:	143a      	asrs	r2, r7, #16
    8440:	4588      	cmp	r8, r1
    8442:	d8e6      	bhi.n	8412 <__mdiff+0x42>
    8444:	42a6      	cmp	r6, r4
    8446:	d20e      	bcs.n	8466 <__mdiff+0x96>
    8448:	f856 1b04 	ldr.w	r1, [r6], #4
    844c:	b28d      	uxth	r5, r1
    844e:	0c09      	lsrs	r1, r1, #16
    8450:	1952      	adds	r2, r2, r5
    8452:	eb01 4122 	add.w	r1, r1, r2, asr #16
    8456:	b292      	uxth	r2, r2
    8458:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    845c:	f843 2b04 	str.w	r2, [r3], #4
    8460:	140a      	asrs	r2, r1, #16
    8462:	42b4      	cmp	r4, r6
    8464:	d8f0      	bhi.n	8448 <__mdiff+0x78>
    8466:	f853 2c04 	ldr.w	r2, [r3, #-4]
    846a:	b932      	cbnz	r2, 847a <__mdiff+0xaa>
    846c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8470:	f10c 3cff 	add.w	ip, ip, #4294967295
    8474:	3b04      	subs	r3, #4
    8476:	2a00      	cmp	r2, #0
    8478:	d0f8      	beq.n	846c <__mdiff+0x9c>
    847a:	f8c0 c010 	str.w	ip, [r0, #16]
    847e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8482:	3304      	adds	r3, #4
    8484:	f101 0614 	add.w	r6, r1, #20
    8488:	009b      	lsls	r3, r3, #2
    848a:	18d2      	adds	r2, r2, r3
    848c:	18cb      	adds	r3, r1, r3
    848e:	3304      	adds	r3, #4
    8490:	3204      	adds	r2, #4
    8492:	f853 cc04 	ldr.w	ip, [r3, #-4]
    8496:	3b04      	subs	r3, #4
    8498:	f852 1c04 	ldr.w	r1, [r2, #-4]
    849c:	3a04      	subs	r2, #4
    849e:	458c      	cmp	ip, r1
    84a0:	d10a      	bne.n	84b8 <__mdiff+0xe8>
    84a2:	429e      	cmp	r6, r3
    84a4:	d3f5      	bcc.n	8492 <__mdiff+0xc2>
    84a6:	2100      	movs	r1, #0
    84a8:	f7ff fef4 	bl	8294 <_Balloc>
    84ac:	2301      	movs	r3, #1
    84ae:	6103      	str	r3, [r0, #16]
    84b0:	2300      	movs	r3, #0
    84b2:	6143      	str	r3, [r0, #20]
    84b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    84b8:	d297      	bcs.n	83ea <__mdiff+0x1a>
    84ba:	4623      	mov	r3, r4
    84bc:	462c      	mov	r4, r5
    84be:	2701      	movs	r7, #1
    84c0:	461d      	mov	r5, r3
    84c2:	f104 0614 	add.w	r6, r4, #20
    84c6:	e790      	b.n	83ea <__mdiff+0x1a>

000084c8 <__lshift>:
    84c8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    84cc:	690d      	ldr	r5, [r1, #16]
    84ce:	688b      	ldr	r3, [r1, #8]
    84d0:	1156      	asrs	r6, r2, #5
    84d2:	3501      	adds	r5, #1
    84d4:	460c      	mov	r4, r1
    84d6:	19ad      	adds	r5, r5, r6
    84d8:	4690      	mov	r8, r2
    84da:	429d      	cmp	r5, r3
    84dc:	4682      	mov	sl, r0
    84de:	6849      	ldr	r1, [r1, #4]
    84e0:	dd03      	ble.n	84ea <__lshift+0x22>
    84e2:	005b      	lsls	r3, r3, #1
    84e4:	3101      	adds	r1, #1
    84e6:	429d      	cmp	r5, r3
    84e8:	dcfb      	bgt.n	84e2 <__lshift+0x1a>
    84ea:	4650      	mov	r0, sl
    84ec:	f7ff fed2 	bl	8294 <_Balloc>
    84f0:	2e00      	cmp	r6, #0
    84f2:	4607      	mov	r7, r0
    84f4:	f100 0214 	add.w	r2, r0, #20
    84f8:	dd0a      	ble.n	8510 <__lshift+0x48>
    84fa:	2300      	movs	r3, #0
    84fc:	4619      	mov	r1, r3
    84fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    8502:	3301      	adds	r3, #1
    8504:	42b3      	cmp	r3, r6
    8506:	d1fa      	bne.n	84fe <__lshift+0x36>
    8508:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    850c:	f103 0214 	add.w	r2, r3, #20
    8510:	6920      	ldr	r0, [r4, #16]
    8512:	f104 0314 	add.w	r3, r4, #20
    8516:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    851a:	3014      	adds	r0, #20
    851c:	f018 081f 	ands.w	r8, r8, #31
    8520:	d01b      	beq.n	855a <__lshift+0x92>
    8522:	f1c8 0e20 	rsb	lr, r8, #32
    8526:	2100      	movs	r1, #0
    8528:	681e      	ldr	r6, [r3, #0]
    852a:	fa06 fc08 	lsl.w	ip, r6, r8
    852e:	ea41 010c 	orr.w	r1, r1, ip
    8532:	f842 1b04 	str.w	r1, [r2], #4
    8536:	f853 1b04 	ldr.w	r1, [r3], #4
    853a:	4298      	cmp	r0, r3
    853c:	fa21 f10e 	lsr.w	r1, r1, lr
    8540:	d8f2      	bhi.n	8528 <__lshift+0x60>
    8542:	6011      	str	r1, [r2, #0]
    8544:	b101      	cbz	r1, 8548 <__lshift+0x80>
    8546:	3501      	adds	r5, #1
    8548:	4650      	mov	r0, sl
    854a:	3d01      	subs	r5, #1
    854c:	4621      	mov	r1, r4
    854e:	613d      	str	r5, [r7, #16]
    8550:	f7ff fe84 	bl	825c <_Bfree>
    8554:	4638      	mov	r0, r7
    8556:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    855a:	f853 1008 	ldr.w	r1, [r3, r8]
    855e:	f842 1008 	str.w	r1, [r2, r8]
    8562:	f108 0804 	add.w	r8, r8, #4
    8566:	eb08 0103 	add.w	r1, r8, r3
    856a:	4288      	cmp	r0, r1
    856c:	d9ec      	bls.n	8548 <__lshift+0x80>
    856e:	f853 1008 	ldr.w	r1, [r3, r8]
    8572:	f842 1008 	str.w	r1, [r2, r8]
    8576:	f108 0804 	add.w	r8, r8, #4
    857a:	eb08 0103 	add.w	r1, r8, r3
    857e:	4288      	cmp	r0, r1
    8580:	d8eb      	bhi.n	855a <__lshift+0x92>
    8582:	e7e1      	b.n	8548 <__lshift+0x80>

00008584 <__multiply>:
    8584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8588:	f8d1 8010 	ldr.w	r8, [r1, #16]
    858c:	6917      	ldr	r7, [r2, #16]
    858e:	460d      	mov	r5, r1
    8590:	4616      	mov	r6, r2
    8592:	b087      	sub	sp, #28
    8594:	45b8      	cmp	r8, r7
    8596:	bfb5      	itete	lt
    8598:	4615      	movlt	r5, r2
    859a:	463b      	movge	r3, r7
    859c:	460b      	movlt	r3, r1
    859e:	4647      	movge	r7, r8
    85a0:	bfb4      	ite	lt
    85a2:	461e      	movlt	r6, r3
    85a4:	4698      	movge	r8, r3
    85a6:	68ab      	ldr	r3, [r5, #8]
    85a8:	eb08 0407 	add.w	r4, r8, r7
    85ac:	6869      	ldr	r1, [r5, #4]
    85ae:	429c      	cmp	r4, r3
    85b0:	bfc8      	it	gt
    85b2:	3101      	addgt	r1, #1
    85b4:	f7ff fe6e 	bl	8294 <_Balloc>
    85b8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    85bc:	f100 0b14 	add.w	fp, r0, #20
    85c0:	3314      	adds	r3, #20
    85c2:	9003      	str	r0, [sp, #12]
    85c4:	459b      	cmp	fp, r3
    85c6:	9304      	str	r3, [sp, #16]
    85c8:	d206      	bcs.n	85d8 <__multiply+0x54>
    85ca:	9904      	ldr	r1, [sp, #16]
    85cc:	465b      	mov	r3, fp
    85ce:	2200      	movs	r2, #0
    85d0:	f843 2b04 	str.w	r2, [r3], #4
    85d4:	4299      	cmp	r1, r3
    85d6:	d8fb      	bhi.n	85d0 <__multiply+0x4c>
    85d8:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    85dc:	f106 0914 	add.w	r9, r6, #20
    85e0:	f108 0814 	add.w	r8, r8, #20
    85e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    85e8:	3514      	adds	r5, #20
    85ea:	45c1      	cmp	r9, r8
    85ec:	f8cd 8004 	str.w	r8, [sp, #4]
    85f0:	f10c 0c14 	add.w	ip, ip, #20
    85f4:	9502      	str	r5, [sp, #8]
    85f6:	d24b      	bcs.n	8690 <__multiply+0x10c>
    85f8:	f04f 0a00 	mov.w	sl, #0
    85fc:	9405      	str	r4, [sp, #20]
    85fe:	f859 400a 	ldr.w	r4, [r9, sl]
    8602:	eb0a 080b 	add.w	r8, sl, fp
    8606:	b2a0      	uxth	r0, r4
    8608:	b1d8      	cbz	r0, 8642 <__multiply+0xbe>
    860a:	9a02      	ldr	r2, [sp, #8]
    860c:	4643      	mov	r3, r8
    860e:	2400      	movs	r4, #0
    8610:	f852 5b04 	ldr.w	r5, [r2], #4
    8614:	6819      	ldr	r1, [r3, #0]
    8616:	b2af      	uxth	r7, r5
    8618:	0c2d      	lsrs	r5, r5, #16
    861a:	b28e      	uxth	r6, r1
    861c:	0c09      	lsrs	r1, r1, #16
    861e:	fb00 6607 	mla	r6, r0, r7, r6
    8622:	fb00 1105 	mla	r1, r0, r5, r1
    8626:	1936      	adds	r6, r6, r4
    8628:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    862c:	b2b6      	uxth	r6, r6
    862e:	0c0c      	lsrs	r4, r1, #16
    8630:	4594      	cmp	ip, r2
    8632:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    8636:	f843 6b04 	str.w	r6, [r3], #4
    863a:	d8e9      	bhi.n	8610 <__multiply+0x8c>
    863c:	601c      	str	r4, [r3, #0]
    863e:	f859 400a 	ldr.w	r4, [r9, sl]
    8642:	0c24      	lsrs	r4, r4, #16
    8644:	d01c      	beq.n	8680 <__multiply+0xfc>
    8646:	f85b 200a 	ldr.w	r2, [fp, sl]
    864a:	4641      	mov	r1, r8
    864c:	9b02      	ldr	r3, [sp, #8]
    864e:	2500      	movs	r5, #0
    8650:	4610      	mov	r0, r2
    8652:	881e      	ldrh	r6, [r3, #0]
    8654:	b297      	uxth	r7, r2
    8656:	fb06 5504 	mla	r5, r6, r4, r5
    865a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    865e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    8662:	600f      	str	r7, [r1, #0]
    8664:	f851 0f04 	ldr.w	r0, [r1, #4]!
    8668:	f853 2b04 	ldr.w	r2, [r3], #4
    866c:	b286      	uxth	r6, r0
    866e:	0c12      	lsrs	r2, r2, #16
    8670:	fb02 6204 	mla	r2, r2, r4, r6
    8674:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    8678:	0c15      	lsrs	r5, r2, #16
    867a:	459c      	cmp	ip, r3
    867c:	d8e9      	bhi.n	8652 <__multiply+0xce>
    867e:	600a      	str	r2, [r1, #0]
    8680:	f10a 0a04 	add.w	sl, sl, #4
    8684:	9a01      	ldr	r2, [sp, #4]
    8686:	eb0a 0309 	add.w	r3, sl, r9
    868a:	429a      	cmp	r2, r3
    868c:	d8b7      	bhi.n	85fe <__multiply+0x7a>
    868e:	9c05      	ldr	r4, [sp, #20]
    8690:	2c00      	cmp	r4, #0
    8692:	dd0b      	ble.n	86ac <__multiply+0x128>
    8694:	9a04      	ldr	r2, [sp, #16]
    8696:	f852 3c04 	ldr.w	r3, [r2, #-4]
    869a:	b93b      	cbnz	r3, 86ac <__multiply+0x128>
    869c:	4613      	mov	r3, r2
    869e:	e003      	b.n	86a8 <__multiply+0x124>
    86a0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    86a4:	3b04      	subs	r3, #4
    86a6:	b90a      	cbnz	r2, 86ac <__multiply+0x128>
    86a8:	3c01      	subs	r4, #1
    86aa:	d1f9      	bne.n	86a0 <__multiply+0x11c>
    86ac:	9b03      	ldr	r3, [sp, #12]
    86ae:	4618      	mov	r0, r3
    86b0:	611c      	str	r4, [r3, #16]
    86b2:	b007      	add	sp, #28
    86b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000086b8 <__i2b>:
    86b8:	b510      	push	{r4, lr}
    86ba:	460c      	mov	r4, r1
    86bc:	2101      	movs	r1, #1
    86be:	f7ff fde9 	bl	8294 <_Balloc>
    86c2:	2201      	movs	r2, #1
    86c4:	6144      	str	r4, [r0, #20]
    86c6:	6102      	str	r2, [r0, #16]
    86c8:	bd10      	pop	{r4, pc}
    86ca:	bf00      	nop

000086cc <__multadd>:
    86cc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    86d0:	460d      	mov	r5, r1
    86d2:	2100      	movs	r1, #0
    86d4:	4606      	mov	r6, r0
    86d6:	692c      	ldr	r4, [r5, #16]
    86d8:	b083      	sub	sp, #12
    86da:	f105 0814 	add.w	r8, r5, #20
    86de:	4608      	mov	r0, r1
    86e0:	f858 7001 	ldr.w	r7, [r8, r1]
    86e4:	3001      	adds	r0, #1
    86e6:	fa1f fa87 	uxth.w	sl, r7
    86ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    86ee:	fb0a 3302 	mla	r3, sl, r2, r3
    86f2:	fb0c fc02 	mul.w	ip, ip, r2
    86f6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    86fa:	b29b      	uxth	r3, r3
    86fc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    8700:	f848 3001 	str.w	r3, [r8, r1]
    8704:	3104      	adds	r1, #4
    8706:	4284      	cmp	r4, r0
    8708:	ea4f 431c 	mov.w	r3, ip, lsr #16
    870c:	dce8      	bgt.n	86e0 <__multadd+0x14>
    870e:	b13b      	cbz	r3, 8720 <__multadd+0x54>
    8710:	68aa      	ldr	r2, [r5, #8]
    8712:	4294      	cmp	r4, r2
    8714:	da08      	bge.n	8728 <__multadd+0x5c>
    8716:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    871a:	3401      	adds	r4, #1
    871c:	612c      	str	r4, [r5, #16]
    871e:	6153      	str	r3, [r2, #20]
    8720:	4628      	mov	r0, r5
    8722:	b003      	add	sp, #12
    8724:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    8728:	6869      	ldr	r1, [r5, #4]
    872a:	4630      	mov	r0, r6
    872c:	9301      	str	r3, [sp, #4]
    872e:	3101      	adds	r1, #1
    8730:	f7ff fdb0 	bl	8294 <_Balloc>
    8734:	692a      	ldr	r2, [r5, #16]
    8736:	f105 010c 	add.w	r1, r5, #12
    873a:	3202      	adds	r2, #2
    873c:	0092      	lsls	r2, r2, #2
    873e:	4607      	mov	r7, r0
    8740:	300c      	adds	r0, #12
    8742:	f7ff fad7 	bl	7cf4 <memcpy>
    8746:	4629      	mov	r1, r5
    8748:	4630      	mov	r0, r6
    874a:	463d      	mov	r5, r7
    874c:	f7ff fd86 	bl	825c <_Bfree>
    8750:	9b01      	ldr	r3, [sp, #4]
    8752:	e7e0      	b.n	8716 <__multadd+0x4a>

00008754 <__pow5mult>:
    8754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8758:	4615      	mov	r5, r2
    875a:	f012 0203 	ands.w	r2, r2, #3
    875e:	4604      	mov	r4, r0
    8760:	4688      	mov	r8, r1
    8762:	d12c      	bne.n	87be <__pow5mult+0x6a>
    8764:	10ad      	asrs	r5, r5, #2
    8766:	d01e      	beq.n	87a6 <__pow5mult+0x52>
    8768:	6a66      	ldr	r6, [r4, #36]	; 0x24
    876a:	2e00      	cmp	r6, #0
    876c:	d034      	beq.n	87d8 <__pow5mult+0x84>
    876e:	68b7      	ldr	r7, [r6, #8]
    8770:	2f00      	cmp	r7, #0
    8772:	d03b      	beq.n	87ec <__pow5mult+0x98>
    8774:	f015 0f01 	tst.w	r5, #1
    8778:	d108      	bne.n	878c <__pow5mult+0x38>
    877a:	106d      	asrs	r5, r5, #1
    877c:	d013      	beq.n	87a6 <__pow5mult+0x52>
    877e:	683e      	ldr	r6, [r7, #0]
    8780:	b1a6      	cbz	r6, 87ac <__pow5mult+0x58>
    8782:	4630      	mov	r0, r6
    8784:	4607      	mov	r7, r0
    8786:	f015 0f01 	tst.w	r5, #1
    878a:	d0f6      	beq.n	877a <__pow5mult+0x26>
    878c:	4641      	mov	r1, r8
    878e:	463a      	mov	r2, r7
    8790:	4620      	mov	r0, r4
    8792:	f7ff fef7 	bl	8584 <__multiply>
    8796:	4641      	mov	r1, r8
    8798:	4606      	mov	r6, r0
    879a:	4620      	mov	r0, r4
    879c:	f7ff fd5e 	bl	825c <_Bfree>
    87a0:	106d      	asrs	r5, r5, #1
    87a2:	46b0      	mov	r8, r6
    87a4:	d1eb      	bne.n	877e <__pow5mult+0x2a>
    87a6:	4640      	mov	r0, r8
    87a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    87ac:	4639      	mov	r1, r7
    87ae:	463a      	mov	r2, r7
    87b0:	4620      	mov	r0, r4
    87b2:	f7ff fee7 	bl	8584 <__multiply>
    87b6:	6038      	str	r0, [r7, #0]
    87b8:	4607      	mov	r7, r0
    87ba:	6006      	str	r6, [r0, #0]
    87bc:	e7e3      	b.n	8786 <__pow5mult+0x32>
    87be:	f24a 5cf0 	movw	ip, #42480	; 0xa5f0
    87c2:	2300      	movs	r3, #0
    87c4:	f2c0 0c00 	movt	ip, #0
    87c8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    87cc:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    87d0:	f7ff ff7c 	bl	86cc <__multadd>
    87d4:	4680      	mov	r8, r0
    87d6:	e7c5      	b.n	8764 <__pow5mult+0x10>
    87d8:	2010      	movs	r0, #16
    87da:	f7fe ff77 	bl	76cc <malloc>
    87de:	2300      	movs	r3, #0
    87e0:	4606      	mov	r6, r0
    87e2:	6260      	str	r0, [r4, #36]	; 0x24
    87e4:	60c3      	str	r3, [r0, #12]
    87e6:	6043      	str	r3, [r0, #4]
    87e8:	6083      	str	r3, [r0, #8]
    87ea:	6003      	str	r3, [r0, #0]
    87ec:	4620      	mov	r0, r4
    87ee:	f240 2171 	movw	r1, #625	; 0x271
    87f2:	f7ff ff61 	bl	86b8 <__i2b>
    87f6:	2300      	movs	r3, #0
    87f8:	60b0      	str	r0, [r6, #8]
    87fa:	4607      	mov	r7, r0
    87fc:	6003      	str	r3, [r0, #0]
    87fe:	e7b9      	b.n	8774 <__pow5mult+0x20>

00008800 <__s2b>:
    8800:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8804:	461e      	mov	r6, r3
    8806:	f648 6339 	movw	r3, #36409	; 0x8e39
    880a:	f106 0c08 	add.w	ip, r6, #8
    880e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    8812:	4688      	mov	r8, r1
    8814:	4605      	mov	r5, r0
    8816:	4617      	mov	r7, r2
    8818:	fb83 130c 	smull	r1, r3, r3, ip
    881c:	ea4f 7cec 	mov.w	ip, ip, asr #31
    8820:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    8824:	f1bc 0f01 	cmp.w	ip, #1
    8828:	dd35      	ble.n	8896 <__s2b+0x96>
    882a:	2100      	movs	r1, #0
    882c:	2201      	movs	r2, #1
    882e:	0052      	lsls	r2, r2, #1
    8830:	3101      	adds	r1, #1
    8832:	4594      	cmp	ip, r2
    8834:	dcfb      	bgt.n	882e <__s2b+0x2e>
    8836:	4628      	mov	r0, r5
    8838:	f7ff fd2c 	bl	8294 <_Balloc>
    883c:	9b08      	ldr	r3, [sp, #32]
    883e:	6143      	str	r3, [r0, #20]
    8840:	2301      	movs	r3, #1
    8842:	2f09      	cmp	r7, #9
    8844:	6103      	str	r3, [r0, #16]
    8846:	dd22      	ble.n	888e <__s2b+0x8e>
    8848:	f108 0a09 	add.w	sl, r8, #9
    884c:	2409      	movs	r4, #9
    884e:	f818 3004 	ldrb.w	r3, [r8, r4]
    8852:	4601      	mov	r1, r0
    8854:	220a      	movs	r2, #10
    8856:	3401      	adds	r4, #1
    8858:	3b30      	subs	r3, #48	; 0x30
    885a:	4628      	mov	r0, r5
    885c:	f7ff ff36 	bl	86cc <__multadd>
    8860:	42a7      	cmp	r7, r4
    8862:	dcf4      	bgt.n	884e <__s2b+0x4e>
    8864:	eb0a 0807 	add.w	r8, sl, r7
    8868:	f1a8 0808 	sub.w	r8, r8, #8
    886c:	42be      	cmp	r6, r7
    886e:	dd0c      	ble.n	888a <__s2b+0x8a>
    8870:	2400      	movs	r4, #0
    8872:	f818 3004 	ldrb.w	r3, [r8, r4]
    8876:	4601      	mov	r1, r0
    8878:	3401      	adds	r4, #1
    887a:	220a      	movs	r2, #10
    887c:	3b30      	subs	r3, #48	; 0x30
    887e:	4628      	mov	r0, r5
    8880:	f7ff ff24 	bl	86cc <__multadd>
    8884:	19e3      	adds	r3, r4, r7
    8886:	429e      	cmp	r6, r3
    8888:	dcf3      	bgt.n	8872 <__s2b+0x72>
    888a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    888e:	f108 080a 	add.w	r8, r8, #10
    8892:	2709      	movs	r7, #9
    8894:	e7ea      	b.n	886c <__s2b+0x6c>
    8896:	2100      	movs	r1, #0
    8898:	e7cd      	b.n	8836 <__s2b+0x36>
    889a:	bf00      	nop

0000889c <_realloc_r>:
    889c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    88a0:	4691      	mov	r9, r2
    88a2:	b083      	sub	sp, #12
    88a4:	4607      	mov	r7, r0
    88a6:	460e      	mov	r6, r1
    88a8:	2900      	cmp	r1, #0
    88aa:	f000 813a 	beq.w	8b22 <_realloc_r+0x286>
    88ae:	f1a1 0808 	sub.w	r8, r1, #8
    88b2:	f109 040b 	add.w	r4, r9, #11
    88b6:	f7ff fb41 	bl	7f3c <__malloc_lock>
    88ba:	2c16      	cmp	r4, #22
    88bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
    88c0:	460b      	mov	r3, r1
    88c2:	f200 80a0 	bhi.w	8a06 <_realloc_r+0x16a>
    88c6:	2210      	movs	r2, #16
    88c8:	2500      	movs	r5, #0
    88ca:	4614      	mov	r4, r2
    88cc:	454c      	cmp	r4, r9
    88ce:	bf38      	it	cc
    88d0:	f045 0501 	orrcc.w	r5, r5, #1
    88d4:	2d00      	cmp	r5, #0
    88d6:	f040 812a 	bne.w	8b2e <_realloc_r+0x292>
    88da:	f021 0a03 	bic.w	sl, r1, #3
    88de:	4592      	cmp	sl, r2
    88e0:	bfa2      	ittt	ge
    88e2:	4640      	movge	r0, r8
    88e4:	4655      	movge	r5, sl
    88e6:	f108 0808 	addge.w	r8, r8, #8
    88ea:	da75      	bge.n	89d8 <_realloc_r+0x13c>
    88ec:	f240 1320 	movw	r3, #288	; 0x120
    88f0:	eb08 000a 	add.w	r0, r8, sl
    88f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    88f8:	f8d3 e008 	ldr.w	lr, [r3, #8]
    88fc:	4586      	cmp	lr, r0
    88fe:	f000 811a 	beq.w	8b36 <_realloc_r+0x29a>
    8902:	f8d0 c004 	ldr.w	ip, [r0, #4]
    8906:	f02c 0b01 	bic.w	fp, ip, #1
    890a:	4483      	add	fp, r0
    890c:	f8db b004 	ldr.w	fp, [fp, #4]
    8910:	f01b 0f01 	tst.w	fp, #1
    8914:	d07c      	beq.n	8a10 <_realloc_r+0x174>
    8916:	46ac      	mov	ip, r5
    8918:	4628      	mov	r0, r5
    891a:	f011 0f01 	tst.w	r1, #1
    891e:	f040 809b 	bne.w	8a58 <_realloc_r+0x1bc>
    8922:	f856 1c08 	ldr.w	r1, [r6, #-8]
    8926:	ebc1 0b08 	rsb	fp, r1, r8
    892a:	f8db 5004 	ldr.w	r5, [fp, #4]
    892e:	f025 0503 	bic.w	r5, r5, #3
    8932:	2800      	cmp	r0, #0
    8934:	f000 80dd 	beq.w	8af2 <_realloc_r+0x256>
    8938:	4570      	cmp	r0, lr
    893a:	f000 811f 	beq.w	8b7c <_realloc_r+0x2e0>
    893e:	eb05 030a 	add.w	r3, r5, sl
    8942:	eb0c 0503 	add.w	r5, ip, r3
    8946:	4295      	cmp	r5, r2
    8948:	bfb8      	it	lt
    894a:	461d      	movlt	r5, r3
    894c:	f2c0 80d2 	blt.w	8af4 <_realloc_r+0x258>
    8950:	6881      	ldr	r1, [r0, #8]
    8952:	465b      	mov	r3, fp
    8954:	68c0      	ldr	r0, [r0, #12]
    8956:	f1aa 0204 	sub.w	r2, sl, #4
    895a:	2a24      	cmp	r2, #36	; 0x24
    895c:	6081      	str	r1, [r0, #8]
    895e:	60c8      	str	r0, [r1, #12]
    8960:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8964:	f8db 000c 	ldr.w	r0, [fp, #12]
    8968:	6081      	str	r1, [r0, #8]
    896a:	60c8      	str	r0, [r1, #12]
    896c:	f200 80d0 	bhi.w	8b10 <_realloc_r+0x274>
    8970:	2a13      	cmp	r2, #19
    8972:	469c      	mov	ip, r3
    8974:	d921      	bls.n	89ba <_realloc_r+0x11e>
    8976:	4631      	mov	r1, r6
    8978:	f10b 0c10 	add.w	ip, fp, #16
    897c:	f851 0b04 	ldr.w	r0, [r1], #4
    8980:	f8cb 0008 	str.w	r0, [fp, #8]
    8984:	6870      	ldr	r0, [r6, #4]
    8986:	1d0e      	adds	r6, r1, #4
    8988:	2a1b      	cmp	r2, #27
    898a:	f8cb 000c 	str.w	r0, [fp, #12]
    898e:	d914      	bls.n	89ba <_realloc_r+0x11e>
    8990:	6848      	ldr	r0, [r1, #4]
    8992:	1d31      	adds	r1, r6, #4
    8994:	f10b 0c18 	add.w	ip, fp, #24
    8998:	f8cb 0010 	str.w	r0, [fp, #16]
    899c:	6870      	ldr	r0, [r6, #4]
    899e:	1d0e      	adds	r6, r1, #4
    89a0:	2a24      	cmp	r2, #36	; 0x24
    89a2:	f8cb 0014 	str.w	r0, [fp, #20]
    89a6:	d108      	bne.n	89ba <_realloc_r+0x11e>
    89a8:	684a      	ldr	r2, [r1, #4]
    89aa:	f10b 0c20 	add.w	ip, fp, #32
    89ae:	f8cb 2018 	str.w	r2, [fp, #24]
    89b2:	6872      	ldr	r2, [r6, #4]
    89b4:	3608      	adds	r6, #8
    89b6:	f8cb 201c 	str.w	r2, [fp, #28]
    89ba:	4631      	mov	r1, r6
    89bc:	4698      	mov	r8, r3
    89be:	4662      	mov	r2, ip
    89c0:	4658      	mov	r0, fp
    89c2:	f851 3b04 	ldr.w	r3, [r1], #4
    89c6:	f842 3b04 	str.w	r3, [r2], #4
    89ca:	6873      	ldr	r3, [r6, #4]
    89cc:	f8cc 3004 	str.w	r3, [ip, #4]
    89d0:	684b      	ldr	r3, [r1, #4]
    89d2:	6053      	str	r3, [r2, #4]
    89d4:	f8db 3004 	ldr.w	r3, [fp, #4]
    89d8:	ebc4 0c05 	rsb	ip, r4, r5
    89dc:	f1bc 0f0f 	cmp.w	ip, #15
    89e0:	d826      	bhi.n	8a30 <_realloc_r+0x194>
    89e2:	1942      	adds	r2, r0, r5
    89e4:	f003 0301 	and.w	r3, r3, #1
    89e8:	ea43 0505 	orr.w	r5, r3, r5
    89ec:	6045      	str	r5, [r0, #4]
    89ee:	6853      	ldr	r3, [r2, #4]
    89f0:	f043 0301 	orr.w	r3, r3, #1
    89f4:	6053      	str	r3, [r2, #4]
    89f6:	4638      	mov	r0, r7
    89f8:	4645      	mov	r5, r8
    89fa:	f7ff faa1 	bl	7f40 <__malloc_unlock>
    89fe:	4628      	mov	r0, r5
    8a00:	b003      	add	sp, #12
    8a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8a06:	f024 0407 	bic.w	r4, r4, #7
    8a0a:	4622      	mov	r2, r4
    8a0c:	0fe5      	lsrs	r5, r4, #31
    8a0e:	e75d      	b.n	88cc <_realloc_r+0x30>
    8a10:	f02c 0c03 	bic.w	ip, ip, #3
    8a14:	eb0c 050a 	add.w	r5, ip, sl
    8a18:	4295      	cmp	r5, r2
    8a1a:	f6ff af7e 	blt.w	891a <_realloc_r+0x7e>
    8a1e:	6882      	ldr	r2, [r0, #8]
    8a20:	460b      	mov	r3, r1
    8a22:	68c1      	ldr	r1, [r0, #12]
    8a24:	4640      	mov	r0, r8
    8a26:	f108 0808 	add.w	r8, r8, #8
    8a2a:	608a      	str	r2, [r1, #8]
    8a2c:	60d1      	str	r1, [r2, #12]
    8a2e:	e7d3      	b.n	89d8 <_realloc_r+0x13c>
    8a30:	1901      	adds	r1, r0, r4
    8a32:	f003 0301 	and.w	r3, r3, #1
    8a36:	eb01 020c 	add.w	r2, r1, ip
    8a3a:	ea43 0404 	orr.w	r4, r3, r4
    8a3e:	f04c 0301 	orr.w	r3, ip, #1
    8a42:	6044      	str	r4, [r0, #4]
    8a44:	604b      	str	r3, [r1, #4]
    8a46:	4638      	mov	r0, r7
    8a48:	6853      	ldr	r3, [r2, #4]
    8a4a:	3108      	adds	r1, #8
    8a4c:	f043 0301 	orr.w	r3, r3, #1
    8a50:	6053      	str	r3, [r2, #4]
    8a52:	f7fe fac1 	bl	6fd8 <_free_r>
    8a56:	e7ce      	b.n	89f6 <_realloc_r+0x15a>
    8a58:	4649      	mov	r1, r9
    8a5a:	4638      	mov	r0, r7
    8a5c:	f7fe fe3e 	bl	76dc <_malloc_r>
    8a60:	4605      	mov	r5, r0
    8a62:	2800      	cmp	r0, #0
    8a64:	d041      	beq.n	8aea <_realloc_r+0x24e>
    8a66:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8a6a:	f1a0 0208 	sub.w	r2, r0, #8
    8a6e:	f023 0101 	bic.w	r1, r3, #1
    8a72:	4441      	add	r1, r8
    8a74:	428a      	cmp	r2, r1
    8a76:	f000 80d7 	beq.w	8c28 <_realloc_r+0x38c>
    8a7a:	f1aa 0204 	sub.w	r2, sl, #4
    8a7e:	4631      	mov	r1, r6
    8a80:	2a24      	cmp	r2, #36	; 0x24
    8a82:	d878      	bhi.n	8b76 <_realloc_r+0x2da>
    8a84:	2a13      	cmp	r2, #19
    8a86:	4603      	mov	r3, r0
    8a88:	d921      	bls.n	8ace <_realloc_r+0x232>
    8a8a:	4634      	mov	r4, r6
    8a8c:	f854 3b04 	ldr.w	r3, [r4], #4
    8a90:	1d21      	adds	r1, r4, #4
    8a92:	f840 3b04 	str.w	r3, [r0], #4
    8a96:	1d03      	adds	r3, r0, #4
    8a98:	f8d6 c004 	ldr.w	ip, [r6, #4]
    8a9c:	2a1b      	cmp	r2, #27
    8a9e:	f8c5 c004 	str.w	ip, [r5, #4]
    8aa2:	d914      	bls.n	8ace <_realloc_r+0x232>
    8aa4:	f8d4 e004 	ldr.w	lr, [r4, #4]
    8aa8:	1d1c      	adds	r4, r3, #4
    8aaa:	f101 0c04 	add.w	ip, r1, #4
    8aae:	f8c0 e004 	str.w	lr, [r0, #4]
    8ab2:	6848      	ldr	r0, [r1, #4]
    8ab4:	f10c 0104 	add.w	r1, ip, #4
    8ab8:	6058      	str	r0, [r3, #4]
    8aba:	1d23      	adds	r3, r4, #4
    8abc:	2a24      	cmp	r2, #36	; 0x24
    8abe:	d106      	bne.n	8ace <_realloc_r+0x232>
    8ac0:	f8dc 2004 	ldr.w	r2, [ip, #4]
    8ac4:	6062      	str	r2, [r4, #4]
    8ac6:	684a      	ldr	r2, [r1, #4]
    8ac8:	3108      	adds	r1, #8
    8aca:	605a      	str	r2, [r3, #4]
    8acc:	3308      	adds	r3, #8
    8ace:	4608      	mov	r0, r1
    8ad0:	461a      	mov	r2, r3
    8ad2:	f850 4b04 	ldr.w	r4, [r0], #4
    8ad6:	f842 4b04 	str.w	r4, [r2], #4
    8ada:	6849      	ldr	r1, [r1, #4]
    8adc:	6059      	str	r1, [r3, #4]
    8ade:	6843      	ldr	r3, [r0, #4]
    8ae0:	6053      	str	r3, [r2, #4]
    8ae2:	4631      	mov	r1, r6
    8ae4:	4638      	mov	r0, r7
    8ae6:	f7fe fa77 	bl	6fd8 <_free_r>
    8aea:	4638      	mov	r0, r7
    8aec:	f7ff fa28 	bl	7f40 <__malloc_unlock>
    8af0:	e785      	b.n	89fe <_realloc_r+0x162>
    8af2:	4455      	add	r5, sl
    8af4:	4295      	cmp	r5, r2
    8af6:	dbaf      	blt.n	8a58 <_realloc_r+0x1bc>
    8af8:	465b      	mov	r3, fp
    8afa:	f8db 000c 	ldr.w	r0, [fp, #12]
    8afe:	f1aa 0204 	sub.w	r2, sl, #4
    8b02:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8b06:	2a24      	cmp	r2, #36	; 0x24
    8b08:	6081      	str	r1, [r0, #8]
    8b0a:	60c8      	str	r0, [r1, #12]
    8b0c:	f67f af30 	bls.w	8970 <_realloc_r+0xd4>
    8b10:	4618      	mov	r0, r3
    8b12:	4631      	mov	r1, r6
    8b14:	4698      	mov	r8, r3
    8b16:	f7ff f9b5 	bl	7e84 <memmove>
    8b1a:	4658      	mov	r0, fp
    8b1c:	f8db 3004 	ldr.w	r3, [fp, #4]
    8b20:	e75a      	b.n	89d8 <_realloc_r+0x13c>
    8b22:	4611      	mov	r1, r2
    8b24:	b003      	add	sp, #12
    8b26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b2a:	f7fe bdd7 	b.w	76dc <_malloc_r>
    8b2e:	230c      	movs	r3, #12
    8b30:	2500      	movs	r5, #0
    8b32:	603b      	str	r3, [r7, #0]
    8b34:	e763      	b.n	89fe <_realloc_r+0x162>
    8b36:	f8de 5004 	ldr.w	r5, [lr, #4]
    8b3a:	f104 0b10 	add.w	fp, r4, #16
    8b3e:	f025 0c03 	bic.w	ip, r5, #3
    8b42:	eb0c 000a 	add.w	r0, ip, sl
    8b46:	4558      	cmp	r0, fp
    8b48:	bfb8      	it	lt
    8b4a:	4670      	movlt	r0, lr
    8b4c:	f6ff aee5 	blt.w	891a <_realloc_r+0x7e>
    8b50:	eb08 0204 	add.w	r2, r8, r4
    8b54:	1b01      	subs	r1, r0, r4
    8b56:	f041 0101 	orr.w	r1, r1, #1
    8b5a:	609a      	str	r2, [r3, #8]
    8b5c:	6051      	str	r1, [r2, #4]
    8b5e:	4638      	mov	r0, r7
    8b60:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8b64:	4635      	mov	r5, r6
    8b66:	f001 0301 	and.w	r3, r1, #1
    8b6a:	431c      	orrs	r4, r3
    8b6c:	f8c8 4004 	str.w	r4, [r8, #4]
    8b70:	f7ff f9e6 	bl	7f40 <__malloc_unlock>
    8b74:	e743      	b.n	89fe <_realloc_r+0x162>
    8b76:	f7ff f985 	bl	7e84 <memmove>
    8b7a:	e7b2      	b.n	8ae2 <_realloc_r+0x246>
    8b7c:	4455      	add	r5, sl
    8b7e:	f104 0110 	add.w	r1, r4, #16
    8b82:	44ac      	add	ip, r5
    8b84:	458c      	cmp	ip, r1
    8b86:	dbb5      	blt.n	8af4 <_realloc_r+0x258>
    8b88:	465d      	mov	r5, fp
    8b8a:	f8db 000c 	ldr.w	r0, [fp, #12]
    8b8e:	f1aa 0204 	sub.w	r2, sl, #4
    8b92:	f855 1f08 	ldr.w	r1, [r5, #8]!
    8b96:	2a24      	cmp	r2, #36	; 0x24
    8b98:	6081      	str	r1, [r0, #8]
    8b9a:	60c8      	str	r0, [r1, #12]
    8b9c:	d84c      	bhi.n	8c38 <_realloc_r+0x39c>
    8b9e:	2a13      	cmp	r2, #19
    8ba0:	4628      	mov	r0, r5
    8ba2:	d924      	bls.n	8bee <_realloc_r+0x352>
    8ba4:	4631      	mov	r1, r6
    8ba6:	f10b 0010 	add.w	r0, fp, #16
    8baa:	f851 eb04 	ldr.w	lr, [r1], #4
    8bae:	f8cb e008 	str.w	lr, [fp, #8]
    8bb2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8bb6:	1d0e      	adds	r6, r1, #4
    8bb8:	2a1b      	cmp	r2, #27
    8bba:	f8cb e00c 	str.w	lr, [fp, #12]
    8bbe:	d916      	bls.n	8bee <_realloc_r+0x352>
    8bc0:	f8d1 e004 	ldr.w	lr, [r1, #4]
    8bc4:	1d31      	adds	r1, r6, #4
    8bc6:	f10b 0018 	add.w	r0, fp, #24
    8bca:	f8cb e010 	str.w	lr, [fp, #16]
    8bce:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8bd2:	1d0e      	adds	r6, r1, #4
    8bd4:	2a24      	cmp	r2, #36	; 0x24
    8bd6:	f8cb e014 	str.w	lr, [fp, #20]
    8bda:	d108      	bne.n	8bee <_realloc_r+0x352>
    8bdc:	684a      	ldr	r2, [r1, #4]
    8bde:	f10b 0020 	add.w	r0, fp, #32
    8be2:	f8cb 2018 	str.w	r2, [fp, #24]
    8be6:	6872      	ldr	r2, [r6, #4]
    8be8:	3608      	adds	r6, #8
    8bea:	f8cb 201c 	str.w	r2, [fp, #28]
    8bee:	4631      	mov	r1, r6
    8bf0:	4602      	mov	r2, r0
    8bf2:	f851 eb04 	ldr.w	lr, [r1], #4
    8bf6:	f842 eb04 	str.w	lr, [r2], #4
    8bfa:	6876      	ldr	r6, [r6, #4]
    8bfc:	6046      	str	r6, [r0, #4]
    8bfe:	6849      	ldr	r1, [r1, #4]
    8c00:	6051      	str	r1, [r2, #4]
    8c02:	eb0b 0204 	add.w	r2, fp, r4
    8c06:	ebc4 010c 	rsb	r1, r4, ip
    8c0a:	f041 0101 	orr.w	r1, r1, #1
    8c0e:	609a      	str	r2, [r3, #8]
    8c10:	6051      	str	r1, [r2, #4]
    8c12:	4638      	mov	r0, r7
    8c14:	f8db 1004 	ldr.w	r1, [fp, #4]
    8c18:	f001 0301 	and.w	r3, r1, #1
    8c1c:	431c      	orrs	r4, r3
    8c1e:	f8cb 4004 	str.w	r4, [fp, #4]
    8c22:	f7ff f98d 	bl	7f40 <__malloc_unlock>
    8c26:	e6ea      	b.n	89fe <_realloc_r+0x162>
    8c28:	6855      	ldr	r5, [r2, #4]
    8c2a:	4640      	mov	r0, r8
    8c2c:	f108 0808 	add.w	r8, r8, #8
    8c30:	f025 0503 	bic.w	r5, r5, #3
    8c34:	4455      	add	r5, sl
    8c36:	e6cf      	b.n	89d8 <_realloc_r+0x13c>
    8c38:	4631      	mov	r1, r6
    8c3a:	4628      	mov	r0, r5
    8c3c:	9300      	str	r3, [sp, #0]
    8c3e:	f8cd c004 	str.w	ip, [sp, #4]
    8c42:	f7ff f91f 	bl	7e84 <memmove>
    8c46:	f8dd c004 	ldr.w	ip, [sp, #4]
    8c4a:	9b00      	ldr	r3, [sp, #0]
    8c4c:	e7d9      	b.n	8c02 <_realloc_r+0x366>
    8c4e:	bf00      	nop

00008c50 <__isinfd>:
    8c50:	4602      	mov	r2, r0
    8c52:	4240      	negs	r0, r0
    8c54:	ea40 0302 	orr.w	r3, r0, r2
    8c58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8c5c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    8c60:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    8c64:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    8c68:	4258      	negs	r0, r3
    8c6a:	ea40 0303 	orr.w	r3, r0, r3
    8c6e:	17d8      	asrs	r0, r3, #31
    8c70:	3001      	adds	r0, #1
    8c72:	4770      	bx	lr

00008c74 <__isnand>:
    8c74:	4602      	mov	r2, r0
    8c76:	4240      	negs	r0, r0
    8c78:	4310      	orrs	r0, r2
    8c7a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8c7e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    8c82:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    8c86:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    8c8a:	0fc0      	lsrs	r0, r0, #31
    8c8c:	4770      	bx	lr
    8c8e:	bf00      	nop

00008c90 <_sbrk_r>:
    8c90:	b538      	push	{r3, r4, r5, lr}
    8c92:	f240 7444 	movw	r4, #1860	; 0x744
    8c96:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c9a:	4605      	mov	r5, r0
    8c9c:	4608      	mov	r0, r1
    8c9e:	2300      	movs	r3, #0
    8ca0:	6023      	str	r3, [r4, #0]
    8ca2:	f7f9 f80b 	bl	1cbc <_sbrk>
    8ca6:	f1b0 3fff 	cmp.w	r0, #4294967295
    8caa:	d000      	beq.n	8cae <_sbrk_r+0x1e>
    8cac:	bd38      	pop	{r3, r4, r5, pc}
    8cae:	6823      	ldr	r3, [r4, #0]
    8cb0:	2b00      	cmp	r3, #0
    8cb2:	d0fb      	beq.n	8cac <_sbrk_r+0x1c>
    8cb4:	602b      	str	r3, [r5, #0]
    8cb6:	bd38      	pop	{r3, r4, r5, pc}

00008cb8 <__sclose>:
    8cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8cbc:	f000 b960 	b.w	8f80 <_close_r>

00008cc0 <__sseek>:
    8cc0:	b510      	push	{r4, lr}
    8cc2:	460c      	mov	r4, r1
    8cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8cc8:	f000 f9fe 	bl	90c8 <_lseek_r>
    8ccc:	89a3      	ldrh	r3, [r4, #12]
    8cce:	f1b0 3fff 	cmp.w	r0, #4294967295
    8cd2:	bf15      	itete	ne
    8cd4:	6560      	strne	r0, [r4, #84]	; 0x54
    8cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    8cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    8cde:	81a3      	strheq	r3, [r4, #12]
    8ce0:	bf18      	it	ne
    8ce2:	81a3      	strhne	r3, [r4, #12]
    8ce4:	bd10      	pop	{r4, pc}
    8ce6:	bf00      	nop

00008ce8 <__swrite>:
    8ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8cec:	461d      	mov	r5, r3
    8cee:	898b      	ldrh	r3, [r1, #12]
    8cf0:	460c      	mov	r4, r1
    8cf2:	4616      	mov	r6, r2
    8cf4:	4607      	mov	r7, r0
    8cf6:	f413 7f80 	tst.w	r3, #256	; 0x100
    8cfa:	d006      	beq.n	8d0a <__swrite+0x22>
    8cfc:	2302      	movs	r3, #2
    8cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8d02:	2200      	movs	r2, #0
    8d04:	f000 f9e0 	bl	90c8 <_lseek_r>
    8d08:	89a3      	ldrh	r3, [r4, #12]
    8d0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8d0e:	4638      	mov	r0, r7
    8d10:	81a3      	strh	r3, [r4, #12]
    8d12:	4632      	mov	r2, r6
    8d14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    8d18:	462b      	mov	r3, r5
    8d1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8d1e:	f7f8 bf9f 	b.w	1c60 <_write_r>
    8d22:	bf00      	nop

00008d24 <__sread>:
    8d24:	b510      	push	{r4, lr}
    8d26:	460c      	mov	r4, r1
    8d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8d2c:	f000 f9e2 	bl	90f4 <_read_r>
    8d30:	2800      	cmp	r0, #0
    8d32:	db03      	blt.n	8d3c <__sread+0x18>
    8d34:	6d63      	ldr	r3, [r4, #84]	; 0x54
    8d36:	181b      	adds	r3, r3, r0
    8d38:	6563      	str	r3, [r4, #84]	; 0x54
    8d3a:	bd10      	pop	{r4, pc}
    8d3c:	89a3      	ldrh	r3, [r4, #12]
    8d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8d42:	81a3      	strh	r3, [r4, #12]
    8d44:	bd10      	pop	{r4, pc}
    8d46:	bf00      	nop

00008d48 <strcmp>:
    8d48:	ea80 0201 	eor.w	r2, r0, r1
    8d4c:	f012 0f03 	tst.w	r2, #3
    8d50:	d13a      	bne.n	8dc8 <strcmp_unaligned>
    8d52:	f010 0203 	ands.w	r2, r0, #3
    8d56:	f020 0003 	bic.w	r0, r0, #3
    8d5a:	f021 0103 	bic.w	r1, r1, #3
    8d5e:	f850 cb04 	ldr.w	ip, [r0], #4
    8d62:	bf08      	it	eq
    8d64:	f851 3b04 	ldreq.w	r3, [r1], #4
    8d68:	d00d      	beq.n	8d86 <strcmp+0x3e>
    8d6a:	f082 0203 	eor.w	r2, r2, #3
    8d6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    8d72:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    8d76:	fa23 f202 	lsr.w	r2, r3, r2
    8d7a:	f851 3b04 	ldr.w	r3, [r1], #4
    8d7e:	ea4c 0c02 	orr.w	ip, ip, r2
    8d82:	ea43 0302 	orr.w	r3, r3, r2
    8d86:	bf00      	nop
    8d88:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    8d8c:	459c      	cmp	ip, r3
    8d8e:	bf01      	itttt	eq
    8d90:	ea22 020c 	biceq.w	r2, r2, ip
    8d94:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    8d98:	f850 cb04 	ldreq.w	ip, [r0], #4
    8d9c:	f851 3b04 	ldreq.w	r3, [r1], #4
    8da0:	d0f2      	beq.n	8d88 <strcmp+0x40>
    8da2:	ea4f 600c 	mov.w	r0, ip, lsl #24
    8da6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    8daa:	2801      	cmp	r0, #1
    8dac:	bf28      	it	cs
    8dae:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    8db2:	bf08      	it	eq
    8db4:	0a1b      	lsreq	r3, r3, #8
    8db6:	d0f4      	beq.n	8da2 <strcmp+0x5a>
    8db8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    8dbc:	ea4f 6010 	mov.w	r0, r0, lsr #24
    8dc0:	eba0 0003 	sub.w	r0, r0, r3
    8dc4:	4770      	bx	lr
    8dc6:	bf00      	nop

00008dc8 <strcmp_unaligned>:
    8dc8:	f010 0f03 	tst.w	r0, #3
    8dcc:	d00a      	beq.n	8de4 <strcmp_unaligned+0x1c>
    8dce:	f810 2b01 	ldrb.w	r2, [r0], #1
    8dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
    8dd6:	2a01      	cmp	r2, #1
    8dd8:	bf28      	it	cs
    8dda:	429a      	cmpcs	r2, r3
    8ddc:	d0f4      	beq.n	8dc8 <strcmp_unaligned>
    8dde:	eba2 0003 	sub.w	r0, r2, r3
    8de2:	4770      	bx	lr
    8de4:	f84d 5d04 	str.w	r5, [sp, #-4]!
    8de8:	f84d 4d04 	str.w	r4, [sp, #-4]!
    8dec:	f04f 0201 	mov.w	r2, #1
    8df0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    8df4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    8df8:	f001 0c03 	and.w	ip, r1, #3
    8dfc:	f021 0103 	bic.w	r1, r1, #3
    8e00:	f850 4b04 	ldr.w	r4, [r0], #4
    8e04:	f851 5b04 	ldr.w	r5, [r1], #4
    8e08:	f1bc 0f02 	cmp.w	ip, #2
    8e0c:	d026      	beq.n	8e5c <strcmp_unaligned+0x94>
    8e0e:	d84b      	bhi.n	8ea8 <strcmp_unaligned+0xe0>
    8e10:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    8e14:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    8e18:	eba4 0302 	sub.w	r3, r4, r2
    8e1c:	ea23 0304 	bic.w	r3, r3, r4
    8e20:	d10d      	bne.n	8e3e <strcmp_unaligned+0x76>
    8e22:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8e26:	bf08      	it	eq
    8e28:	f851 5b04 	ldreq.w	r5, [r1], #4
    8e2c:	d10a      	bne.n	8e44 <strcmp_unaligned+0x7c>
    8e2e:	ea8c 0c04 	eor.w	ip, ip, r4
    8e32:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    8e36:	d10c      	bne.n	8e52 <strcmp_unaligned+0x8a>
    8e38:	f850 4b04 	ldr.w	r4, [r0], #4
    8e3c:	e7e8      	b.n	8e10 <strcmp_unaligned+0x48>
    8e3e:	ea4f 2515 	mov.w	r5, r5, lsr #8
    8e42:	e05c      	b.n	8efe <strcmp_unaligned+0x136>
    8e44:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    8e48:	d152      	bne.n	8ef0 <strcmp_unaligned+0x128>
    8e4a:	780d      	ldrb	r5, [r1, #0]
    8e4c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    8e50:	e055      	b.n	8efe <strcmp_unaligned+0x136>
    8e52:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    8e56:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    8e5a:	e050      	b.n	8efe <strcmp_unaligned+0x136>
    8e5c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    8e60:	eba4 0302 	sub.w	r3, r4, r2
    8e64:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    8e68:	ea23 0304 	bic.w	r3, r3, r4
    8e6c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    8e70:	d117      	bne.n	8ea2 <strcmp_unaligned+0xda>
    8e72:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8e76:	bf08      	it	eq
    8e78:	f851 5b04 	ldreq.w	r5, [r1], #4
    8e7c:	d107      	bne.n	8e8e <strcmp_unaligned+0xc6>
    8e7e:	ea8c 0c04 	eor.w	ip, ip, r4
    8e82:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    8e86:	d108      	bne.n	8e9a <strcmp_unaligned+0xd2>
    8e88:	f850 4b04 	ldr.w	r4, [r0], #4
    8e8c:	e7e6      	b.n	8e5c <strcmp_unaligned+0x94>
    8e8e:	041b      	lsls	r3, r3, #16
    8e90:	d12e      	bne.n	8ef0 <strcmp_unaligned+0x128>
    8e92:	880d      	ldrh	r5, [r1, #0]
    8e94:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    8e98:	e031      	b.n	8efe <strcmp_unaligned+0x136>
    8e9a:	ea4f 4505 	mov.w	r5, r5, lsl #16
    8e9e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    8ea2:	ea4f 4515 	mov.w	r5, r5, lsr #16
    8ea6:	e02a      	b.n	8efe <strcmp_unaligned+0x136>
    8ea8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    8eac:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    8eb0:	eba4 0302 	sub.w	r3, r4, r2
    8eb4:	ea23 0304 	bic.w	r3, r3, r4
    8eb8:	d10d      	bne.n	8ed6 <strcmp_unaligned+0x10e>
    8eba:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8ebe:	bf08      	it	eq
    8ec0:	f851 5b04 	ldreq.w	r5, [r1], #4
    8ec4:	d10a      	bne.n	8edc <strcmp_unaligned+0x114>
    8ec6:	ea8c 0c04 	eor.w	ip, ip, r4
    8eca:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    8ece:	d10a      	bne.n	8ee6 <strcmp_unaligned+0x11e>
    8ed0:	f850 4b04 	ldr.w	r4, [r0], #4
    8ed4:	e7e8      	b.n	8ea8 <strcmp_unaligned+0xe0>
    8ed6:	ea4f 6515 	mov.w	r5, r5, lsr #24
    8eda:	e010      	b.n	8efe <strcmp_unaligned+0x136>
    8edc:	f014 0fff 	tst.w	r4, #255	; 0xff
    8ee0:	d006      	beq.n	8ef0 <strcmp_unaligned+0x128>
    8ee2:	f851 5b04 	ldr.w	r5, [r1], #4
    8ee6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    8eea:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    8eee:	e006      	b.n	8efe <strcmp_unaligned+0x136>
    8ef0:	f04f 0000 	mov.w	r0, #0
    8ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
    8ef8:	f85d 5b04 	ldr.w	r5, [sp], #4
    8efc:	4770      	bx	lr
    8efe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    8f02:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    8f06:	2801      	cmp	r0, #1
    8f08:	bf28      	it	cs
    8f0a:	4290      	cmpcs	r0, r2
    8f0c:	bf04      	itt	eq
    8f0e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    8f12:	0a2d      	lsreq	r5, r5, #8
    8f14:	d0f3      	beq.n	8efe <strcmp_unaligned+0x136>
    8f16:	eba2 0000 	sub.w	r0, r2, r0
    8f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
    8f1e:	f85d 5b04 	ldr.w	r5, [sp], #4
    8f22:	4770      	bx	lr

00008f24 <_calloc_r>:
    8f24:	b538      	push	{r3, r4, r5, lr}
    8f26:	fb01 f102 	mul.w	r1, r1, r2
    8f2a:	f7fe fbd7 	bl	76dc <_malloc_r>
    8f2e:	4604      	mov	r4, r0
    8f30:	b1f8      	cbz	r0, 8f72 <_calloc_r+0x4e>
    8f32:	f850 2c04 	ldr.w	r2, [r0, #-4]
    8f36:	f022 0203 	bic.w	r2, r2, #3
    8f3a:	3a04      	subs	r2, #4
    8f3c:	2a24      	cmp	r2, #36	; 0x24
    8f3e:	d81a      	bhi.n	8f76 <_calloc_r+0x52>
    8f40:	2a13      	cmp	r2, #19
    8f42:	4603      	mov	r3, r0
    8f44:	d90f      	bls.n	8f66 <_calloc_r+0x42>
    8f46:	2100      	movs	r1, #0
    8f48:	f840 1b04 	str.w	r1, [r0], #4
    8f4c:	1d03      	adds	r3, r0, #4
    8f4e:	2a1b      	cmp	r2, #27
    8f50:	6061      	str	r1, [r4, #4]
    8f52:	d908      	bls.n	8f66 <_calloc_r+0x42>
    8f54:	1d1d      	adds	r5, r3, #4
    8f56:	6041      	str	r1, [r0, #4]
    8f58:	6059      	str	r1, [r3, #4]
    8f5a:	1d2b      	adds	r3, r5, #4
    8f5c:	2a24      	cmp	r2, #36	; 0x24
    8f5e:	bf02      	ittt	eq
    8f60:	6069      	streq	r1, [r5, #4]
    8f62:	6059      	streq	r1, [r3, #4]
    8f64:	3308      	addeq	r3, #8
    8f66:	461a      	mov	r2, r3
    8f68:	2100      	movs	r1, #0
    8f6a:	f842 1b04 	str.w	r1, [r2], #4
    8f6e:	6059      	str	r1, [r3, #4]
    8f70:	6051      	str	r1, [r2, #4]
    8f72:	4620      	mov	r0, r4
    8f74:	bd38      	pop	{r3, r4, r5, pc}
    8f76:	2100      	movs	r1, #0
    8f78:	f7fb f82a 	bl	3fd0 <memset>
    8f7c:	4620      	mov	r0, r4
    8f7e:	bd38      	pop	{r3, r4, r5, pc}

00008f80 <_close_r>:
    8f80:	b538      	push	{r3, r4, r5, lr}
    8f82:	f240 7444 	movw	r4, #1860	; 0x744
    8f86:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8f8a:	4605      	mov	r5, r0
    8f8c:	4608      	mov	r0, r1
    8f8e:	2300      	movs	r3, #0
    8f90:	6023      	str	r3, [r4, #0]
    8f92:	f7f8 fe19 	bl	1bc8 <_close>
    8f96:	f1b0 3fff 	cmp.w	r0, #4294967295
    8f9a:	d000      	beq.n	8f9e <_close_r+0x1e>
    8f9c:	bd38      	pop	{r3, r4, r5, pc}
    8f9e:	6823      	ldr	r3, [r4, #0]
    8fa0:	2b00      	cmp	r3, #0
    8fa2:	d0fb      	beq.n	8f9c <_close_r+0x1c>
    8fa4:	602b      	str	r3, [r5, #0]
    8fa6:	bd38      	pop	{r3, r4, r5, pc}

00008fa8 <_fclose_r>:
    8fa8:	b570      	push	{r4, r5, r6, lr}
    8faa:	4605      	mov	r5, r0
    8fac:	460c      	mov	r4, r1
    8fae:	2900      	cmp	r1, #0
    8fb0:	d04b      	beq.n	904a <_fclose_r+0xa2>
    8fb2:	f7fd fed9 	bl	6d68 <__sfp_lock_acquire>
    8fb6:	b115      	cbz	r5, 8fbe <_fclose_r+0x16>
    8fb8:	69ab      	ldr	r3, [r5, #24]
    8fba:	2b00      	cmp	r3, #0
    8fbc:	d048      	beq.n	9050 <_fclose_r+0xa8>
    8fbe:	f24a 534c 	movw	r3, #42316	; 0xa54c
    8fc2:	f2c0 0300 	movt	r3, #0
    8fc6:	429c      	cmp	r4, r3
    8fc8:	bf08      	it	eq
    8fca:	686c      	ldreq	r4, [r5, #4]
    8fcc:	d00e      	beq.n	8fec <_fclose_r+0x44>
    8fce:	f24a 536c 	movw	r3, #42348	; 0xa56c
    8fd2:	f2c0 0300 	movt	r3, #0
    8fd6:	429c      	cmp	r4, r3
    8fd8:	bf08      	it	eq
    8fda:	68ac      	ldreq	r4, [r5, #8]
    8fdc:	d006      	beq.n	8fec <_fclose_r+0x44>
    8fde:	f24a 538c 	movw	r3, #42380	; 0xa58c
    8fe2:	f2c0 0300 	movt	r3, #0
    8fe6:	429c      	cmp	r4, r3
    8fe8:	bf08      	it	eq
    8fea:	68ec      	ldreq	r4, [r5, #12]
    8fec:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    8ff0:	b33e      	cbz	r6, 9042 <_fclose_r+0x9a>
    8ff2:	4628      	mov	r0, r5
    8ff4:	4621      	mov	r1, r4
    8ff6:	f7fd fdfb 	bl	6bf0 <_fflush_r>
    8ffa:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8ffc:	4606      	mov	r6, r0
    8ffe:	b13b      	cbz	r3, 9010 <_fclose_r+0x68>
    9000:	4628      	mov	r0, r5
    9002:	6a21      	ldr	r1, [r4, #32]
    9004:	4798      	blx	r3
    9006:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    900a:	bf28      	it	cs
    900c:	f04f 36ff 	movcs.w	r6, #4294967295
    9010:	89a3      	ldrh	r3, [r4, #12]
    9012:	f013 0f80 	tst.w	r3, #128	; 0x80
    9016:	d11f      	bne.n	9058 <_fclose_r+0xb0>
    9018:	6b61      	ldr	r1, [r4, #52]	; 0x34
    901a:	b141      	cbz	r1, 902e <_fclose_r+0x86>
    901c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9020:	4299      	cmp	r1, r3
    9022:	d002      	beq.n	902a <_fclose_r+0x82>
    9024:	4628      	mov	r0, r5
    9026:	f7fd ffd7 	bl	6fd8 <_free_r>
    902a:	2300      	movs	r3, #0
    902c:	6363      	str	r3, [r4, #52]	; 0x34
    902e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    9030:	b121      	cbz	r1, 903c <_fclose_r+0x94>
    9032:	4628      	mov	r0, r5
    9034:	f7fd ffd0 	bl	6fd8 <_free_r>
    9038:	2300      	movs	r3, #0
    903a:	64a3      	str	r3, [r4, #72]	; 0x48
    903c:	f04f 0300 	mov.w	r3, #0
    9040:	81a3      	strh	r3, [r4, #12]
    9042:	f7fd fe93 	bl	6d6c <__sfp_lock_release>
    9046:	4630      	mov	r0, r6
    9048:	bd70      	pop	{r4, r5, r6, pc}
    904a:	460e      	mov	r6, r1
    904c:	4630      	mov	r0, r6
    904e:	bd70      	pop	{r4, r5, r6, pc}
    9050:	4628      	mov	r0, r5
    9052:	f7fd ff3d 	bl	6ed0 <__sinit>
    9056:	e7b2      	b.n	8fbe <_fclose_r+0x16>
    9058:	4628      	mov	r0, r5
    905a:	6921      	ldr	r1, [r4, #16]
    905c:	f7fd ffbc 	bl	6fd8 <_free_r>
    9060:	e7da      	b.n	9018 <_fclose_r+0x70>
    9062:	bf00      	nop

00009064 <fclose>:
    9064:	f240 032c 	movw	r3, #44	; 0x2c
    9068:	4601      	mov	r1, r0
    906a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    906e:	6818      	ldr	r0, [r3, #0]
    9070:	e79a      	b.n	8fa8 <_fclose_r>
    9072:	bf00      	nop

00009074 <_fstat_r>:
    9074:	b538      	push	{r3, r4, r5, lr}
    9076:	f240 7444 	movw	r4, #1860	; 0x744
    907a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    907e:	4605      	mov	r5, r0
    9080:	4608      	mov	r0, r1
    9082:	4611      	mov	r1, r2
    9084:	2300      	movs	r3, #0
    9086:	6023      	str	r3, [r4, #0]
    9088:	f7f8 fdb0 	bl	1bec <_fstat>
    908c:	f1b0 3fff 	cmp.w	r0, #4294967295
    9090:	d000      	beq.n	9094 <_fstat_r+0x20>
    9092:	bd38      	pop	{r3, r4, r5, pc}
    9094:	6823      	ldr	r3, [r4, #0]
    9096:	2b00      	cmp	r3, #0
    9098:	d0fb      	beq.n	9092 <_fstat_r+0x1e>
    909a:	602b      	str	r3, [r5, #0]
    909c:	bd38      	pop	{r3, r4, r5, pc}
    909e:	bf00      	nop

000090a0 <_isatty_r>:
    90a0:	b538      	push	{r3, r4, r5, lr}
    90a2:	f240 7444 	movw	r4, #1860	; 0x744
    90a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    90aa:	4605      	mov	r5, r0
    90ac:	4608      	mov	r0, r1
    90ae:	2300      	movs	r3, #0
    90b0:	6023      	str	r3, [r4, #0]
    90b2:	f7f8 fdad 	bl	1c10 <_isatty>
    90b6:	f1b0 3fff 	cmp.w	r0, #4294967295
    90ba:	d000      	beq.n	90be <_isatty_r+0x1e>
    90bc:	bd38      	pop	{r3, r4, r5, pc}
    90be:	6823      	ldr	r3, [r4, #0]
    90c0:	2b00      	cmp	r3, #0
    90c2:	d0fb      	beq.n	90bc <_isatty_r+0x1c>
    90c4:	602b      	str	r3, [r5, #0]
    90c6:	bd38      	pop	{r3, r4, r5, pc}

000090c8 <_lseek_r>:
    90c8:	b538      	push	{r3, r4, r5, lr}
    90ca:	f240 7444 	movw	r4, #1860	; 0x744
    90ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    90d2:	4605      	mov	r5, r0
    90d4:	4608      	mov	r0, r1
    90d6:	4611      	mov	r1, r2
    90d8:	461a      	mov	r2, r3
    90da:	2300      	movs	r3, #0
    90dc:	6023      	str	r3, [r4, #0]
    90de:	f7f8 fda3 	bl	1c28 <_lseek>
    90e2:	f1b0 3fff 	cmp.w	r0, #4294967295
    90e6:	d000      	beq.n	90ea <_lseek_r+0x22>
    90e8:	bd38      	pop	{r3, r4, r5, pc}
    90ea:	6823      	ldr	r3, [r4, #0]
    90ec:	2b00      	cmp	r3, #0
    90ee:	d0fb      	beq.n	90e8 <_lseek_r+0x20>
    90f0:	602b      	str	r3, [r5, #0]
    90f2:	bd38      	pop	{r3, r4, r5, pc}

000090f4 <_read_r>:
    90f4:	b538      	push	{r3, r4, r5, lr}
    90f6:	f240 7444 	movw	r4, #1860	; 0x744
    90fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    90fe:	4605      	mov	r5, r0
    9100:	4608      	mov	r0, r1
    9102:	4611      	mov	r1, r2
    9104:	461a      	mov	r2, r3
    9106:	2300      	movs	r3, #0
    9108:	6023      	str	r3, [r4, #0]
    910a:	f7f8 fd9b 	bl	1c44 <_read>
    910e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9112:	d000      	beq.n	9116 <_read_r+0x22>
    9114:	bd38      	pop	{r3, r4, r5, pc}
    9116:	6823      	ldr	r3, [r4, #0]
    9118:	2b00      	cmp	r3, #0
    911a:	d0fb      	beq.n	9114 <_read_r+0x20>
    911c:	602b      	str	r3, [r5, #0]
    911e:	bd38      	pop	{r3, r4, r5, pc}

00009120 <__aeabi_uidiv>:
    9120:	1e4a      	subs	r2, r1, #1
    9122:	bf08      	it	eq
    9124:	4770      	bxeq	lr
    9126:	f0c0 8124 	bcc.w	9372 <__aeabi_uidiv+0x252>
    912a:	4288      	cmp	r0, r1
    912c:	f240 8116 	bls.w	935c <__aeabi_uidiv+0x23c>
    9130:	4211      	tst	r1, r2
    9132:	f000 8117 	beq.w	9364 <__aeabi_uidiv+0x244>
    9136:	fab0 f380 	clz	r3, r0
    913a:	fab1 f281 	clz	r2, r1
    913e:	eba2 0303 	sub.w	r3, r2, r3
    9142:	f1c3 031f 	rsb	r3, r3, #31
    9146:	a204      	add	r2, pc, #16	; (adr r2, 9158 <__aeabi_uidiv+0x38>)
    9148:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    914c:	f04f 0200 	mov.w	r2, #0
    9150:	469f      	mov	pc, r3
    9152:	bf00      	nop
    9154:	f3af 8000 	nop.w
    9158:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    915c:	bf00      	nop
    915e:	eb42 0202 	adc.w	r2, r2, r2
    9162:	bf28      	it	cs
    9164:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    9168:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    916c:	bf00      	nop
    916e:	eb42 0202 	adc.w	r2, r2, r2
    9172:	bf28      	it	cs
    9174:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    9178:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    917c:	bf00      	nop
    917e:	eb42 0202 	adc.w	r2, r2, r2
    9182:	bf28      	it	cs
    9184:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    9188:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    918c:	bf00      	nop
    918e:	eb42 0202 	adc.w	r2, r2, r2
    9192:	bf28      	it	cs
    9194:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    9198:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    919c:	bf00      	nop
    919e:	eb42 0202 	adc.w	r2, r2, r2
    91a2:	bf28      	it	cs
    91a4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    91a8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    91ac:	bf00      	nop
    91ae:	eb42 0202 	adc.w	r2, r2, r2
    91b2:	bf28      	it	cs
    91b4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    91b8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    91bc:	bf00      	nop
    91be:	eb42 0202 	adc.w	r2, r2, r2
    91c2:	bf28      	it	cs
    91c4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    91c8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    91cc:	bf00      	nop
    91ce:	eb42 0202 	adc.w	r2, r2, r2
    91d2:	bf28      	it	cs
    91d4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    91d8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    91dc:	bf00      	nop
    91de:	eb42 0202 	adc.w	r2, r2, r2
    91e2:	bf28      	it	cs
    91e4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    91e8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    91ec:	bf00      	nop
    91ee:	eb42 0202 	adc.w	r2, r2, r2
    91f2:	bf28      	it	cs
    91f4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    91f8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    91fc:	bf00      	nop
    91fe:	eb42 0202 	adc.w	r2, r2, r2
    9202:	bf28      	it	cs
    9204:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    9208:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    920c:	bf00      	nop
    920e:	eb42 0202 	adc.w	r2, r2, r2
    9212:	bf28      	it	cs
    9214:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    9218:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    921c:	bf00      	nop
    921e:	eb42 0202 	adc.w	r2, r2, r2
    9222:	bf28      	it	cs
    9224:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    9228:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    922c:	bf00      	nop
    922e:	eb42 0202 	adc.w	r2, r2, r2
    9232:	bf28      	it	cs
    9234:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    9238:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    923c:	bf00      	nop
    923e:	eb42 0202 	adc.w	r2, r2, r2
    9242:	bf28      	it	cs
    9244:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    9248:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    924c:	bf00      	nop
    924e:	eb42 0202 	adc.w	r2, r2, r2
    9252:	bf28      	it	cs
    9254:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    9258:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    925c:	bf00      	nop
    925e:	eb42 0202 	adc.w	r2, r2, r2
    9262:	bf28      	it	cs
    9264:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    9268:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    926c:	bf00      	nop
    926e:	eb42 0202 	adc.w	r2, r2, r2
    9272:	bf28      	it	cs
    9274:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    9278:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    927c:	bf00      	nop
    927e:	eb42 0202 	adc.w	r2, r2, r2
    9282:	bf28      	it	cs
    9284:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    9288:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    928c:	bf00      	nop
    928e:	eb42 0202 	adc.w	r2, r2, r2
    9292:	bf28      	it	cs
    9294:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    9298:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    929c:	bf00      	nop
    929e:	eb42 0202 	adc.w	r2, r2, r2
    92a2:	bf28      	it	cs
    92a4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    92a8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    92ac:	bf00      	nop
    92ae:	eb42 0202 	adc.w	r2, r2, r2
    92b2:	bf28      	it	cs
    92b4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    92b8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    92bc:	bf00      	nop
    92be:	eb42 0202 	adc.w	r2, r2, r2
    92c2:	bf28      	it	cs
    92c4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    92c8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    92cc:	bf00      	nop
    92ce:	eb42 0202 	adc.w	r2, r2, r2
    92d2:	bf28      	it	cs
    92d4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    92d8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    92dc:	bf00      	nop
    92de:	eb42 0202 	adc.w	r2, r2, r2
    92e2:	bf28      	it	cs
    92e4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    92e8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    92ec:	bf00      	nop
    92ee:	eb42 0202 	adc.w	r2, r2, r2
    92f2:	bf28      	it	cs
    92f4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    92f8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    92fc:	bf00      	nop
    92fe:	eb42 0202 	adc.w	r2, r2, r2
    9302:	bf28      	it	cs
    9304:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    9308:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    930c:	bf00      	nop
    930e:	eb42 0202 	adc.w	r2, r2, r2
    9312:	bf28      	it	cs
    9314:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    9318:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    931c:	bf00      	nop
    931e:	eb42 0202 	adc.w	r2, r2, r2
    9322:	bf28      	it	cs
    9324:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    9328:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    932c:	bf00      	nop
    932e:	eb42 0202 	adc.w	r2, r2, r2
    9332:	bf28      	it	cs
    9334:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    9338:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    933c:	bf00      	nop
    933e:	eb42 0202 	adc.w	r2, r2, r2
    9342:	bf28      	it	cs
    9344:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    9348:	ebb0 0f01 	cmp.w	r0, r1
    934c:	bf00      	nop
    934e:	eb42 0202 	adc.w	r2, r2, r2
    9352:	bf28      	it	cs
    9354:	eba0 0001 	subcs.w	r0, r0, r1
    9358:	4610      	mov	r0, r2
    935a:	4770      	bx	lr
    935c:	bf0c      	ite	eq
    935e:	2001      	moveq	r0, #1
    9360:	2000      	movne	r0, #0
    9362:	4770      	bx	lr
    9364:	fab1 f281 	clz	r2, r1
    9368:	f1c2 021f 	rsb	r2, r2, #31
    936c:	fa20 f002 	lsr.w	r0, r0, r2
    9370:	4770      	bx	lr
    9372:	b108      	cbz	r0, 9378 <__aeabi_uidiv+0x258>
    9374:	f04f 30ff 	mov.w	r0, #4294967295
    9378:	f000 b80e 	b.w	9398 <__aeabi_idiv0>

0000937c <__aeabi_uidivmod>:
    937c:	2900      	cmp	r1, #0
    937e:	d0f8      	beq.n	9372 <__aeabi_uidiv+0x252>
    9380:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    9384:	f7ff fecc 	bl	9120 <__aeabi_uidiv>
    9388:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    938c:	fb02 f300 	mul.w	r3, r2, r0
    9390:	eba1 0103 	sub.w	r1, r1, r3
    9394:	4770      	bx	lr
    9396:	bf00      	nop

00009398 <__aeabi_idiv0>:
    9398:	4770      	bx	lr
    939a:	bf00      	nop

0000939c <__aeabi_drsub>:
    939c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    93a0:	e002      	b.n	93a8 <__adddf3>
    93a2:	bf00      	nop

000093a4 <__aeabi_dsub>:
    93a4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000093a8 <__adddf3>:
    93a8:	b530      	push	{r4, r5, lr}
    93aa:	ea4f 0441 	mov.w	r4, r1, lsl #1
    93ae:	ea4f 0543 	mov.w	r5, r3, lsl #1
    93b2:	ea94 0f05 	teq	r4, r5
    93b6:	bf08      	it	eq
    93b8:	ea90 0f02 	teqeq	r0, r2
    93bc:	bf1f      	itttt	ne
    93be:	ea54 0c00 	orrsne.w	ip, r4, r0
    93c2:	ea55 0c02 	orrsne.w	ip, r5, r2
    93c6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    93ca:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    93ce:	f000 80e2 	beq.w	9596 <__adddf3+0x1ee>
    93d2:	ea4f 5454 	mov.w	r4, r4, lsr #21
    93d6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    93da:	bfb8      	it	lt
    93dc:	426d      	neglt	r5, r5
    93de:	dd0c      	ble.n	93fa <__adddf3+0x52>
    93e0:	442c      	add	r4, r5
    93e2:	ea80 0202 	eor.w	r2, r0, r2
    93e6:	ea81 0303 	eor.w	r3, r1, r3
    93ea:	ea82 0000 	eor.w	r0, r2, r0
    93ee:	ea83 0101 	eor.w	r1, r3, r1
    93f2:	ea80 0202 	eor.w	r2, r0, r2
    93f6:	ea81 0303 	eor.w	r3, r1, r3
    93fa:	2d36      	cmp	r5, #54	; 0x36
    93fc:	bf88      	it	hi
    93fe:	bd30      	pophi	{r4, r5, pc}
    9400:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9404:	ea4f 3101 	mov.w	r1, r1, lsl #12
    9408:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    940c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    9410:	d002      	beq.n	9418 <__adddf3+0x70>
    9412:	4240      	negs	r0, r0
    9414:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9418:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    941c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    9420:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    9424:	d002      	beq.n	942c <__adddf3+0x84>
    9426:	4252      	negs	r2, r2
    9428:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    942c:	ea94 0f05 	teq	r4, r5
    9430:	f000 80a7 	beq.w	9582 <__adddf3+0x1da>
    9434:	f1a4 0401 	sub.w	r4, r4, #1
    9438:	f1d5 0e20 	rsbs	lr, r5, #32
    943c:	db0d      	blt.n	945a <__adddf3+0xb2>
    943e:	fa02 fc0e 	lsl.w	ip, r2, lr
    9442:	fa22 f205 	lsr.w	r2, r2, r5
    9446:	1880      	adds	r0, r0, r2
    9448:	f141 0100 	adc.w	r1, r1, #0
    944c:	fa03 f20e 	lsl.w	r2, r3, lr
    9450:	1880      	adds	r0, r0, r2
    9452:	fa43 f305 	asr.w	r3, r3, r5
    9456:	4159      	adcs	r1, r3
    9458:	e00e      	b.n	9478 <__adddf3+0xd0>
    945a:	f1a5 0520 	sub.w	r5, r5, #32
    945e:	f10e 0e20 	add.w	lr, lr, #32
    9462:	2a01      	cmp	r2, #1
    9464:	fa03 fc0e 	lsl.w	ip, r3, lr
    9468:	bf28      	it	cs
    946a:	f04c 0c02 	orrcs.w	ip, ip, #2
    946e:	fa43 f305 	asr.w	r3, r3, r5
    9472:	18c0      	adds	r0, r0, r3
    9474:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    9478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    947c:	d507      	bpl.n	948e <__adddf3+0xe6>
    947e:	f04f 0e00 	mov.w	lr, #0
    9482:	f1dc 0c00 	rsbs	ip, ip, #0
    9486:	eb7e 0000 	sbcs.w	r0, lr, r0
    948a:	eb6e 0101 	sbc.w	r1, lr, r1
    948e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    9492:	d31b      	bcc.n	94cc <__adddf3+0x124>
    9494:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    9498:	d30c      	bcc.n	94b4 <__adddf3+0x10c>
    949a:	0849      	lsrs	r1, r1, #1
    949c:	ea5f 0030 	movs.w	r0, r0, rrx
    94a0:	ea4f 0c3c 	mov.w	ip, ip, rrx
    94a4:	f104 0401 	add.w	r4, r4, #1
    94a8:	ea4f 5244 	mov.w	r2, r4, lsl #21
    94ac:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    94b0:	f080 809a 	bcs.w	95e8 <__adddf3+0x240>
    94b4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    94b8:	bf08      	it	eq
    94ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    94be:	f150 0000 	adcs.w	r0, r0, #0
    94c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    94c6:	ea41 0105 	orr.w	r1, r1, r5
    94ca:	bd30      	pop	{r4, r5, pc}
    94cc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    94d0:	4140      	adcs	r0, r0
    94d2:	eb41 0101 	adc.w	r1, r1, r1
    94d6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    94da:	f1a4 0401 	sub.w	r4, r4, #1
    94de:	d1e9      	bne.n	94b4 <__adddf3+0x10c>
    94e0:	f091 0f00 	teq	r1, #0
    94e4:	bf04      	itt	eq
    94e6:	4601      	moveq	r1, r0
    94e8:	2000      	moveq	r0, #0
    94ea:	fab1 f381 	clz	r3, r1
    94ee:	bf08      	it	eq
    94f0:	3320      	addeq	r3, #32
    94f2:	f1a3 030b 	sub.w	r3, r3, #11
    94f6:	f1b3 0220 	subs.w	r2, r3, #32
    94fa:	da0c      	bge.n	9516 <__adddf3+0x16e>
    94fc:	320c      	adds	r2, #12
    94fe:	dd08      	ble.n	9512 <__adddf3+0x16a>
    9500:	f102 0c14 	add.w	ip, r2, #20
    9504:	f1c2 020c 	rsb	r2, r2, #12
    9508:	fa01 f00c 	lsl.w	r0, r1, ip
    950c:	fa21 f102 	lsr.w	r1, r1, r2
    9510:	e00c      	b.n	952c <__adddf3+0x184>
    9512:	f102 0214 	add.w	r2, r2, #20
    9516:	bfd8      	it	le
    9518:	f1c2 0c20 	rsble	ip, r2, #32
    951c:	fa01 f102 	lsl.w	r1, r1, r2
    9520:	fa20 fc0c 	lsr.w	ip, r0, ip
    9524:	bfdc      	itt	le
    9526:	ea41 010c 	orrle.w	r1, r1, ip
    952a:	4090      	lslle	r0, r2
    952c:	1ae4      	subs	r4, r4, r3
    952e:	bfa2      	ittt	ge
    9530:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    9534:	4329      	orrge	r1, r5
    9536:	bd30      	popge	{r4, r5, pc}
    9538:	ea6f 0404 	mvn.w	r4, r4
    953c:	3c1f      	subs	r4, #31
    953e:	da1c      	bge.n	957a <__adddf3+0x1d2>
    9540:	340c      	adds	r4, #12
    9542:	dc0e      	bgt.n	9562 <__adddf3+0x1ba>
    9544:	f104 0414 	add.w	r4, r4, #20
    9548:	f1c4 0220 	rsb	r2, r4, #32
    954c:	fa20 f004 	lsr.w	r0, r0, r4
    9550:	fa01 f302 	lsl.w	r3, r1, r2
    9554:	ea40 0003 	orr.w	r0, r0, r3
    9558:	fa21 f304 	lsr.w	r3, r1, r4
    955c:	ea45 0103 	orr.w	r1, r5, r3
    9560:	bd30      	pop	{r4, r5, pc}
    9562:	f1c4 040c 	rsb	r4, r4, #12
    9566:	f1c4 0220 	rsb	r2, r4, #32
    956a:	fa20 f002 	lsr.w	r0, r0, r2
    956e:	fa01 f304 	lsl.w	r3, r1, r4
    9572:	ea40 0003 	orr.w	r0, r0, r3
    9576:	4629      	mov	r1, r5
    9578:	bd30      	pop	{r4, r5, pc}
    957a:	fa21 f004 	lsr.w	r0, r1, r4
    957e:	4629      	mov	r1, r5
    9580:	bd30      	pop	{r4, r5, pc}
    9582:	f094 0f00 	teq	r4, #0
    9586:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    958a:	bf06      	itte	eq
    958c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    9590:	3401      	addeq	r4, #1
    9592:	3d01      	subne	r5, #1
    9594:	e74e      	b.n	9434 <__adddf3+0x8c>
    9596:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    959a:	bf18      	it	ne
    959c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    95a0:	d029      	beq.n	95f6 <__adddf3+0x24e>
    95a2:	ea94 0f05 	teq	r4, r5
    95a6:	bf08      	it	eq
    95a8:	ea90 0f02 	teqeq	r0, r2
    95ac:	d005      	beq.n	95ba <__adddf3+0x212>
    95ae:	ea54 0c00 	orrs.w	ip, r4, r0
    95b2:	bf04      	itt	eq
    95b4:	4619      	moveq	r1, r3
    95b6:	4610      	moveq	r0, r2
    95b8:	bd30      	pop	{r4, r5, pc}
    95ba:	ea91 0f03 	teq	r1, r3
    95be:	bf1e      	ittt	ne
    95c0:	2100      	movne	r1, #0
    95c2:	2000      	movne	r0, #0
    95c4:	bd30      	popne	{r4, r5, pc}
    95c6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    95ca:	d105      	bne.n	95d8 <__adddf3+0x230>
    95cc:	0040      	lsls	r0, r0, #1
    95ce:	4149      	adcs	r1, r1
    95d0:	bf28      	it	cs
    95d2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    95d6:	bd30      	pop	{r4, r5, pc}
    95d8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    95dc:	bf3c      	itt	cc
    95de:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    95e2:	bd30      	popcc	{r4, r5, pc}
    95e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    95e8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    95ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    95f0:	f04f 0000 	mov.w	r0, #0
    95f4:	bd30      	pop	{r4, r5, pc}
    95f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    95fa:	bf1a      	itte	ne
    95fc:	4619      	movne	r1, r3
    95fe:	4610      	movne	r0, r2
    9600:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    9604:	bf1c      	itt	ne
    9606:	460b      	movne	r3, r1
    9608:	4602      	movne	r2, r0
    960a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    960e:	bf06      	itte	eq
    9610:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    9614:	ea91 0f03 	teqeq	r1, r3
    9618:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    961c:	bd30      	pop	{r4, r5, pc}
    961e:	bf00      	nop

00009620 <__aeabi_ui2d>:
    9620:	f090 0f00 	teq	r0, #0
    9624:	bf04      	itt	eq
    9626:	2100      	moveq	r1, #0
    9628:	4770      	bxeq	lr
    962a:	b530      	push	{r4, r5, lr}
    962c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    9630:	f104 0432 	add.w	r4, r4, #50	; 0x32
    9634:	f04f 0500 	mov.w	r5, #0
    9638:	f04f 0100 	mov.w	r1, #0
    963c:	e750      	b.n	94e0 <__adddf3+0x138>
    963e:	bf00      	nop

00009640 <__aeabi_i2d>:
    9640:	f090 0f00 	teq	r0, #0
    9644:	bf04      	itt	eq
    9646:	2100      	moveq	r1, #0
    9648:	4770      	bxeq	lr
    964a:	b530      	push	{r4, r5, lr}
    964c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    9650:	f104 0432 	add.w	r4, r4, #50	; 0x32
    9654:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    9658:	bf48      	it	mi
    965a:	4240      	negmi	r0, r0
    965c:	f04f 0100 	mov.w	r1, #0
    9660:	e73e      	b.n	94e0 <__adddf3+0x138>
    9662:	bf00      	nop

00009664 <__aeabi_f2d>:
    9664:	0042      	lsls	r2, r0, #1
    9666:	ea4f 01e2 	mov.w	r1, r2, asr #3
    966a:	ea4f 0131 	mov.w	r1, r1, rrx
    966e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    9672:	bf1f      	itttt	ne
    9674:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    9678:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    967c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    9680:	4770      	bxne	lr
    9682:	f092 0f00 	teq	r2, #0
    9686:	bf14      	ite	ne
    9688:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    968c:	4770      	bxeq	lr
    968e:	b530      	push	{r4, r5, lr}
    9690:	f44f 7460 	mov.w	r4, #896	; 0x380
    9694:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    9698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    969c:	e720      	b.n	94e0 <__adddf3+0x138>
    969e:	bf00      	nop

000096a0 <__aeabi_ul2d>:
    96a0:	ea50 0201 	orrs.w	r2, r0, r1
    96a4:	bf08      	it	eq
    96a6:	4770      	bxeq	lr
    96a8:	b530      	push	{r4, r5, lr}
    96aa:	f04f 0500 	mov.w	r5, #0
    96ae:	e00a      	b.n	96c6 <__aeabi_l2d+0x16>

000096b0 <__aeabi_l2d>:
    96b0:	ea50 0201 	orrs.w	r2, r0, r1
    96b4:	bf08      	it	eq
    96b6:	4770      	bxeq	lr
    96b8:	b530      	push	{r4, r5, lr}
    96ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    96be:	d502      	bpl.n	96c6 <__aeabi_l2d+0x16>
    96c0:	4240      	negs	r0, r0
    96c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    96c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
    96ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
    96ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    96d2:	f43f aedc 	beq.w	948e <__adddf3+0xe6>
    96d6:	f04f 0203 	mov.w	r2, #3
    96da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    96de:	bf18      	it	ne
    96e0:	3203      	addne	r2, #3
    96e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    96e6:	bf18      	it	ne
    96e8:	3203      	addne	r2, #3
    96ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    96ee:	f1c2 0320 	rsb	r3, r2, #32
    96f2:	fa00 fc03 	lsl.w	ip, r0, r3
    96f6:	fa20 f002 	lsr.w	r0, r0, r2
    96fa:	fa01 fe03 	lsl.w	lr, r1, r3
    96fe:	ea40 000e 	orr.w	r0, r0, lr
    9702:	fa21 f102 	lsr.w	r1, r1, r2
    9706:	4414      	add	r4, r2
    9708:	e6c1      	b.n	948e <__adddf3+0xe6>
    970a:	bf00      	nop

0000970c <__aeabi_dmul>:
    970c:	b570      	push	{r4, r5, r6, lr}
    970e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    9712:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    9716:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    971a:	bf1d      	ittte	ne
    971c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    9720:	ea94 0f0c 	teqne	r4, ip
    9724:	ea95 0f0c 	teqne	r5, ip
    9728:	f000 f8de 	bleq	98e8 <__aeabi_dmul+0x1dc>
    972c:	442c      	add	r4, r5
    972e:	ea81 0603 	eor.w	r6, r1, r3
    9732:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    9736:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    973a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    973e:	bf18      	it	ne
    9740:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    9744:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9748:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    974c:	d038      	beq.n	97c0 <__aeabi_dmul+0xb4>
    974e:	fba0 ce02 	umull	ip, lr, r0, r2
    9752:	f04f 0500 	mov.w	r5, #0
    9756:	fbe1 e502 	umlal	lr, r5, r1, r2
    975a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    975e:	fbe0 e503 	umlal	lr, r5, r0, r3
    9762:	f04f 0600 	mov.w	r6, #0
    9766:	fbe1 5603 	umlal	r5, r6, r1, r3
    976a:	f09c 0f00 	teq	ip, #0
    976e:	bf18      	it	ne
    9770:	f04e 0e01 	orrne.w	lr, lr, #1
    9774:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    9778:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    977c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    9780:	d204      	bcs.n	978c <__aeabi_dmul+0x80>
    9782:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    9786:	416d      	adcs	r5, r5
    9788:	eb46 0606 	adc.w	r6, r6, r6
    978c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    9790:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    9794:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    9798:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    979c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    97a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    97a4:	bf88      	it	hi
    97a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    97aa:	d81e      	bhi.n	97ea <__aeabi_dmul+0xde>
    97ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    97b0:	bf08      	it	eq
    97b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    97b6:	f150 0000 	adcs.w	r0, r0, #0
    97ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    97be:	bd70      	pop	{r4, r5, r6, pc}
    97c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    97c4:	ea46 0101 	orr.w	r1, r6, r1
    97c8:	ea40 0002 	orr.w	r0, r0, r2
    97cc:	ea81 0103 	eor.w	r1, r1, r3
    97d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    97d4:	bfc2      	ittt	gt
    97d6:	ebd4 050c 	rsbsgt	r5, r4, ip
    97da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    97de:	bd70      	popgt	{r4, r5, r6, pc}
    97e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    97e4:	f04f 0e00 	mov.w	lr, #0
    97e8:	3c01      	subs	r4, #1
    97ea:	f300 80ab 	bgt.w	9944 <__aeabi_dmul+0x238>
    97ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
    97f2:	bfde      	ittt	le
    97f4:	2000      	movle	r0, #0
    97f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    97fa:	bd70      	pople	{r4, r5, r6, pc}
    97fc:	f1c4 0400 	rsb	r4, r4, #0
    9800:	3c20      	subs	r4, #32
    9802:	da35      	bge.n	9870 <__aeabi_dmul+0x164>
    9804:	340c      	adds	r4, #12
    9806:	dc1b      	bgt.n	9840 <__aeabi_dmul+0x134>
    9808:	f104 0414 	add.w	r4, r4, #20
    980c:	f1c4 0520 	rsb	r5, r4, #32
    9810:	fa00 f305 	lsl.w	r3, r0, r5
    9814:	fa20 f004 	lsr.w	r0, r0, r4
    9818:	fa01 f205 	lsl.w	r2, r1, r5
    981c:	ea40 0002 	orr.w	r0, r0, r2
    9820:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    9824:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    982c:	fa21 f604 	lsr.w	r6, r1, r4
    9830:	eb42 0106 	adc.w	r1, r2, r6
    9834:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    9838:	bf08      	it	eq
    983a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    983e:	bd70      	pop	{r4, r5, r6, pc}
    9840:	f1c4 040c 	rsb	r4, r4, #12
    9844:	f1c4 0520 	rsb	r5, r4, #32
    9848:	fa00 f304 	lsl.w	r3, r0, r4
    984c:	fa20 f005 	lsr.w	r0, r0, r5
    9850:	fa01 f204 	lsl.w	r2, r1, r4
    9854:	ea40 0002 	orr.w	r0, r0, r2
    9858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    985c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    9860:	f141 0100 	adc.w	r1, r1, #0
    9864:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    9868:	bf08      	it	eq
    986a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    986e:	bd70      	pop	{r4, r5, r6, pc}
    9870:	f1c4 0520 	rsb	r5, r4, #32
    9874:	fa00 f205 	lsl.w	r2, r0, r5
    9878:	ea4e 0e02 	orr.w	lr, lr, r2
    987c:	fa20 f304 	lsr.w	r3, r0, r4
    9880:	fa01 f205 	lsl.w	r2, r1, r5
    9884:	ea43 0302 	orr.w	r3, r3, r2
    9888:	fa21 f004 	lsr.w	r0, r1, r4
    988c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    9890:	fa21 f204 	lsr.w	r2, r1, r4
    9894:	ea20 0002 	bic.w	r0, r0, r2
    9898:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    989c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    98a0:	bf08      	it	eq
    98a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    98a6:	bd70      	pop	{r4, r5, r6, pc}
    98a8:	f094 0f00 	teq	r4, #0
    98ac:	d10f      	bne.n	98ce <__aeabi_dmul+0x1c2>
    98ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    98b2:	0040      	lsls	r0, r0, #1
    98b4:	eb41 0101 	adc.w	r1, r1, r1
    98b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    98bc:	bf08      	it	eq
    98be:	3c01      	subeq	r4, #1
    98c0:	d0f7      	beq.n	98b2 <__aeabi_dmul+0x1a6>
    98c2:	ea41 0106 	orr.w	r1, r1, r6
    98c6:	f095 0f00 	teq	r5, #0
    98ca:	bf18      	it	ne
    98cc:	4770      	bxne	lr
    98ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    98d2:	0052      	lsls	r2, r2, #1
    98d4:	eb43 0303 	adc.w	r3, r3, r3
    98d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    98dc:	bf08      	it	eq
    98de:	3d01      	subeq	r5, #1
    98e0:	d0f7      	beq.n	98d2 <__aeabi_dmul+0x1c6>
    98e2:	ea43 0306 	orr.w	r3, r3, r6
    98e6:	4770      	bx	lr
    98e8:	ea94 0f0c 	teq	r4, ip
    98ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    98f0:	bf18      	it	ne
    98f2:	ea95 0f0c 	teqne	r5, ip
    98f6:	d00c      	beq.n	9912 <__aeabi_dmul+0x206>
    98f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    98fc:	bf18      	it	ne
    98fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    9902:	d1d1      	bne.n	98a8 <__aeabi_dmul+0x19c>
    9904:	ea81 0103 	eor.w	r1, r1, r3
    9908:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    990c:	f04f 0000 	mov.w	r0, #0
    9910:	bd70      	pop	{r4, r5, r6, pc}
    9912:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    9916:	bf06      	itte	eq
    9918:	4610      	moveq	r0, r2
    991a:	4619      	moveq	r1, r3
    991c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    9920:	d019      	beq.n	9956 <__aeabi_dmul+0x24a>
    9922:	ea94 0f0c 	teq	r4, ip
    9926:	d102      	bne.n	992e <__aeabi_dmul+0x222>
    9928:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    992c:	d113      	bne.n	9956 <__aeabi_dmul+0x24a>
    992e:	ea95 0f0c 	teq	r5, ip
    9932:	d105      	bne.n	9940 <__aeabi_dmul+0x234>
    9934:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    9938:	bf1c      	itt	ne
    993a:	4610      	movne	r0, r2
    993c:	4619      	movne	r1, r3
    993e:	d10a      	bne.n	9956 <__aeabi_dmul+0x24a>
    9940:	ea81 0103 	eor.w	r1, r1, r3
    9944:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    9948:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    994c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    9950:	f04f 0000 	mov.w	r0, #0
    9954:	bd70      	pop	{r4, r5, r6, pc}
    9956:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    995a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    995e:	bd70      	pop	{r4, r5, r6, pc}

00009960 <__aeabi_ddiv>:
    9960:	b570      	push	{r4, r5, r6, lr}
    9962:	f04f 0cff 	mov.w	ip, #255	; 0xff
    9966:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    996a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    996e:	bf1d      	ittte	ne
    9970:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    9974:	ea94 0f0c 	teqne	r4, ip
    9978:	ea95 0f0c 	teqne	r5, ip
    997c:	f000 f8a7 	bleq	9ace <__aeabi_ddiv+0x16e>
    9980:	eba4 0405 	sub.w	r4, r4, r5
    9984:	ea81 0e03 	eor.w	lr, r1, r3
    9988:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    998c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    9990:	f000 8088 	beq.w	9aa4 <__aeabi_ddiv+0x144>
    9994:	ea4f 3303 	mov.w	r3, r3, lsl #12
    9998:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    999c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    99a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    99a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    99a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    99ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    99b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
    99b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    99b8:	429d      	cmp	r5, r3
    99ba:	bf08      	it	eq
    99bc:	4296      	cmpeq	r6, r2
    99be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    99c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
    99c6:	d202      	bcs.n	99ce <__aeabi_ddiv+0x6e>
    99c8:	085b      	lsrs	r3, r3, #1
    99ca:	ea4f 0232 	mov.w	r2, r2, rrx
    99ce:	1ab6      	subs	r6, r6, r2
    99d0:	eb65 0503 	sbc.w	r5, r5, r3
    99d4:	085b      	lsrs	r3, r3, #1
    99d6:	ea4f 0232 	mov.w	r2, r2, rrx
    99da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    99de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    99e2:	ebb6 0e02 	subs.w	lr, r6, r2
    99e6:	eb75 0e03 	sbcs.w	lr, r5, r3
    99ea:	bf22      	ittt	cs
    99ec:	1ab6      	subcs	r6, r6, r2
    99ee:	4675      	movcs	r5, lr
    99f0:	ea40 000c 	orrcs.w	r0, r0, ip
    99f4:	085b      	lsrs	r3, r3, #1
    99f6:	ea4f 0232 	mov.w	r2, r2, rrx
    99fa:	ebb6 0e02 	subs.w	lr, r6, r2
    99fe:	eb75 0e03 	sbcs.w	lr, r5, r3
    9a02:	bf22      	ittt	cs
    9a04:	1ab6      	subcs	r6, r6, r2
    9a06:	4675      	movcs	r5, lr
    9a08:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    9a0c:	085b      	lsrs	r3, r3, #1
    9a0e:	ea4f 0232 	mov.w	r2, r2, rrx
    9a12:	ebb6 0e02 	subs.w	lr, r6, r2
    9a16:	eb75 0e03 	sbcs.w	lr, r5, r3
    9a1a:	bf22      	ittt	cs
    9a1c:	1ab6      	subcs	r6, r6, r2
    9a1e:	4675      	movcs	r5, lr
    9a20:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    9a24:	085b      	lsrs	r3, r3, #1
    9a26:	ea4f 0232 	mov.w	r2, r2, rrx
    9a2a:	ebb6 0e02 	subs.w	lr, r6, r2
    9a2e:	eb75 0e03 	sbcs.w	lr, r5, r3
    9a32:	bf22      	ittt	cs
    9a34:	1ab6      	subcs	r6, r6, r2
    9a36:	4675      	movcs	r5, lr
    9a38:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    9a3c:	ea55 0e06 	orrs.w	lr, r5, r6
    9a40:	d018      	beq.n	9a74 <__aeabi_ddiv+0x114>
    9a42:	ea4f 1505 	mov.w	r5, r5, lsl #4
    9a46:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    9a4a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    9a4e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9a52:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    9a56:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    9a5a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    9a5e:	d1c0      	bne.n	99e2 <__aeabi_ddiv+0x82>
    9a60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    9a64:	d10b      	bne.n	9a7e <__aeabi_ddiv+0x11e>
    9a66:	ea41 0100 	orr.w	r1, r1, r0
    9a6a:	f04f 0000 	mov.w	r0, #0
    9a6e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    9a72:	e7b6      	b.n	99e2 <__aeabi_ddiv+0x82>
    9a74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    9a78:	bf04      	itt	eq
    9a7a:	4301      	orreq	r1, r0
    9a7c:	2000      	moveq	r0, #0
    9a7e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    9a82:	bf88      	it	hi
    9a84:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    9a88:	f63f aeaf 	bhi.w	97ea <__aeabi_dmul+0xde>
    9a8c:	ebb5 0c03 	subs.w	ip, r5, r3
    9a90:	bf04      	itt	eq
    9a92:	ebb6 0c02 	subseq.w	ip, r6, r2
    9a96:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    9a9a:	f150 0000 	adcs.w	r0, r0, #0
    9a9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    9aa2:	bd70      	pop	{r4, r5, r6, pc}
    9aa4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    9aa8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    9aac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    9ab0:	bfc2      	ittt	gt
    9ab2:	ebd4 050c 	rsbsgt	r5, r4, ip
    9ab6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    9aba:	bd70      	popgt	{r4, r5, r6, pc}
    9abc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9ac0:	f04f 0e00 	mov.w	lr, #0
    9ac4:	3c01      	subs	r4, #1
    9ac6:	e690      	b.n	97ea <__aeabi_dmul+0xde>
    9ac8:	ea45 0e06 	orr.w	lr, r5, r6
    9acc:	e68d      	b.n	97ea <__aeabi_dmul+0xde>
    9ace:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    9ad2:	ea94 0f0c 	teq	r4, ip
    9ad6:	bf08      	it	eq
    9ad8:	ea95 0f0c 	teqeq	r5, ip
    9adc:	f43f af3b 	beq.w	9956 <__aeabi_dmul+0x24a>
    9ae0:	ea94 0f0c 	teq	r4, ip
    9ae4:	d10a      	bne.n	9afc <__aeabi_ddiv+0x19c>
    9ae6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    9aea:	f47f af34 	bne.w	9956 <__aeabi_dmul+0x24a>
    9aee:	ea95 0f0c 	teq	r5, ip
    9af2:	f47f af25 	bne.w	9940 <__aeabi_dmul+0x234>
    9af6:	4610      	mov	r0, r2
    9af8:	4619      	mov	r1, r3
    9afa:	e72c      	b.n	9956 <__aeabi_dmul+0x24a>
    9afc:	ea95 0f0c 	teq	r5, ip
    9b00:	d106      	bne.n	9b10 <__aeabi_ddiv+0x1b0>
    9b02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    9b06:	f43f aefd 	beq.w	9904 <__aeabi_dmul+0x1f8>
    9b0a:	4610      	mov	r0, r2
    9b0c:	4619      	mov	r1, r3
    9b0e:	e722      	b.n	9956 <__aeabi_dmul+0x24a>
    9b10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    9b14:	bf18      	it	ne
    9b16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    9b1a:	f47f aec5 	bne.w	98a8 <__aeabi_dmul+0x19c>
    9b1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    9b22:	f47f af0d 	bne.w	9940 <__aeabi_dmul+0x234>
    9b26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    9b2a:	f47f aeeb 	bne.w	9904 <__aeabi_dmul+0x1f8>
    9b2e:	e712      	b.n	9956 <__aeabi_dmul+0x24a>

00009b30 <__gedf2>:
    9b30:	f04f 3cff 	mov.w	ip, #4294967295
    9b34:	e006      	b.n	9b44 <__cmpdf2+0x4>
    9b36:	bf00      	nop

00009b38 <__ledf2>:
    9b38:	f04f 0c01 	mov.w	ip, #1
    9b3c:	e002      	b.n	9b44 <__cmpdf2+0x4>
    9b3e:	bf00      	nop

00009b40 <__cmpdf2>:
    9b40:	f04f 0c01 	mov.w	ip, #1
    9b44:	f84d cd04 	str.w	ip, [sp, #-4]!
    9b48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9b54:	bf18      	it	ne
    9b56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    9b5a:	d01b      	beq.n	9b94 <__cmpdf2+0x54>
    9b5c:	b001      	add	sp, #4
    9b5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    9b62:	bf0c      	ite	eq
    9b64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    9b68:	ea91 0f03 	teqne	r1, r3
    9b6c:	bf02      	ittt	eq
    9b6e:	ea90 0f02 	teqeq	r0, r2
    9b72:	2000      	moveq	r0, #0
    9b74:	4770      	bxeq	lr
    9b76:	f110 0f00 	cmn.w	r0, #0
    9b7a:	ea91 0f03 	teq	r1, r3
    9b7e:	bf58      	it	pl
    9b80:	4299      	cmppl	r1, r3
    9b82:	bf08      	it	eq
    9b84:	4290      	cmpeq	r0, r2
    9b86:	bf2c      	ite	cs
    9b88:	17d8      	asrcs	r0, r3, #31
    9b8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    9b8e:	f040 0001 	orr.w	r0, r0, #1
    9b92:	4770      	bx	lr
    9b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9b9c:	d102      	bne.n	9ba4 <__cmpdf2+0x64>
    9b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9ba2:	d107      	bne.n	9bb4 <__cmpdf2+0x74>
    9ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9bac:	d1d6      	bne.n	9b5c <__cmpdf2+0x1c>
    9bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9bb2:	d0d3      	beq.n	9b5c <__cmpdf2+0x1c>
    9bb4:	f85d 0b04 	ldr.w	r0, [sp], #4
    9bb8:	4770      	bx	lr
    9bba:	bf00      	nop

00009bbc <__aeabi_cdrcmple>:
    9bbc:	4684      	mov	ip, r0
    9bbe:	4610      	mov	r0, r2
    9bc0:	4662      	mov	r2, ip
    9bc2:	468c      	mov	ip, r1
    9bc4:	4619      	mov	r1, r3
    9bc6:	4663      	mov	r3, ip
    9bc8:	e000      	b.n	9bcc <__aeabi_cdcmpeq>
    9bca:	bf00      	nop

00009bcc <__aeabi_cdcmpeq>:
    9bcc:	b501      	push	{r0, lr}
    9bce:	f7ff ffb7 	bl	9b40 <__cmpdf2>
    9bd2:	2800      	cmp	r0, #0
    9bd4:	bf48      	it	mi
    9bd6:	f110 0f00 	cmnmi.w	r0, #0
    9bda:	bd01      	pop	{r0, pc}

00009bdc <__aeabi_dcmpeq>:
    9bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
    9be0:	f7ff fff4 	bl	9bcc <__aeabi_cdcmpeq>
    9be4:	bf0c      	ite	eq
    9be6:	2001      	moveq	r0, #1
    9be8:	2000      	movne	r0, #0
    9bea:	f85d fb08 	ldr.w	pc, [sp], #8
    9bee:	bf00      	nop

00009bf0 <__aeabi_dcmplt>:
    9bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
    9bf4:	f7ff ffea 	bl	9bcc <__aeabi_cdcmpeq>
    9bf8:	bf34      	ite	cc
    9bfa:	2001      	movcc	r0, #1
    9bfc:	2000      	movcs	r0, #0
    9bfe:	f85d fb08 	ldr.w	pc, [sp], #8
    9c02:	bf00      	nop

00009c04 <__aeabi_dcmple>:
    9c04:	f84d ed08 	str.w	lr, [sp, #-8]!
    9c08:	f7ff ffe0 	bl	9bcc <__aeabi_cdcmpeq>
    9c0c:	bf94      	ite	ls
    9c0e:	2001      	movls	r0, #1
    9c10:	2000      	movhi	r0, #0
    9c12:	f85d fb08 	ldr.w	pc, [sp], #8
    9c16:	bf00      	nop

00009c18 <__aeabi_dcmpge>:
    9c18:	f84d ed08 	str.w	lr, [sp, #-8]!
    9c1c:	f7ff ffce 	bl	9bbc <__aeabi_cdrcmple>
    9c20:	bf94      	ite	ls
    9c22:	2001      	movls	r0, #1
    9c24:	2000      	movhi	r0, #0
    9c26:	f85d fb08 	ldr.w	pc, [sp], #8
    9c2a:	bf00      	nop

00009c2c <__aeabi_dcmpgt>:
    9c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9c30:	f7ff ffc4 	bl	9bbc <__aeabi_cdrcmple>
    9c34:	bf34      	ite	cc
    9c36:	2001      	movcc	r0, #1
    9c38:	2000      	movcs	r0, #0
    9c3a:	f85d fb08 	ldr.w	pc, [sp], #8
    9c3e:	bf00      	nop

00009c40 <__aeabi_d2iz>:
    9c40:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9c44:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9c48:	d215      	bcs.n	9c76 <__aeabi_d2iz+0x36>
    9c4a:	d511      	bpl.n	9c70 <__aeabi_d2iz+0x30>
    9c4c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9c50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9c54:	d912      	bls.n	9c7c <__aeabi_d2iz+0x3c>
    9c56:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    9c5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    9c5e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9c62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9c66:	fa23 f002 	lsr.w	r0, r3, r2
    9c6a:	bf18      	it	ne
    9c6c:	4240      	negne	r0, r0
    9c6e:	4770      	bx	lr
    9c70:	f04f 0000 	mov.w	r0, #0
    9c74:	4770      	bx	lr
    9c76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    9c7a:	d105      	bne.n	9c88 <__aeabi_d2iz+0x48>
    9c7c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    9c80:	bf08      	it	eq
    9c82:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    9c86:	4770      	bx	lr
    9c88:	f04f 0000 	mov.w	r0, #0
    9c8c:	4770      	bx	lr
    9c8e:	bf00      	nop

00009c90 <__aeabi_uldivmod>:
    9c90:	b94b      	cbnz	r3, 9ca6 <__aeabi_uldivmod+0x16>
    9c92:	b942      	cbnz	r2, 9ca6 <__aeabi_uldivmod+0x16>
    9c94:	2900      	cmp	r1, #0
    9c96:	bf08      	it	eq
    9c98:	2800      	cmpeq	r0, #0
    9c9a:	d002      	beq.n	9ca2 <__aeabi_uldivmod+0x12>
    9c9c:	f04f 31ff 	mov.w	r1, #4294967295
    9ca0:	4608      	mov	r0, r1
    9ca2:	f7ff bb79 	b.w	9398 <__aeabi_idiv0>
    9ca6:	b082      	sub	sp, #8
    9ca8:	46ec      	mov	ip, sp
    9caa:	e92d 5000 	stmdb	sp!, {ip, lr}
    9cae:	f000 f805 	bl	9cbc <__gnu_uldivmod_helper>
    9cb2:	f8dd e004 	ldr.w	lr, [sp, #4]
    9cb6:	b002      	add	sp, #8
    9cb8:	bc0c      	pop	{r2, r3}
    9cba:	4770      	bx	lr

00009cbc <__gnu_uldivmod_helper>:
    9cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9cbe:	4614      	mov	r4, r2
    9cc0:	461d      	mov	r5, r3
    9cc2:	4606      	mov	r6, r0
    9cc4:	460f      	mov	r7, r1
    9cc6:	f000 f9d7 	bl	a078 <__udivdi3>
    9cca:	fb00 f505 	mul.w	r5, r0, r5
    9cce:	fba0 2304 	umull	r2, r3, r0, r4
    9cd2:	fb04 5401 	mla	r4, r4, r1, r5
    9cd6:	18e3      	adds	r3, r4, r3
    9cd8:	1ab6      	subs	r6, r6, r2
    9cda:	eb67 0703 	sbc.w	r7, r7, r3
    9cde:	9b06      	ldr	r3, [sp, #24]
    9ce0:	e9c3 6700 	strd	r6, r7, [r3]
    9ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9ce6:	bf00      	nop

00009ce8 <__gnu_ldivmod_helper>:
    9ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9cea:	4614      	mov	r4, r2
    9cec:	461d      	mov	r5, r3
    9cee:	4606      	mov	r6, r0
    9cf0:	460f      	mov	r7, r1
    9cf2:	f000 f80f 	bl	9d14 <__divdi3>
    9cf6:	fb00 f505 	mul.w	r5, r0, r5
    9cfa:	fba0 2304 	umull	r2, r3, r0, r4
    9cfe:	fb04 5401 	mla	r4, r4, r1, r5
    9d02:	18e3      	adds	r3, r4, r3
    9d04:	1ab6      	subs	r6, r6, r2
    9d06:	eb67 0703 	sbc.w	r7, r7, r3
    9d0a:	9b06      	ldr	r3, [sp, #24]
    9d0c:	e9c3 6700 	strd	r6, r7, [r3]
    9d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d12:	bf00      	nop

00009d14 <__divdi3>:
    9d14:	2900      	cmp	r1, #0
    9d16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d1a:	b085      	sub	sp, #20
    9d1c:	f2c0 80c8 	blt.w	9eb0 <__divdi3+0x19c>
    9d20:	2600      	movs	r6, #0
    9d22:	2b00      	cmp	r3, #0
    9d24:	f2c0 80bf 	blt.w	9ea6 <__divdi3+0x192>
    9d28:	4689      	mov	r9, r1
    9d2a:	4614      	mov	r4, r2
    9d2c:	4605      	mov	r5, r0
    9d2e:	469b      	mov	fp, r3
    9d30:	2b00      	cmp	r3, #0
    9d32:	d14a      	bne.n	9dca <__divdi3+0xb6>
    9d34:	428a      	cmp	r2, r1
    9d36:	d957      	bls.n	9de8 <__divdi3+0xd4>
    9d38:	fab2 f382 	clz	r3, r2
    9d3c:	b153      	cbz	r3, 9d54 <__divdi3+0x40>
    9d3e:	f1c3 0020 	rsb	r0, r3, #32
    9d42:	fa01 f903 	lsl.w	r9, r1, r3
    9d46:	fa25 f800 	lsr.w	r8, r5, r0
    9d4a:	fa12 f403 	lsls.w	r4, r2, r3
    9d4e:	409d      	lsls	r5, r3
    9d50:	ea48 0909 	orr.w	r9, r8, r9
    9d54:	0c27      	lsrs	r7, r4, #16
    9d56:	4648      	mov	r0, r9
    9d58:	4639      	mov	r1, r7
    9d5a:	fa1f fb84 	uxth.w	fp, r4
    9d5e:	f7ff f9df 	bl	9120 <__aeabi_uidiv>
    9d62:	4639      	mov	r1, r7
    9d64:	4682      	mov	sl, r0
    9d66:	4648      	mov	r0, r9
    9d68:	f7ff fb08 	bl	937c <__aeabi_uidivmod>
    9d6c:	0c2a      	lsrs	r2, r5, #16
    9d6e:	fb0b f30a 	mul.w	r3, fp, sl
    9d72:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    9d76:	454b      	cmp	r3, r9
    9d78:	d909      	bls.n	9d8e <__divdi3+0x7a>
    9d7a:	eb19 0904 	adds.w	r9, r9, r4
    9d7e:	f10a 3aff 	add.w	sl, sl, #4294967295
    9d82:	d204      	bcs.n	9d8e <__divdi3+0x7a>
    9d84:	454b      	cmp	r3, r9
    9d86:	bf84      	itt	hi
    9d88:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9d8c:	44a1      	addhi	r9, r4
    9d8e:	ebc3 0909 	rsb	r9, r3, r9
    9d92:	4639      	mov	r1, r7
    9d94:	4648      	mov	r0, r9
    9d96:	b2ad      	uxth	r5, r5
    9d98:	f7ff f9c2 	bl	9120 <__aeabi_uidiv>
    9d9c:	4639      	mov	r1, r7
    9d9e:	4680      	mov	r8, r0
    9da0:	4648      	mov	r0, r9
    9da2:	f7ff faeb 	bl	937c <__aeabi_uidivmod>
    9da6:	fb0b fb08 	mul.w	fp, fp, r8
    9daa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    9dae:	45ab      	cmp	fp, r5
    9db0:	d907      	bls.n	9dc2 <__divdi3+0xae>
    9db2:	192d      	adds	r5, r5, r4
    9db4:	f108 38ff 	add.w	r8, r8, #4294967295
    9db8:	d203      	bcs.n	9dc2 <__divdi3+0xae>
    9dba:	45ab      	cmp	fp, r5
    9dbc:	bf88      	it	hi
    9dbe:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9dc2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    9dc6:	2700      	movs	r7, #0
    9dc8:	e003      	b.n	9dd2 <__divdi3+0xbe>
    9dca:	428b      	cmp	r3, r1
    9dcc:	d957      	bls.n	9e7e <__divdi3+0x16a>
    9dce:	2700      	movs	r7, #0
    9dd0:	46b8      	mov	r8, r7
    9dd2:	4642      	mov	r2, r8
    9dd4:	463b      	mov	r3, r7
    9dd6:	b116      	cbz	r6, 9dde <__divdi3+0xca>
    9dd8:	4252      	negs	r2, r2
    9dda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    9dde:	4619      	mov	r1, r3
    9de0:	4610      	mov	r0, r2
    9de2:	b005      	add	sp, #20
    9de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9de8:	b922      	cbnz	r2, 9df4 <__divdi3+0xe0>
    9dea:	4611      	mov	r1, r2
    9dec:	2001      	movs	r0, #1
    9dee:	f7ff f997 	bl	9120 <__aeabi_uidiv>
    9df2:	4604      	mov	r4, r0
    9df4:	fab4 f884 	clz	r8, r4
    9df8:	f1b8 0f00 	cmp.w	r8, #0
    9dfc:	d15e      	bne.n	9ebc <__divdi3+0x1a8>
    9dfe:	ebc4 0809 	rsb	r8, r4, r9
    9e02:	0c27      	lsrs	r7, r4, #16
    9e04:	fa1f f984 	uxth.w	r9, r4
    9e08:	2101      	movs	r1, #1
    9e0a:	9102      	str	r1, [sp, #8]
    9e0c:	4639      	mov	r1, r7
    9e0e:	4640      	mov	r0, r8
    9e10:	f7ff f986 	bl	9120 <__aeabi_uidiv>
    9e14:	4639      	mov	r1, r7
    9e16:	4682      	mov	sl, r0
    9e18:	4640      	mov	r0, r8
    9e1a:	f7ff faaf 	bl	937c <__aeabi_uidivmod>
    9e1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
    9e22:	fb09 f30a 	mul.w	r3, r9, sl
    9e26:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    9e2a:	455b      	cmp	r3, fp
    9e2c:	d909      	bls.n	9e42 <__divdi3+0x12e>
    9e2e:	eb1b 0b04 	adds.w	fp, fp, r4
    9e32:	f10a 3aff 	add.w	sl, sl, #4294967295
    9e36:	d204      	bcs.n	9e42 <__divdi3+0x12e>
    9e38:	455b      	cmp	r3, fp
    9e3a:	bf84      	itt	hi
    9e3c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9e40:	44a3      	addhi	fp, r4
    9e42:	ebc3 0b0b 	rsb	fp, r3, fp
    9e46:	4639      	mov	r1, r7
    9e48:	4658      	mov	r0, fp
    9e4a:	b2ad      	uxth	r5, r5
    9e4c:	f7ff f968 	bl	9120 <__aeabi_uidiv>
    9e50:	4639      	mov	r1, r7
    9e52:	4680      	mov	r8, r0
    9e54:	4658      	mov	r0, fp
    9e56:	f7ff fa91 	bl	937c <__aeabi_uidivmod>
    9e5a:	fb09 f908 	mul.w	r9, r9, r8
    9e5e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    9e62:	45a9      	cmp	r9, r5
    9e64:	d907      	bls.n	9e76 <__divdi3+0x162>
    9e66:	192d      	adds	r5, r5, r4
    9e68:	f108 38ff 	add.w	r8, r8, #4294967295
    9e6c:	d203      	bcs.n	9e76 <__divdi3+0x162>
    9e6e:	45a9      	cmp	r9, r5
    9e70:	bf88      	it	hi
    9e72:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9e76:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    9e7a:	9f02      	ldr	r7, [sp, #8]
    9e7c:	e7a9      	b.n	9dd2 <__divdi3+0xbe>
    9e7e:	fab3 f783 	clz	r7, r3
    9e82:	2f00      	cmp	r7, #0
    9e84:	d168      	bne.n	9f58 <__divdi3+0x244>
    9e86:	428b      	cmp	r3, r1
    9e88:	bf2c      	ite	cs
    9e8a:	f04f 0900 	movcs.w	r9, #0
    9e8e:	f04f 0901 	movcc.w	r9, #1
    9e92:	4282      	cmp	r2, r0
    9e94:	bf8c      	ite	hi
    9e96:	464c      	movhi	r4, r9
    9e98:	f049 0401 	orrls.w	r4, r9, #1
    9e9c:	2c00      	cmp	r4, #0
    9e9e:	d096      	beq.n	9dce <__divdi3+0xba>
    9ea0:	f04f 0801 	mov.w	r8, #1
    9ea4:	e795      	b.n	9dd2 <__divdi3+0xbe>
    9ea6:	4252      	negs	r2, r2
    9ea8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    9eac:	43f6      	mvns	r6, r6
    9eae:	e73b      	b.n	9d28 <__divdi3+0x14>
    9eb0:	4240      	negs	r0, r0
    9eb2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9eb6:	f04f 36ff 	mov.w	r6, #4294967295
    9eba:	e732      	b.n	9d22 <__divdi3+0xe>
    9ebc:	fa04 f408 	lsl.w	r4, r4, r8
    9ec0:	f1c8 0720 	rsb	r7, r8, #32
    9ec4:	fa35 f307 	lsrs.w	r3, r5, r7
    9ec8:	fa29 fa07 	lsr.w	sl, r9, r7
    9ecc:	0c27      	lsrs	r7, r4, #16
    9ece:	fa09 fb08 	lsl.w	fp, r9, r8
    9ed2:	4639      	mov	r1, r7
    9ed4:	4650      	mov	r0, sl
    9ed6:	ea43 020b 	orr.w	r2, r3, fp
    9eda:	9202      	str	r2, [sp, #8]
    9edc:	f7ff f920 	bl	9120 <__aeabi_uidiv>
    9ee0:	4639      	mov	r1, r7
    9ee2:	fa1f f984 	uxth.w	r9, r4
    9ee6:	4683      	mov	fp, r0
    9ee8:	4650      	mov	r0, sl
    9eea:	f7ff fa47 	bl	937c <__aeabi_uidivmod>
    9eee:	9802      	ldr	r0, [sp, #8]
    9ef0:	fb09 f20b 	mul.w	r2, r9, fp
    9ef4:	0c03      	lsrs	r3, r0, #16
    9ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    9efa:	429a      	cmp	r2, r3
    9efc:	d904      	bls.n	9f08 <__divdi3+0x1f4>
    9efe:	191b      	adds	r3, r3, r4
    9f00:	f10b 3bff 	add.w	fp, fp, #4294967295
    9f04:	f0c0 80b1 	bcc.w	a06a <__divdi3+0x356>
    9f08:	1a9b      	subs	r3, r3, r2
    9f0a:	4639      	mov	r1, r7
    9f0c:	4618      	mov	r0, r3
    9f0e:	9301      	str	r3, [sp, #4]
    9f10:	f7ff f906 	bl	9120 <__aeabi_uidiv>
    9f14:	9901      	ldr	r1, [sp, #4]
    9f16:	4682      	mov	sl, r0
    9f18:	4608      	mov	r0, r1
    9f1a:	4639      	mov	r1, r7
    9f1c:	f7ff fa2e 	bl	937c <__aeabi_uidivmod>
    9f20:	f8dd c008 	ldr.w	ip, [sp, #8]
    9f24:	fb09 f30a 	mul.w	r3, r9, sl
    9f28:	fa1f f08c 	uxth.w	r0, ip
    9f2c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    9f30:	4293      	cmp	r3, r2
    9f32:	d908      	bls.n	9f46 <__divdi3+0x232>
    9f34:	1912      	adds	r2, r2, r4
    9f36:	f10a 3aff 	add.w	sl, sl, #4294967295
    9f3a:	d204      	bcs.n	9f46 <__divdi3+0x232>
    9f3c:	4293      	cmp	r3, r2
    9f3e:	bf84      	itt	hi
    9f40:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9f44:	1912      	addhi	r2, r2, r4
    9f46:	fa05 f508 	lsl.w	r5, r5, r8
    9f4a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    9f4e:	ebc3 0802 	rsb	r8, r3, r2
    9f52:	f8cd e008 	str.w	lr, [sp, #8]
    9f56:	e759      	b.n	9e0c <__divdi3+0xf8>
    9f58:	f1c7 0020 	rsb	r0, r7, #32
    9f5c:	fa03 fa07 	lsl.w	sl, r3, r7
    9f60:	40c2      	lsrs	r2, r0
    9f62:	fa35 f300 	lsrs.w	r3, r5, r0
    9f66:	ea42 0b0a 	orr.w	fp, r2, sl
    9f6a:	fa21 f800 	lsr.w	r8, r1, r0
    9f6e:	fa01 f907 	lsl.w	r9, r1, r7
    9f72:	4640      	mov	r0, r8
    9f74:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    9f78:	ea43 0109 	orr.w	r1, r3, r9
    9f7c:	9102      	str	r1, [sp, #8]
    9f7e:	4651      	mov	r1, sl
    9f80:	fa1f f28b 	uxth.w	r2, fp
    9f84:	9203      	str	r2, [sp, #12]
    9f86:	f7ff f8cb 	bl	9120 <__aeabi_uidiv>
    9f8a:	4651      	mov	r1, sl
    9f8c:	4681      	mov	r9, r0
    9f8e:	4640      	mov	r0, r8
    9f90:	f7ff f9f4 	bl	937c <__aeabi_uidivmod>
    9f94:	9b03      	ldr	r3, [sp, #12]
    9f96:	f8dd c008 	ldr.w	ip, [sp, #8]
    9f9a:	fb03 f209 	mul.w	r2, r3, r9
    9f9e:	ea4f 401c 	mov.w	r0, ip, lsr #16
    9fa2:	fa14 f307 	lsls.w	r3, r4, r7
    9fa6:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    9faa:	42a2      	cmp	r2, r4
    9fac:	d904      	bls.n	9fb8 <__divdi3+0x2a4>
    9fae:	eb14 040b 	adds.w	r4, r4, fp
    9fb2:	f109 39ff 	add.w	r9, r9, #4294967295
    9fb6:	d352      	bcc.n	a05e <__divdi3+0x34a>
    9fb8:	1aa4      	subs	r4, r4, r2
    9fba:	4651      	mov	r1, sl
    9fbc:	4620      	mov	r0, r4
    9fbe:	9301      	str	r3, [sp, #4]
    9fc0:	f7ff f8ae 	bl	9120 <__aeabi_uidiv>
    9fc4:	4651      	mov	r1, sl
    9fc6:	4680      	mov	r8, r0
    9fc8:	4620      	mov	r0, r4
    9fca:	f7ff f9d7 	bl	937c <__aeabi_uidivmod>
    9fce:	9803      	ldr	r0, [sp, #12]
    9fd0:	f8dd c008 	ldr.w	ip, [sp, #8]
    9fd4:	fb00 f208 	mul.w	r2, r0, r8
    9fd8:	fa1f f38c 	uxth.w	r3, ip
    9fdc:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    9fe0:	9b01      	ldr	r3, [sp, #4]
    9fe2:	4282      	cmp	r2, r0
    9fe4:	d904      	bls.n	9ff0 <__divdi3+0x2dc>
    9fe6:	eb10 000b 	adds.w	r0, r0, fp
    9fea:	f108 38ff 	add.w	r8, r8, #4294967295
    9fee:	d330      	bcc.n	a052 <__divdi3+0x33e>
    9ff0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    9ff4:	fa1f fc83 	uxth.w	ip, r3
    9ff8:	0c1b      	lsrs	r3, r3, #16
    9ffa:	1a80      	subs	r0, r0, r2
    9ffc:	fa1f fe88 	uxth.w	lr, r8
    a000:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    a004:	fb0c f90e 	mul.w	r9, ip, lr
    a008:	fb0c fc0a 	mul.w	ip, ip, sl
    a00c:	fb03 c10e 	mla	r1, r3, lr, ip
    a010:	fb03 f20a 	mul.w	r2, r3, sl
    a014:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    a018:	458c      	cmp	ip, r1
    a01a:	bf88      	it	hi
    a01c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    a020:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    a024:	4570      	cmp	r0, lr
    a026:	d310      	bcc.n	a04a <__divdi3+0x336>
    a028:	fa1f f989 	uxth.w	r9, r9
    a02c:	fa05 f707 	lsl.w	r7, r5, r7
    a030:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    a034:	bf14      	ite	ne
    a036:	2200      	movne	r2, #0
    a038:	2201      	moveq	r2, #1
    a03a:	4287      	cmp	r7, r0
    a03c:	bf2c      	ite	cs
    a03e:	2700      	movcs	r7, #0
    a040:	f002 0701 	andcc.w	r7, r2, #1
    a044:	2f00      	cmp	r7, #0
    a046:	f43f aec4 	beq.w	9dd2 <__divdi3+0xbe>
    a04a:	f108 38ff 	add.w	r8, r8, #4294967295
    a04e:	2700      	movs	r7, #0
    a050:	e6bf      	b.n	9dd2 <__divdi3+0xbe>
    a052:	4282      	cmp	r2, r0
    a054:	bf84      	itt	hi
    a056:	4458      	addhi	r0, fp
    a058:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a05c:	e7c8      	b.n	9ff0 <__divdi3+0x2dc>
    a05e:	42a2      	cmp	r2, r4
    a060:	bf84      	itt	hi
    a062:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a066:	445c      	addhi	r4, fp
    a068:	e7a6      	b.n	9fb8 <__divdi3+0x2a4>
    a06a:	429a      	cmp	r2, r3
    a06c:	bf84      	itt	hi
    a06e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a072:	191b      	addhi	r3, r3, r4
    a074:	e748      	b.n	9f08 <__divdi3+0x1f4>
    a076:	bf00      	nop

0000a078 <__udivdi3>:
    a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a07c:	460c      	mov	r4, r1
    a07e:	b083      	sub	sp, #12
    a080:	4680      	mov	r8, r0
    a082:	4616      	mov	r6, r2
    a084:	4689      	mov	r9, r1
    a086:	461f      	mov	r7, r3
    a088:	4615      	mov	r5, r2
    a08a:	468a      	mov	sl, r1
    a08c:	2b00      	cmp	r3, #0
    a08e:	d14b      	bne.n	a128 <__udivdi3+0xb0>
    a090:	428a      	cmp	r2, r1
    a092:	d95c      	bls.n	a14e <__udivdi3+0xd6>
    a094:	fab2 f382 	clz	r3, r2
    a098:	b15b      	cbz	r3, a0b2 <__udivdi3+0x3a>
    a09a:	f1c3 0020 	rsb	r0, r3, #32
    a09e:	fa01 fa03 	lsl.w	sl, r1, r3
    a0a2:	fa28 f200 	lsr.w	r2, r8, r0
    a0a6:	fa16 f503 	lsls.w	r5, r6, r3
    a0aa:	fa08 f803 	lsl.w	r8, r8, r3
    a0ae:	ea42 0a0a 	orr.w	sl, r2, sl
    a0b2:	0c2e      	lsrs	r6, r5, #16
    a0b4:	4650      	mov	r0, sl
    a0b6:	4631      	mov	r1, r6
    a0b8:	b2af      	uxth	r7, r5
    a0ba:	f7ff f831 	bl	9120 <__aeabi_uidiv>
    a0be:	4631      	mov	r1, r6
    a0c0:	ea4f 4418 	mov.w	r4, r8, lsr #16
    a0c4:	4681      	mov	r9, r0
    a0c6:	4650      	mov	r0, sl
    a0c8:	f7ff f958 	bl	937c <__aeabi_uidivmod>
    a0cc:	fb07 f309 	mul.w	r3, r7, r9
    a0d0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    a0d4:	4553      	cmp	r3, sl
    a0d6:	d909      	bls.n	a0ec <__udivdi3+0x74>
    a0d8:	eb1a 0a05 	adds.w	sl, sl, r5
    a0dc:	f109 39ff 	add.w	r9, r9, #4294967295
    a0e0:	d204      	bcs.n	a0ec <__udivdi3+0x74>
    a0e2:	4553      	cmp	r3, sl
    a0e4:	bf84      	itt	hi
    a0e6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a0ea:	44aa      	addhi	sl, r5
    a0ec:	ebc3 0a0a 	rsb	sl, r3, sl
    a0f0:	4631      	mov	r1, r6
    a0f2:	4650      	mov	r0, sl
    a0f4:	fa1f f888 	uxth.w	r8, r8
    a0f8:	f7ff f812 	bl	9120 <__aeabi_uidiv>
    a0fc:	4631      	mov	r1, r6
    a0fe:	4604      	mov	r4, r0
    a100:	4650      	mov	r0, sl
    a102:	f7ff f93b 	bl	937c <__aeabi_uidivmod>
    a106:	fb07 f704 	mul.w	r7, r7, r4
    a10a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a10e:	4547      	cmp	r7, r8
    a110:	d906      	bls.n	a120 <__udivdi3+0xa8>
    a112:	3c01      	subs	r4, #1
    a114:	eb18 0805 	adds.w	r8, r8, r5
    a118:	d202      	bcs.n	a120 <__udivdi3+0xa8>
    a11a:	4547      	cmp	r7, r8
    a11c:	bf88      	it	hi
    a11e:	3c01      	subhi	r4, #1
    a120:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a124:	2600      	movs	r6, #0
    a126:	e05c      	b.n	a1e2 <__udivdi3+0x16a>
    a128:	428b      	cmp	r3, r1
    a12a:	d858      	bhi.n	a1de <__udivdi3+0x166>
    a12c:	fab3 f683 	clz	r6, r3
    a130:	2e00      	cmp	r6, #0
    a132:	d15b      	bne.n	a1ec <__udivdi3+0x174>
    a134:	428b      	cmp	r3, r1
    a136:	bf2c      	ite	cs
    a138:	2200      	movcs	r2, #0
    a13a:	2201      	movcc	r2, #1
    a13c:	4285      	cmp	r5, r0
    a13e:	bf8c      	ite	hi
    a140:	4615      	movhi	r5, r2
    a142:	f042 0501 	orrls.w	r5, r2, #1
    a146:	2d00      	cmp	r5, #0
    a148:	d049      	beq.n	a1de <__udivdi3+0x166>
    a14a:	2401      	movs	r4, #1
    a14c:	e049      	b.n	a1e2 <__udivdi3+0x16a>
    a14e:	b922      	cbnz	r2, a15a <__udivdi3+0xe2>
    a150:	4611      	mov	r1, r2
    a152:	2001      	movs	r0, #1
    a154:	f7fe ffe4 	bl	9120 <__aeabi_uidiv>
    a158:	4605      	mov	r5, r0
    a15a:	fab5 f685 	clz	r6, r5
    a15e:	2e00      	cmp	r6, #0
    a160:	f040 80ba 	bne.w	a2d8 <__udivdi3+0x260>
    a164:	1b64      	subs	r4, r4, r5
    a166:	0c2f      	lsrs	r7, r5, #16
    a168:	fa1f fa85 	uxth.w	sl, r5
    a16c:	2601      	movs	r6, #1
    a16e:	4639      	mov	r1, r7
    a170:	4620      	mov	r0, r4
    a172:	f7fe ffd5 	bl	9120 <__aeabi_uidiv>
    a176:	4639      	mov	r1, r7
    a178:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    a17c:	4681      	mov	r9, r0
    a17e:	4620      	mov	r0, r4
    a180:	f7ff f8fc 	bl	937c <__aeabi_uidivmod>
    a184:	fb0a f309 	mul.w	r3, sl, r9
    a188:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    a18c:	455b      	cmp	r3, fp
    a18e:	d909      	bls.n	a1a4 <__udivdi3+0x12c>
    a190:	eb1b 0b05 	adds.w	fp, fp, r5
    a194:	f109 39ff 	add.w	r9, r9, #4294967295
    a198:	d204      	bcs.n	a1a4 <__udivdi3+0x12c>
    a19a:	455b      	cmp	r3, fp
    a19c:	bf84      	itt	hi
    a19e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a1a2:	44ab      	addhi	fp, r5
    a1a4:	ebc3 0b0b 	rsb	fp, r3, fp
    a1a8:	4639      	mov	r1, r7
    a1aa:	4658      	mov	r0, fp
    a1ac:	fa1f f888 	uxth.w	r8, r8
    a1b0:	f7fe ffb6 	bl	9120 <__aeabi_uidiv>
    a1b4:	4639      	mov	r1, r7
    a1b6:	4604      	mov	r4, r0
    a1b8:	4658      	mov	r0, fp
    a1ba:	f7ff f8df 	bl	937c <__aeabi_uidivmod>
    a1be:	fb0a fa04 	mul.w	sl, sl, r4
    a1c2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a1c6:	45c2      	cmp	sl, r8
    a1c8:	d906      	bls.n	a1d8 <__udivdi3+0x160>
    a1ca:	3c01      	subs	r4, #1
    a1cc:	eb18 0805 	adds.w	r8, r8, r5
    a1d0:	d202      	bcs.n	a1d8 <__udivdi3+0x160>
    a1d2:	45c2      	cmp	sl, r8
    a1d4:	bf88      	it	hi
    a1d6:	3c01      	subhi	r4, #1
    a1d8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a1dc:	e001      	b.n	a1e2 <__udivdi3+0x16a>
    a1de:	2600      	movs	r6, #0
    a1e0:	4634      	mov	r4, r6
    a1e2:	4631      	mov	r1, r6
    a1e4:	4620      	mov	r0, r4
    a1e6:	b003      	add	sp, #12
    a1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a1ec:	f1c6 0020 	rsb	r0, r6, #32
    a1f0:	40b3      	lsls	r3, r6
    a1f2:	fa32 f700 	lsrs.w	r7, r2, r0
    a1f6:	fa21 fb00 	lsr.w	fp, r1, r0
    a1fa:	431f      	orrs	r7, r3
    a1fc:	fa14 f206 	lsls.w	r2, r4, r6
    a200:	fa28 f100 	lsr.w	r1, r8, r0
    a204:	4658      	mov	r0, fp
    a206:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    a20a:	4311      	orrs	r1, r2
    a20c:	9100      	str	r1, [sp, #0]
    a20e:	4651      	mov	r1, sl
    a210:	b2bb      	uxth	r3, r7
    a212:	9301      	str	r3, [sp, #4]
    a214:	f7fe ff84 	bl	9120 <__aeabi_uidiv>
    a218:	4651      	mov	r1, sl
    a21a:	40b5      	lsls	r5, r6
    a21c:	4681      	mov	r9, r0
    a21e:	4658      	mov	r0, fp
    a220:	f7ff f8ac 	bl	937c <__aeabi_uidivmod>
    a224:	9c01      	ldr	r4, [sp, #4]
    a226:	9800      	ldr	r0, [sp, #0]
    a228:	fb04 f309 	mul.w	r3, r4, r9
    a22c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    a230:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    a234:	455b      	cmp	r3, fp
    a236:	d905      	bls.n	a244 <__udivdi3+0x1cc>
    a238:	eb1b 0b07 	adds.w	fp, fp, r7
    a23c:	f109 39ff 	add.w	r9, r9, #4294967295
    a240:	f0c0 808e 	bcc.w	a360 <__udivdi3+0x2e8>
    a244:	ebc3 0b0b 	rsb	fp, r3, fp
    a248:	4651      	mov	r1, sl
    a24a:	4658      	mov	r0, fp
    a24c:	f7fe ff68 	bl	9120 <__aeabi_uidiv>
    a250:	4651      	mov	r1, sl
    a252:	4604      	mov	r4, r0
    a254:	4658      	mov	r0, fp
    a256:	f7ff f891 	bl	937c <__aeabi_uidivmod>
    a25a:	9801      	ldr	r0, [sp, #4]
    a25c:	9a00      	ldr	r2, [sp, #0]
    a25e:	fb00 f304 	mul.w	r3, r0, r4
    a262:	fa1f fc82 	uxth.w	ip, r2
    a266:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    a26a:	4293      	cmp	r3, r2
    a26c:	d906      	bls.n	a27c <__udivdi3+0x204>
    a26e:	3c01      	subs	r4, #1
    a270:	19d2      	adds	r2, r2, r7
    a272:	d203      	bcs.n	a27c <__udivdi3+0x204>
    a274:	4293      	cmp	r3, r2
    a276:	d901      	bls.n	a27c <__udivdi3+0x204>
    a278:	19d2      	adds	r2, r2, r7
    a27a:	3c01      	subs	r4, #1
    a27c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a280:	b2a8      	uxth	r0, r5
    a282:	1ad2      	subs	r2, r2, r3
    a284:	0c2d      	lsrs	r5, r5, #16
    a286:	fa1f fc84 	uxth.w	ip, r4
    a28a:	0c23      	lsrs	r3, r4, #16
    a28c:	fb00 f70c 	mul.w	r7, r0, ip
    a290:	fb00 fe03 	mul.w	lr, r0, r3
    a294:	fb05 e10c 	mla	r1, r5, ip, lr
    a298:	fb05 f503 	mul.w	r5, r5, r3
    a29c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    a2a0:	458e      	cmp	lr, r1
    a2a2:	bf88      	it	hi
    a2a4:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    a2a8:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    a2ac:	42aa      	cmp	r2, r5
    a2ae:	d310      	bcc.n	a2d2 <__udivdi3+0x25a>
    a2b0:	b2bf      	uxth	r7, r7
    a2b2:	fa08 f606 	lsl.w	r6, r8, r6
    a2b6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    a2ba:	bf14      	ite	ne
    a2bc:	f04f 0e00 	movne.w	lr, #0
    a2c0:	f04f 0e01 	moveq.w	lr, #1
    a2c4:	4296      	cmp	r6, r2
    a2c6:	bf2c      	ite	cs
    a2c8:	2600      	movcs	r6, #0
    a2ca:	f00e 0601 	andcc.w	r6, lr, #1
    a2ce:	2e00      	cmp	r6, #0
    a2d0:	d087      	beq.n	a1e2 <__udivdi3+0x16a>
    a2d2:	3c01      	subs	r4, #1
    a2d4:	2600      	movs	r6, #0
    a2d6:	e784      	b.n	a1e2 <__udivdi3+0x16a>
    a2d8:	40b5      	lsls	r5, r6
    a2da:	f1c6 0120 	rsb	r1, r6, #32
    a2de:	fa24 f901 	lsr.w	r9, r4, r1
    a2e2:	fa28 f201 	lsr.w	r2, r8, r1
    a2e6:	0c2f      	lsrs	r7, r5, #16
    a2e8:	40b4      	lsls	r4, r6
    a2ea:	4639      	mov	r1, r7
    a2ec:	4648      	mov	r0, r9
    a2ee:	4322      	orrs	r2, r4
    a2f0:	9200      	str	r2, [sp, #0]
    a2f2:	f7fe ff15 	bl	9120 <__aeabi_uidiv>
    a2f6:	4639      	mov	r1, r7
    a2f8:	fa1f fa85 	uxth.w	sl, r5
    a2fc:	4683      	mov	fp, r0
    a2fe:	4648      	mov	r0, r9
    a300:	f7ff f83c 	bl	937c <__aeabi_uidivmod>
    a304:	9b00      	ldr	r3, [sp, #0]
    a306:	0c1a      	lsrs	r2, r3, #16
    a308:	fb0a f30b 	mul.w	r3, sl, fp
    a30c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    a310:	42a3      	cmp	r3, r4
    a312:	d903      	bls.n	a31c <__udivdi3+0x2a4>
    a314:	1964      	adds	r4, r4, r5
    a316:	f10b 3bff 	add.w	fp, fp, #4294967295
    a31a:	d327      	bcc.n	a36c <__udivdi3+0x2f4>
    a31c:	1ae4      	subs	r4, r4, r3
    a31e:	4639      	mov	r1, r7
    a320:	4620      	mov	r0, r4
    a322:	f7fe fefd 	bl	9120 <__aeabi_uidiv>
    a326:	4639      	mov	r1, r7
    a328:	4681      	mov	r9, r0
    a32a:	4620      	mov	r0, r4
    a32c:	f7ff f826 	bl	937c <__aeabi_uidivmod>
    a330:	9800      	ldr	r0, [sp, #0]
    a332:	fb0a f309 	mul.w	r3, sl, r9
    a336:	fa1f fc80 	uxth.w	ip, r0
    a33a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    a33e:	42a3      	cmp	r3, r4
    a340:	d908      	bls.n	a354 <__udivdi3+0x2dc>
    a342:	1964      	adds	r4, r4, r5
    a344:	f109 39ff 	add.w	r9, r9, #4294967295
    a348:	d204      	bcs.n	a354 <__udivdi3+0x2dc>
    a34a:	42a3      	cmp	r3, r4
    a34c:	bf84      	itt	hi
    a34e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a352:	1964      	addhi	r4, r4, r5
    a354:	fa08 f806 	lsl.w	r8, r8, r6
    a358:	1ae4      	subs	r4, r4, r3
    a35a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    a35e:	e706      	b.n	a16e <__udivdi3+0xf6>
    a360:	455b      	cmp	r3, fp
    a362:	bf84      	itt	hi
    a364:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a368:	44bb      	addhi	fp, r7
    a36a:	e76b      	b.n	a244 <__udivdi3+0x1cc>
    a36c:	42a3      	cmp	r3, r4
    a36e:	bf84      	itt	hi
    a370:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a374:	1964      	addhi	r4, r4, r5
    a376:	e7d1      	b.n	a31c <__udivdi3+0x2a4>

0000a378 <DAMAGED_THRESH>:
    a378:	0023 0000 3123 000a 6559 7465 0000 0000     #...#1..Yeet....
    a388:	3023 000a 0d31 0000 0d32 0000 0d33 0000     #0..1...2...3...
    a398:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
    a3a8:	6c6f 696c 6973 6e6f 000a 0000               ollision....

0000a3b4 <g_config_reg_lut>:
    a3b4:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    a3c4:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    a3d4:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    a3e4:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    a3f4:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    a404:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    a414:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    a424:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

0000a434 <g_gpio_irqn_lut>:
    a434:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    a444:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    a454:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    a464:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
    a474:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
    a484:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
    a494:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
    a4a4:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
    a4b4:	7073 2e69 0063 0000                         spi.c...

0000a4bc <C.18.2576>:
    a4bc:	0001 0000 0002 0000 0004 0000 0001 0000     ................

0000a4cc <_global_impure_ptr>:
    a4cc:	0030 2000 0043 0000 000a 0000               0.. C.......

0000a4d8 <blanks.3577>:
    a4d8:	2020 2020 2020 2020 2020 2020 2020 2020                     

0000a4e8 <zeroes.3578>:
    a4e8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    a4f8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
    a508:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
    a518:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
    a528:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
    a538:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
    a548:	614e 004e                                   NaN.

0000a54c <__sf_fake_stdin>:
	...

0000a56c <__sf_fake_stdout>:
	...

0000a58c <__sf_fake_stderr>:
	...

0000a5ac <charset>:
    a5ac:	a5e4 0000                                   ....

0000a5b0 <lconv>:
    a5b0:	a5e0 0000 a508 0000 a508 0000 a508 0000     ................
    a5c0:	a508 0000 a508 0000 a508 0000 a508 0000     ................
    a5d0:	a508 0000 a508 0000 ffff ffff ffff ffff     ................
    a5e0:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

0000a5f0 <__mprec_tens>:
    a5f0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
    a600:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
    a610:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
    a620:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
    a630:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
    a640:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
    a650:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
    a660:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
    a670:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
    a680:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
    a690:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
    a6a0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
    a6b0:	9db4 79d9 7843 44ea                         ...yCx.D

0000a6b8 <p05.2463>:
    a6b8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0000a6c8 <__mprec_bigtens>:
    a6c8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
    a6d8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
    a6e8:	bf3c 7f73 4fdd 7515                         <.s..O.u

0000a6f0 <__mprec_tinytens>:
    a6f0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
    a700:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
    a710:	6f43 64ac 0628 0ac8                         Co.d(...

0000a718 <_init>:
    a718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a71a:	bf00      	nop
    a71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a71e:	bc08      	pop	{r3}
    a720:	469e      	mov	lr, r3
    a722:	4770      	bx	lr

0000a724 <_fini>:
    a724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a726:	bf00      	nop
    a728:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a72a:	bc08      	pop	{r3}
    a72c:	469e      	mov	lr, r3
    a72e:	4770      	bx	lr

0000a730 <__frame_dummy_init_array_entry>:
    a730:	0485 0000                                   ....

0000a734 <__do_global_dtors_aux_fini_array_entry>:
    a734:	0471 0000                                   q...
