# Circular-FIFO-Buffer
A parameterized synchronous FIFO buffer in Verilog with support for almost full/empty flags and overflow/underflow detection, along with a testbench for simulation.
