// Seed: 1060958159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_7 = 1;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    input  wire id_3
);
  wire id_5;
  assign id_1 = {1 < {1, id_3} {id_3 == id_2}};
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
