Info: Starting: Create simulation model
Info: qsys-generate C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys\simulation --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab1/Lab1_sys.qsys
Progress: Reading input file
Progress: Adding MM_Stream_source [MM_Stream_source 1.0]
Progress: Parameterizing module MM_Stream_source
Progress: Adding ST_ALU_0 [ST_ALU 1.0]
Progress: Parameterizing module ST_ALU_0
Progress: Adding ST_ALU_1 [ST_ALU 1.0]
Progress: Parameterizing module ST_ALU_1
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding my_masterA [my_masterA 1.0]
Progress: Parameterizing module my_masterA
Progress: Adding my_masterB [my_masterB 1.0]
Progress: Parameterizing module my_masterB
Progress: Adding st_delay_0 [altera_avalon_st_delay 16.1]
Progress: Parameterizing module st_delay_0
Progress: Adding st_splitter_0 [altera_avalon_st_splitter 16.1]
Progress: Parameterizing module st_splitter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab1_sys.st_splitter_0.out4/st_delay_0.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Lab1_sys: Generating Lab1_sys "Lab1_sys" for SIM_VERILOG
Info: Interconnect is inserted between master my_masterA.m0 and slave MM_Stream_source.s0 because the master has address signal 32 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: MM_Stream_source: "Lab1_sys" instantiated MM_Stream_source "MM_Stream_source"
Info: ST_ALU_0: "Lab1_sys" instantiated ST_ALU "ST_ALU_0"
Info: my_masterA: "Lab1_sys" instantiated my_masterA "my_masterA"
Info: my_masterB: "Lab1_sys" instantiated my_masterB "my_masterB"
Info: st_delay_0: "Lab1_sys" instantiated altera_avalon_st_delay "st_delay_0"
Info: st_splitter_0: "Lab1_sys" instantiated altera_avalon_st_splitter "st_splitter_0"
Info: mm_interconnect_0: "Lab1_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Lab1_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: "Lab1_sys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: my_masterA_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "my_masterA_m0_translator"
Info: MM_Stream_source_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MM_Stream_source_s0_translator"
Info: my_masterB_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "my_masterB_m0_agent"
Info: ST_ALU_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "ST_ALU_0_s0_agent"
Info: ST_ALU_0_s0_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "ST_ALU_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab1_sys: Done "Lab1_sys" with 24 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys\Lab1_sys.spd --output-directory=C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys\Lab1_sys.spd --output-directory=C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys.qsys --synthesis=VERILOG --output-directory=C:\Intel_trn\Baraev\Q_PD\Lab1\Lab1_sys\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab1/Lab1_sys.qsys
Progress: Reading input file
Progress: Adding MM_Stream_source [MM_Stream_source 1.0]
Progress: Parameterizing module MM_Stream_source
Progress: Adding ST_ALU_0 [ST_ALU 1.0]
Progress: Parameterizing module ST_ALU_0
Progress: Adding ST_ALU_1 [ST_ALU 1.0]
Progress: Parameterizing module ST_ALU_1
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding my_masterA [my_masterA 1.0]
Progress: Parameterizing module my_masterA
Progress: Adding my_masterB [my_masterB 1.0]
Progress: Parameterizing module my_masterB
Progress: Adding st_delay_0 [altera_avalon_st_delay 16.1]
Progress: Parameterizing module st_delay_0
Progress: Adding st_splitter_0 [altera_avalon_st_splitter 16.1]
Progress: Parameterizing module st_splitter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab1_sys.st_splitter_0.out4/st_delay_0.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Lab1_sys: Generating Lab1_sys "Lab1_sys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master my_masterA.m0 and slave MM_Stream_source.s0 because the master has address signal 32 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: MM_Stream_source: "Lab1_sys" instantiated MM_Stream_source "MM_Stream_source"
Info: ST_ALU_0: "Lab1_sys" instantiated ST_ALU "ST_ALU_0"
Info: my_masterA: "Lab1_sys" instantiated my_masterA "my_masterA"
Info: my_masterB: "Lab1_sys" instantiated my_masterB "my_masterB"
Info: st_delay_0: "Lab1_sys" instantiated altera_avalon_st_delay "st_delay_0"
Info: st_splitter_0: "Lab1_sys" instantiated altera_avalon_st_splitter "st_splitter_0"
Info: mm_interconnect_0: "Lab1_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Lab1_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: "Lab1_sys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: my_masterA_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "my_masterA_m0_translator"
Info: MM_Stream_source_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MM_Stream_source_s0_translator"
Info: my_masterB_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "my_masterB_m0_agent"
Info: ST_ALU_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "ST_ALU_0_s0_agent"
Info: ST_ALU_0_s0_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "ST_ALU_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Intel_trn/Baraev/Q_PD/Lab1/Lab1_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab1_sys: Done "Lab1_sys" with 24 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
