// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add273,
        phi_real_temp_V_0_address0,
        phi_real_temp_V_0_ce0,
        phi_real_temp_V_0_we0,
        phi_real_temp_V_0_d0,
        phi_real_temp_V_1_address0,
        phi_real_temp_V_1_ce0,
        phi_real_temp_V_1_we0,
        phi_real_temp_V_1_d0,
        phi_real_temp_V_2_address0,
        phi_real_temp_V_2_ce0,
        phi_real_temp_V_2_we0,
        phi_real_temp_V_2_d0,
        phi_real_temp_V_3_address0,
        phi_real_temp_V_3_ce0,
        phi_real_temp_V_3_we0,
        phi_real_temp_V_3_d0,
        phi_imag_temp_V_0_address0,
        phi_imag_temp_V_0_ce0,
        phi_imag_temp_V_0_we0,
        phi_imag_temp_V_0_d0,
        phi_imag_temp_V_1_address0,
        phi_imag_temp_V_1_ce0,
        phi_imag_temp_V_1_we0,
        phi_imag_temp_V_1_d0,
        phi_imag_temp_V_2_address0,
        phi_imag_temp_V_2_ce0,
        phi_imag_temp_V_2_we0,
        phi_imag_temp_V_2_d0,
        phi_imag_temp_V_3_address0,
        phi_imag_temp_V_3_ce0,
        phi_imag_temp_V_3_we0,
        phi_imag_temp_V_3_d0,
        power_temp_V_0_address0,
        power_temp_V_0_ce0,
        power_temp_V_0_we0,
        power_temp_V_0_d0,
        power_temp_V_1_address0,
        power_temp_V_1_ce0,
        power_temp_V_1_we0,
        power_temp_V_1_d0,
        power_temp_V_2_address0,
        power_temp_V_2_ce0,
        power_temp_V_2_we0,
        power_temp_V_2_d0,
        power_temp_V_3_address0,
        power_temp_V_3_ce0,
        power_temp_V_3_we0,
        power_temp_V_3_d0,
        power_temp_2_V_0_address0,
        power_temp_2_V_0_ce0,
        power_temp_2_V_0_we0,
        power_temp_2_V_0_d0,
        power_temp_2_V_1_address0,
        power_temp_2_V_1_ce0,
        power_temp_2_V_1_we0,
        power_temp_2_V_1_d0,
        power_temp_2_V_2_address0,
        power_temp_2_V_2_ce0,
        power_temp_2_V_2_we0,
        power_temp_2_V_2_d0,
        power_temp_2_V_3_address0,
        power_temp_2_V_3_ce0,
        power_temp_2_V_3_we0,
        power_temp_2_V_3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] add273;
output  [4:0] phi_real_temp_V_0_address0;
output   phi_real_temp_V_0_ce0;
output   phi_real_temp_V_0_we0;
output  [26:0] phi_real_temp_V_0_d0;
output  [4:0] phi_real_temp_V_1_address0;
output   phi_real_temp_V_1_ce0;
output   phi_real_temp_V_1_we0;
output  [26:0] phi_real_temp_V_1_d0;
output  [4:0] phi_real_temp_V_2_address0;
output   phi_real_temp_V_2_ce0;
output   phi_real_temp_V_2_we0;
output  [26:0] phi_real_temp_V_2_d0;
output  [4:0] phi_real_temp_V_3_address0;
output   phi_real_temp_V_3_ce0;
output   phi_real_temp_V_3_we0;
output  [26:0] phi_real_temp_V_3_d0;
output  [4:0] phi_imag_temp_V_0_address0;
output   phi_imag_temp_V_0_ce0;
output   phi_imag_temp_V_0_we0;
output  [26:0] phi_imag_temp_V_0_d0;
output  [4:0] phi_imag_temp_V_1_address0;
output   phi_imag_temp_V_1_ce0;
output   phi_imag_temp_V_1_we0;
output  [26:0] phi_imag_temp_V_1_d0;
output  [4:0] phi_imag_temp_V_2_address0;
output   phi_imag_temp_V_2_ce0;
output   phi_imag_temp_V_2_we0;
output  [26:0] phi_imag_temp_V_2_d0;
output  [4:0] phi_imag_temp_V_3_address0;
output   phi_imag_temp_V_3_ce0;
output   phi_imag_temp_V_3_we0;
output  [26:0] phi_imag_temp_V_3_d0;
output  [4:0] power_temp_V_0_address0;
output   power_temp_V_0_ce0;
output   power_temp_V_0_we0;
output  [26:0] power_temp_V_0_d0;
output  [4:0] power_temp_V_1_address0;
output   power_temp_V_1_ce0;
output   power_temp_V_1_we0;
output  [26:0] power_temp_V_1_d0;
output  [4:0] power_temp_V_2_address0;
output   power_temp_V_2_ce0;
output   power_temp_V_2_we0;
output  [26:0] power_temp_V_2_d0;
output  [4:0] power_temp_V_3_address0;
output   power_temp_V_3_ce0;
output   power_temp_V_3_we0;
output  [26:0] power_temp_V_3_d0;
output  [4:0] power_temp_2_V_0_address0;
output   power_temp_2_V_0_ce0;
output   power_temp_2_V_0_we0;
output  [26:0] power_temp_2_V_0_d0;
output  [4:0] power_temp_2_V_1_address0;
output   power_temp_2_V_1_ce0;
output   power_temp_2_V_1_we0;
output  [26:0] power_temp_2_V_1_d0;
output  [4:0] power_temp_2_V_2_address0;
output   power_temp_2_V_2_ce0;
output   power_temp_2_V_2_we0;
output  [26:0] power_temp_2_V_2_d0;
output  [4:0] power_temp_2_V_3_address0;
output   power_temp_2_V_3_ce0;
output   power_temp_2_V_3_we0;
output  [26:0] power_temp_2_V_3_d0;

reg ap_idle;
reg phi_real_temp_V_0_ce0;
reg phi_real_temp_V_0_we0;
reg phi_real_temp_V_1_ce0;
reg phi_real_temp_V_1_we0;
reg phi_real_temp_V_2_ce0;
reg phi_real_temp_V_2_we0;
reg phi_real_temp_V_3_ce0;
reg phi_real_temp_V_3_we0;
reg phi_imag_temp_V_0_ce0;
reg phi_imag_temp_V_0_we0;
reg phi_imag_temp_V_1_ce0;
reg phi_imag_temp_V_1_we0;
reg phi_imag_temp_V_2_ce0;
reg phi_imag_temp_V_2_we0;
reg phi_imag_temp_V_3_ce0;
reg phi_imag_temp_V_3_we0;
reg power_temp_V_0_ce0;
reg power_temp_V_0_we0;
reg power_temp_V_1_ce0;
reg power_temp_V_1_we0;
reg power_temp_V_2_ce0;
reg power_temp_V_2_we0;
reg power_temp_V_3_ce0;
reg power_temp_V_3_we0;
reg power_temp_2_V_0_ce0;
reg power_temp_2_V_0_we0;
reg power_temp_2_V_1_ce0;
reg power_temp_2_V_1_we0;
reg power_temp_2_V_2_ce0;
reg power_temp_2_V_2_we0;
reg power_temp_2_V_3_ce0;
reg power_temp_2_V_3_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln103_fu_332_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln104_fu_365_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] phi_urem_fu_72;
wire   [31:0] idx_urem_fu_400_p3;
wire    ap_loop_init;
reg   [64:0] phi_mul_fu_76;
wire   [64:0] add_ln104_fu_349_p2;
reg   [31:0] i_1_fu_80;
wire   [31:0] add_ln103_fu_337_p2;
wire   [27:0] trunc_ln_fu_355_p4;
wire   [31:0] next_urem_fu_388_p2;
wire   [0:0] empty_fu_394_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

syn_CP_removal_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_1_fu_80 <= 32'd0;
        end else if (((icmp_ln103_fu_332_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_1_fu_80 <= add_ln103_fu_337_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_76 <= 65'd0;
        end else if (((icmp_ln103_fu_332_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phi_mul_fu_76 <= add_ln104_fu_349_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_72 <= 32'd0;
        end else if (((icmp_ln103_fu_332_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phi_urem_fu_72 <= idx_urem_fu_400_p3;
        end
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_0_ce0 = 1'b1;
    end else begin
        phi_imag_temp_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_0_we0 = 1'b1;
    end else begin
        phi_imag_temp_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_1_ce0 = 1'b1;
    end else begin
        phi_imag_temp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_1_we0 = 1'b1;
    end else begin
        phi_imag_temp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_2_ce0 = 1'b1;
    end else begin
        phi_imag_temp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_2_we0 = 1'b1;
    end else begin
        phi_imag_temp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_3_ce0 = 1'b1;
    end else begin
        phi_imag_temp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln_fu_355_p4 == 28'd0) & ~(trunc_ln_fu_355_p4 == 28'd1) & ~(trunc_ln_fu_355_p4 == 28'd2) & (icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_imag_temp_V_3_we0 = 1'b1;
    end else begin
        phi_imag_temp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_0_ce0 = 1'b1;
    end else begin
        phi_real_temp_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_0_we0 = 1'b1;
    end else begin
        phi_real_temp_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_1_ce0 = 1'b1;
    end else begin
        phi_real_temp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_1_we0 = 1'b1;
    end else begin
        phi_real_temp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_2_ce0 = 1'b1;
    end else begin
        phi_real_temp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_2_we0 = 1'b1;
    end else begin
        phi_real_temp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_3_ce0 = 1'b1;
    end else begin
        phi_real_temp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln_fu_355_p4 == 28'd0) & ~(trunc_ln_fu_355_p4 == 28'd1) & ~(trunc_ln_fu_355_p4 == 28'd2) & (icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_real_temp_V_3_we0 = 1'b1;
    end else begin
        phi_real_temp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_0_ce0 = 1'b1;
    end else begin
        power_temp_2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_0_we0 = 1'b1;
    end else begin
        power_temp_2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_1_ce0 = 1'b1;
    end else begin
        power_temp_2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_1_we0 = 1'b1;
    end else begin
        power_temp_2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_2_ce0 = 1'b1;
    end else begin
        power_temp_2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_2_we0 = 1'b1;
    end else begin
        power_temp_2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_3_ce0 = 1'b1;
    end else begin
        power_temp_2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln_fu_355_p4 == 28'd0) & ~(trunc_ln_fu_355_p4 == 28'd1) & ~(trunc_ln_fu_355_p4 == 28'd2) & (icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_2_V_3_we0 = 1'b1;
    end else begin
        power_temp_2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_0_ce0 = 1'b1;
    end else begin
        power_temp_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_0_we0 = 1'b1;
    end else begin
        power_temp_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_1_ce0 = 1'b1;
    end else begin
        power_temp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_1_we0 = 1'b1;
    end else begin
        power_temp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_2_ce0 = 1'b1;
    end else begin
        power_temp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_fu_355_p4 == 28'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_2_we0 = 1'b1;
    end else begin
        power_temp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_3_ce0 = 1'b1;
    end else begin
        power_temp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln_fu_355_p4 == 28'd0) & ~(trunc_ln_fu_355_p4 == 28'd1) & ~(trunc_ln_fu_355_p4 == 28'd2) & (icmp_ln103_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        power_temp_V_3_we0 = 1'b1;
    end else begin
        power_temp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_337_p2 = (i_1_fu_80 + 32'd1);

assign add_ln104_fu_349_p2 = (phi_mul_fu_76 + 65'd6871947674);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign empty_fu_394_p2 = ((next_urem_fu_388_p2 < 32'd20) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_332_p2 = ((i_1_fu_80 == add273) ? 1'b1 : 1'b0);

assign idx_urem_fu_400_p3 = ((empty_fu_394_p2[0:0] == 1'b1) ? next_urem_fu_388_p2 : 32'd0);

assign next_urem_fu_388_p2 = (phi_urem_fu_72 + 32'd1);

assign phi_imag_temp_V_0_address0 = zext_ln104_fu_365_p1;

assign phi_imag_temp_V_0_d0 = 27'd0;

assign phi_imag_temp_V_1_address0 = zext_ln104_fu_365_p1;

assign phi_imag_temp_V_1_d0 = 27'd0;

assign phi_imag_temp_V_2_address0 = zext_ln104_fu_365_p1;

assign phi_imag_temp_V_2_d0 = 27'd0;

assign phi_imag_temp_V_3_address0 = zext_ln104_fu_365_p1;

assign phi_imag_temp_V_3_d0 = 27'd0;

assign phi_real_temp_V_0_address0 = zext_ln104_fu_365_p1;

assign phi_real_temp_V_0_d0 = 27'd0;

assign phi_real_temp_V_1_address0 = zext_ln104_fu_365_p1;

assign phi_real_temp_V_1_d0 = 27'd0;

assign phi_real_temp_V_2_address0 = zext_ln104_fu_365_p1;

assign phi_real_temp_V_2_d0 = 27'd0;

assign phi_real_temp_V_3_address0 = zext_ln104_fu_365_p1;

assign phi_real_temp_V_3_d0 = 27'd0;

assign power_temp_2_V_0_address0 = zext_ln104_fu_365_p1;

assign power_temp_2_V_0_d0 = 27'd0;

assign power_temp_2_V_1_address0 = zext_ln104_fu_365_p1;

assign power_temp_2_V_1_d0 = 27'd0;

assign power_temp_2_V_2_address0 = zext_ln104_fu_365_p1;

assign power_temp_2_V_2_d0 = 27'd0;

assign power_temp_2_V_3_address0 = zext_ln104_fu_365_p1;

assign power_temp_2_V_3_d0 = 27'd0;

assign power_temp_V_0_address0 = zext_ln104_fu_365_p1;

assign power_temp_V_0_d0 = 27'd0;

assign power_temp_V_1_address0 = zext_ln104_fu_365_p1;

assign power_temp_V_1_d0 = 27'd0;

assign power_temp_V_2_address0 = zext_ln104_fu_365_p1;

assign power_temp_V_2_d0 = 27'd0;

assign power_temp_V_3_address0 = zext_ln104_fu_365_p1;

assign power_temp_V_3_d0 = 27'd0;

assign trunc_ln_fu_355_p4 = {{phi_mul_fu_76[64:37]}};

assign zext_ln104_fu_365_p1 = phi_urem_fu_72;

endmodule //syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3
