/**
 * \file IfxSent_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SENT/V0.2.2.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Sent_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Sent_Registers
 * 
 */
#ifndef IFXSENT_BF_H
#define IFXSENT_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Sent_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SENT_CLC_Bits.DISR */
#define IFX_SENT_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_SENT_CLC_Bits.DISR */
#define IFX_SENT_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CLC_Bits.DISR */
#define IFX_SENT_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_SENT_CLC_Bits.DISS */
#define IFX_SENT_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_SENT_CLC_Bits.DISS */
#define IFX_SENT_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CLC_Bits.DISS */
#define IFX_SENT_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_SENT_CLC_Bits.EDIS */
#define IFX_SENT_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_SENT_CLC_Bits.EDIS */
#define IFX_SENT_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CLC_Bits.EDIS */
#define IFX_SENT_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_SENT_OCS_Bits.SUS */
#define IFX_SENT_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_SENT_OCS_Bits.SUS */
#define IFX_SENT_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_SENT_OCS_Bits.SUS */
#define IFX_SENT_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_SENT_OCS_Bits.SUS_P */
#define IFX_SENT_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_SENT_OCS_Bits.SUS_P */
#define IFX_SENT_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_SENT_OCS_Bits.SUS_P */
#define IFX_SENT_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_SENT_OCS_Bits.SUSSTA */
#define IFX_SENT_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_SENT_OCS_Bits.SUSSTA */
#define IFX_SENT_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_SENT_OCS_Bits.SUSSTA */
#define IFX_SENT_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_SENT_ID_Bits.MOD_REV */
#define IFX_SENT_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_SENT_ID_Bits.MOD_REV */
#define IFX_SENT_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_SENT_ID_Bits.MOD_REV */
#define IFX_SENT_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_SENT_ID_Bits.MOD_TYPE */
#define IFX_SENT_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_SENT_ID_Bits.MOD_TYPE */
#define IFX_SENT_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_SENT_ID_Bits.MOD_TYPE */
#define IFX_SENT_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_SENT_ID_Bits.MOD_NUM */
#define IFX_SENT_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_SENT_ID_Bits.MOD_NUM */
#define IFX_SENT_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_ID_Bits.MOD_NUM */
#define IFX_SENT_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_SENT_RST_CTRLA_Bits.KRST */
#define IFX_SENT_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLA_Bits.KRST */
#define IFX_SENT_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLA_Bits.KRST */
#define IFX_SENT_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_SENT_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_SENT_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_SENT_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_SENT_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_SENT_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_SENT_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_SENT_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_SENT_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_SENT_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_SENT_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_SENT_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_SENT_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_SENT_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_SENT_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_SENT_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_SENT_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_SENT_RST_CTRLB_Bits.KRST */
#define IFX_SENT_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLB_Bits.KRST */
#define IFX_SENT_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLB_Bits.KRST */
#define IFX_SENT_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_SENT_RST_CTRLB_Bits.STATCLR */
#define IFX_SENT_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_CTRLB_Bits.STATCLR */
#define IFX_SENT_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_CTRLB_Bits.STATCLR */
#define IFX_SENT_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_SENT_RST_STAT_Bits.KRST */
#define IFX_SENT_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_STAT_Bits.KRST */
#define IFX_SENT_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_STAT_Bits.KRST */
#define IFX_SENT_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_SENT_RST_STAT_Bits.GRST0 */
#define IFX_SENT_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_STAT_Bits.GRST0 */
#define IFX_SENT_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_STAT_Bits.GRST0 */
#define IFX_SENT_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_SENT_RST_STAT_Bits.GRST1 */
#define IFX_SENT_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_STAT_Bits.GRST1 */
#define IFX_SENT_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_STAT_Bits.GRST1 */
#define IFX_SENT_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_SENT_RST_STAT_Bits.GRST2 */
#define IFX_SENT_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_STAT_Bits.GRST2 */
#define IFX_SENT_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_STAT_Bits.GRST2 */
#define IFX_SENT_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_SENT_RST_STAT_Bits.GRST3 */
#define IFX_SENT_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_SENT_RST_STAT_Bits.GRST3 */
#define IFX_SENT_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_SENT_RST_STAT_Bits.GRST3 */
#define IFX_SENT_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_SENT_PROT_Bits.STATE */
#define IFX_SENT_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_SENT_PROT_Bits.STATE */
#define IFX_SENT_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_SENT_PROT_Bits.STATE */
#define IFX_SENT_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_SENT_PROT_Bits.SWEN */
#define IFX_SENT_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_SENT_PROT_Bits.SWEN */
#define IFX_SENT_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_PROT_Bits.SWEN */
#define IFX_SENT_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_SENT_PROT_Bits.VM */
#define IFX_SENT_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_SENT_PROT_Bits.VM */
#define IFX_SENT_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_SENT_PROT_Bits.VM */
#define IFX_SENT_PROT_VM_OFF (16u)

/** \brief Length for Ifx_SENT_PROT_Bits.VMEN */
#define IFX_SENT_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_SENT_PROT_Bits.VMEN */
#define IFX_SENT_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_PROT_Bits.VMEN */
#define IFX_SENT_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_SENT_PROT_Bits.PRS */
#define IFX_SENT_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_SENT_PROT_Bits.PRS */
#define IFX_SENT_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_SENT_PROT_Bits.PRS */
#define IFX_SENT_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_SENT_PROT_Bits.PRSEN */
#define IFX_SENT_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_SENT_PROT_Bits.PRSEN */
#define IFX_SENT_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_PROT_Bits.PRSEN */
#define IFX_SENT_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_SENT_PROT_Bits.TAGID */
#define IFX_SENT_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_SENT_PROT_Bits.TAGID */
#define IFX_SENT_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_SENT_PROT_Bits.TAGID */
#define IFX_SENT_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_SENT_PROT_Bits.ODEF */
#define IFX_SENT_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_SENT_PROT_Bits.ODEF */
#define IFX_SENT_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_SENT_PROT_Bits.ODEF */
#define IFX_SENT_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_SENT_PROT_Bits.OWEN */
#define IFX_SENT_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_SENT_PROT_Bits.OWEN */
#define IFX_SENT_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_PROT_Bits.OWEN */
#define IFX_SENT_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN00 */
#define IFX_SENT_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN00 */
#define IFX_SENT_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN00 */
#define IFX_SENT_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN01 */
#define IFX_SENT_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN01 */
#define IFX_SENT_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN01 */
#define IFX_SENT_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN02 */
#define IFX_SENT_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN02 */
#define IFX_SENT_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN02 */
#define IFX_SENT_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN03 */
#define IFX_SENT_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN03 */
#define IFX_SENT_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN03 */
#define IFX_SENT_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN04 */
#define IFX_SENT_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN04 */
#define IFX_SENT_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN04 */
#define IFX_SENT_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN05 */
#define IFX_SENT_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN05 */
#define IFX_SENT_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN05 */
#define IFX_SENT_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN06 */
#define IFX_SENT_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN06 */
#define IFX_SENT_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN06 */
#define IFX_SENT_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN07 */
#define IFX_SENT_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN07 */
#define IFX_SENT_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN07 */
#define IFX_SENT_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN08 */
#define IFX_SENT_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN08 */
#define IFX_SENT_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN08 */
#define IFX_SENT_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN09 */
#define IFX_SENT_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN09 */
#define IFX_SENT_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN09 */
#define IFX_SENT_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN10 */
#define IFX_SENT_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN10 */
#define IFX_SENT_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN10 */
#define IFX_SENT_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN11 */
#define IFX_SENT_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN11 */
#define IFX_SENT_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN11 */
#define IFX_SENT_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN12 */
#define IFX_SENT_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN12 */
#define IFX_SENT_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN12 */
#define IFX_SENT_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN13 */
#define IFX_SENT_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN13 */
#define IFX_SENT_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN13 */
#define IFX_SENT_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN14 */
#define IFX_SENT_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN14 */
#define IFX_SENT_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN14 */
#define IFX_SENT_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN15 */
#define IFX_SENT_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN15 */
#define IFX_SENT_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN15 */
#define IFX_SENT_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN16 */
#define IFX_SENT_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN16 */
#define IFX_SENT_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN16 */
#define IFX_SENT_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN17 */
#define IFX_SENT_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN17 */
#define IFX_SENT_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN17 */
#define IFX_SENT_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN18 */
#define IFX_SENT_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN18 */
#define IFX_SENT_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN18 */
#define IFX_SENT_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN19 */
#define IFX_SENT_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN19 */
#define IFX_SENT_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN19 */
#define IFX_SENT_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN20 */
#define IFX_SENT_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN20 */
#define IFX_SENT_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN20 */
#define IFX_SENT_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN21 */
#define IFX_SENT_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN21 */
#define IFX_SENT_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN21 */
#define IFX_SENT_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN22 */
#define IFX_SENT_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN22 */
#define IFX_SENT_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN22 */
#define IFX_SENT_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN23 */
#define IFX_SENT_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN23 */
#define IFX_SENT_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN23 */
#define IFX_SENT_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN24 */
#define IFX_SENT_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN24 */
#define IFX_SENT_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN24 */
#define IFX_SENT_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN25 */
#define IFX_SENT_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN25 */
#define IFX_SENT_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN25 */
#define IFX_SENT_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN26 */
#define IFX_SENT_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN26 */
#define IFX_SENT_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN26 */
#define IFX_SENT_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN27 */
#define IFX_SENT_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN27 */
#define IFX_SENT_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN27 */
#define IFX_SENT_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN28 */
#define IFX_SENT_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN28 */
#define IFX_SENT_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN28 */
#define IFX_SENT_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN29 */
#define IFX_SENT_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN29 */
#define IFX_SENT_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN29 */
#define IFX_SENT_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN30 */
#define IFX_SENT_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN30 */
#define IFX_SENT_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN30 */
#define IFX_SENT_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_SENT_ACCEN_WRA_Bits.EN31 */
#define IFX_SENT_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRA_Bits.EN31 */
#define IFX_SENT_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRA_Bits.EN31 */
#define IFX_SENT_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN00 */
#define IFX_SENT_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN00 */
#define IFX_SENT_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN00 */
#define IFX_SENT_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN01 */
#define IFX_SENT_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN01 */
#define IFX_SENT_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN01 */
#define IFX_SENT_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN02 */
#define IFX_SENT_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN02 */
#define IFX_SENT_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN02 */
#define IFX_SENT_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN03 */
#define IFX_SENT_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN03 */
#define IFX_SENT_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN03 */
#define IFX_SENT_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN04 */
#define IFX_SENT_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN04 */
#define IFX_SENT_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN04 */
#define IFX_SENT_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN05 */
#define IFX_SENT_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN05 */
#define IFX_SENT_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN05 */
#define IFX_SENT_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN06 */
#define IFX_SENT_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN06 */
#define IFX_SENT_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN06 */
#define IFX_SENT_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN07 */
#define IFX_SENT_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN07 */
#define IFX_SENT_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN07 */
#define IFX_SENT_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN08 */
#define IFX_SENT_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN08 */
#define IFX_SENT_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN08 */
#define IFX_SENT_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN09 */
#define IFX_SENT_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN09 */
#define IFX_SENT_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN09 */
#define IFX_SENT_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN10 */
#define IFX_SENT_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN10 */
#define IFX_SENT_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN10 */
#define IFX_SENT_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN11 */
#define IFX_SENT_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN11 */
#define IFX_SENT_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN11 */
#define IFX_SENT_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN12 */
#define IFX_SENT_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN12 */
#define IFX_SENT_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN12 */
#define IFX_SENT_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN13 */
#define IFX_SENT_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN13 */
#define IFX_SENT_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN13 */
#define IFX_SENT_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN14 */
#define IFX_SENT_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN14 */
#define IFX_SENT_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN14 */
#define IFX_SENT_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN15 */
#define IFX_SENT_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN15 */
#define IFX_SENT_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN15 */
#define IFX_SENT_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN16 */
#define IFX_SENT_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN16 */
#define IFX_SENT_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN16 */
#define IFX_SENT_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN17 */
#define IFX_SENT_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN17 */
#define IFX_SENT_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN17 */
#define IFX_SENT_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN18 */
#define IFX_SENT_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN18 */
#define IFX_SENT_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN18 */
#define IFX_SENT_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN19 */
#define IFX_SENT_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN19 */
#define IFX_SENT_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN19 */
#define IFX_SENT_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN20 */
#define IFX_SENT_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN20 */
#define IFX_SENT_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN20 */
#define IFX_SENT_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN21 */
#define IFX_SENT_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN21 */
#define IFX_SENT_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN21 */
#define IFX_SENT_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN22 */
#define IFX_SENT_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN22 */
#define IFX_SENT_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN22 */
#define IFX_SENT_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN23 */
#define IFX_SENT_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN23 */
#define IFX_SENT_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN23 */
#define IFX_SENT_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN24 */
#define IFX_SENT_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN24 */
#define IFX_SENT_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN24 */
#define IFX_SENT_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN25 */
#define IFX_SENT_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN25 */
#define IFX_SENT_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN25 */
#define IFX_SENT_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN26 */
#define IFX_SENT_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN26 */
#define IFX_SENT_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN26 */
#define IFX_SENT_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN27 */
#define IFX_SENT_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN27 */
#define IFX_SENT_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN27 */
#define IFX_SENT_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN28 */
#define IFX_SENT_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN28 */
#define IFX_SENT_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN28 */
#define IFX_SENT_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN29 */
#define IFX_SENT_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN29 */
#define IFX_SENT_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN29 */
#define IFX_SENT_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN30 */
#define IFX_SENT_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN30 */
#define IFX_SENT_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN30 */
#define IFX_SENT_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_SENT_ACCEN_RDA_Bits.EN31 */
#define IFX_SENT_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDA_Bits.EN31 */
#define IFX_SENT_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDA_Bits.EN31 */
#define IFX_SENT_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SENT_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SENT_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SENT_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SENT_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SENT_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SENT_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SENT_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SENT_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD00 */
#define IFX_SENT_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD00 */
#define IFX_SENT_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD00 */
#define IFX_SENT_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD01 */
#define IFX_SENT_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD01 */
#define IFX_SENT_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD01 */
#define IFX_SENT_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD02 */
#define IFX_SENT_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD02 */
#define IFX_SENT_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD02 */
#define IFX_SENT_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD03 */
#define IFX_SENT_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD03 */
#define IFX_SENT_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD03 */
#define IFX_SENT_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD04 */
#define IFX_SENT_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD04 */
#define IFX_SENT_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD04 */
#define IFX_SENT_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD05 */
#define IFX_SENT_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD05 */
#define IFX_SENT_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD05 */
#define IFX_SENT_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD06 */
#define IFX_SENT_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD06 */
#define IFX_SENT_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD06 */
#define IFX_SENT_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.RD07 */
#define IFX_SENT_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.RD07 */
#define IFX_SENT_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.RD07 */
#define IFX_SENT_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR00 */
#define IFX_SENT_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR00 */
#define IFX_SENT_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR00 */
#define IFX_SENT_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR01 */
#define IFX_SENT_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR01 */
#define IFX_SENT_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR01 */
#define IFX_SENT_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR02 */
#define IFX_SENT_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR02 */
#define IFX_SENT_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR02 */
#define IFX_SENT_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR03 */
#define IFX_SENT_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR03 */
#define IFX_SENT_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR03 */
#define IFX_SENT_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR04 */
#define IFX_SENT_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR04 */
#define IFX_SENT_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR04 */
#define IFX_SENT_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR05 */
#define IFX_SENT_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR05 */
#define IFX_SENT_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR05 */
#define IFX_SENT_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR06 */
#define IFX_SENT_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR06 */
#define IFX_SENT_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR06 */
#define IFX_SENT_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_SENT_ACCEN_VM_Bits.WR07 */
#define IFX_SENT_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_VM_Bits.WR07 */
#define IFX_SENT_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_VM_Bits.WR07 */
#define IFX_SENT_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD00 */
#define IFX_SENT_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD00 */
#define IFX_SENT_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD00 */
#define IFX_SENT_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD01 */
#define IFX_SENT_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD01 */
#define IFX_SENT_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD01 */
#define IFX_SENT_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD02 */
#define IFX_SENT_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD02 */
#define IFX_SENT_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD02 */
#define IFX_SENT_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD03 */
#define IFX_SENT_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD03 */
#define IFX_SENT_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD03 */
#define IFX_SENT_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD04 */
#define IFX_SENT_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD04 */
#define IFX_SENT_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD04 */
#define IFX_SENT_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD05 */
#define IFX_SENT_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD05 */
#define IFX_SENT_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD05 */
#define IFX_SENT_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD06 */
#define IFX_SENT_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD06 */
#define IFX_SENT_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD06 */
#define IFX_SENT_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.RD07 */
#define IFX_SENT_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.RD07 */
#define IFX_SENT_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.RD07 */
#define IFX_SENT_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR00 */
#define IFX_SENT_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR00 */
#define IFX_SENT_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR00 */
#define IFX_SENT_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR01 */
#define IFX_SENT_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR01 */
#define IFX_SENT_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR01 */
#define IFX_SENT_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR02 */
#define IFX_SENT_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR02 */
#define IFX_SENT_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR02 */
#define IFX_SENT_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR03 */
#define IFX_SENT_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR03 */
#define IFX_SENT_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR03 */
#define IFX_SENT_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR04 */
#define IFX_SENT_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR04 */
#define IFX_SENT_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR04 */
#define IFX_SENT_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR05 */
#define IFX_SENT_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR05 */
#define IFX_SENT_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR05 */
#define IFX_SENT_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR06 */
#define IFX_SENT_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR06 */
#define IFX_SENT_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR06 */
#define IFX_SENT_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_SENT_ACCEN_PRS_Bits.WR07 */
#define IFX_SENT_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_SENT_ACCEN_PRS_Bits.WR07 */
#define IFX_SENT_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SENT_ACCEN_PRS_Bits.WR07 */
#define IFX_SENT_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_SENT_FDR_Bits.STEP */
#define IFX_SENT_FDR_STEP_LEN (10u)

/** \brief Mask for Ifx_SENT_FDR_Bits.STEP */
#define IFX_SENT_FDR_STEP_MSK (0x3ffu)

/** \brief Offset for Ifx_SENT_FDR_Bits.STEP */
#define IFX_SENT_FDR_STEP_OFF (0u)

/** \brief Length for Ifx_SENT_FDR_Bits.DM */
#define IFX_SENT_FDR_DM_LEN (2u)

/** \brief Mask for Ifx_SENT_FDR_Bits.DM */
#define IFX_SENT_FDR_DM_MSK (0x3u)

/** \brief Offset for Ifx_SENT_FDR_Bits.DM */
#define IFX_SENT_FDR_DM_OFF (14u)

/** \brief Length for Ifx_SENT_FDR_Bits.RESULT */
#define IFX_SENT_FDR_RESULT_LEN (10u)

/** \brief Mask for Ifx_SENT_FDR_Bits.RESULT */
#define IFX_SENT_FDR_RESULT_MSK (0x3ffu)

/** \brief Offset for Ifx_SENT_FDR_Bits.RESULT */
#define IFX_SENT_FDR_RESULT_OFF (16u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC0 */
#define IFX_SENT_INTOV_IPC0_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC0 */
#define IFX_SENT_INTOV_IPC0_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC0 */
#define IFX_SENT_INTOV_IPC0_OFF (0u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC1 */
#define IFX_SENT_INTOV_IPC1_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC1 */
#define IFX_SENT_INTOV_IPC1_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC1 */
#define IFX_SENT_INTOV_IPC1_OFF (1u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC2 */
#define IFX_SENT_INTOV_IPC2_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC2 */
#define IFX_SENT_INTOV_IPC2_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC2 */
#define IFX_SENT_INTOV_IPC2_OFF (2u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC3 */
#define IFX_SENT_INTOV_IPC3_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC3 */
#define IFX_SENT_INTOV_IPC3_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC3 */
#define IFX_SENT_INTOV_IPC3_OFF (3u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC4 */
#define IFX_SENT_INTOV_IPC4_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC4 */
#define IFX_SENT_INTOV_IPC4_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC4 */
#define IFX_SENT_INTOV_IPC4_OFF (4u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC5 */
#define IFX_SENT_INTOV_IPC5_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC5 */
#define IFX_SENT_INTOV_IPC5_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC5 */
#define IFX_SENT_INTOV_IPC5_OFF (5u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC6 */
#define IFX_SENT_INTOV_IPC6_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC6 */
#define IFX_SENT_INTOV_IPC6_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC6 */
#define IFX_SENT_INTOV_IPC6_OFF (6u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC7 */
#define IFX_SENT_INTOV_IPC7_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC7 */
#define IFX_SENT_INTOV_IPC7_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC7 */
#define IFX_SENT_INTOV_IPC7_OFF (7u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC8 */
#define IFX_SENT_INTOV_IPC8_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC8 */
#define IFX_SENT_INTOV_IPC8_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC8 */
#define IFX_SENT_INTOV_IPC8_OFF (8u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC9 */
#define IFX_SENT_INTOV_IPC9_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC9 */
#define IFX_SENT_INTOV_IPC9_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC9 */
#define IFX_SENT_INTOV_IPC9_OFF (9u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC10 */
#define IFX_SENT_INTOV_IPC10_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC10 */
#define IFX_SENT_INTOV_IPC10_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC10 */
#define IFX_SENT_INTOV_IPC10_OFF (10u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC11 */
#define IFX_SENT_INTOV_IPC11_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC11 */
#define IFX_SENT_INTOV_IPC11_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC11 */
#define IFX_SENT_INTOV_IPC11_OFF (11u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC12 */
#define IFX_SENT_INTOV_IPC12_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC12 */
#define IFX_SENT_INTOV_IPC12_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC12 */
#define IFX_SENT_INTOV_IPC12_OFF (12u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC13 */
#define IFX_SENT_INTOV_IPC13_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC13 */
#define IFX_SENT_INTOV_IPC13_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC13 */
#define IFX_SENT_INTOV_IPC13_OFF (13u)

/** \brief Length for Ifx_SENT_INTOV_Bits.IPC14 */
#define IFX_SENT_INTOV_IPC14_LEN (1u)

/** \brief Mask for Ifx_SENT_INTOV_Bits.IPC14 */
#define IFX_SENT_INTOV_IPC14_MSK (0x1u)

/** \brief Offset for Ifx_SENT_INTOV_Bits.IPC14 */
#define IFX_SENT_INTOV_IPC14_OFF (14u)

/** \brief Length for Ifx_SENT_TSR_Bits.CTS */
#define IFX_SENT_TSR_CTS_LEN (32u)

/** \brief Mask for Ifx_SENT_TSR_Bits.CTS */
#define IFX_SENT_TSR_CTS_MSK (0xffffffffu)

/** \brief Offset for Ifx_SENT_TSR_Bits.CTS */
#define IFX_SENT_TSR_CTS_OFF (0u)

/** \brief Length for Ifx_SENT_TPD_Bits.TDIV */
#define IFX_SENT_TPD_TDIV_LEN (20u)

/** \brief Mask for Ifx_SENT_TPD_Bits.TDIV */
#define IFX_SENT_TPD_TDIV_MSK (0xfffffu)

/** \brief Offset for Ifx_SENT_TPD_Bits.TDIV */
#define IFX_SENT_TPD_TDIV_OFF (0u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD0 */
#define IFX_SENT_RDR_RD0_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD0 */
#define IFX_SENT_RDR_RD0_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD0 */
#define IFX_SENT_RDR_RD0_OFF (0u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD1 */
#define IFX_SENT_RDR_RD1_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD1 */
#define IFX_SENT_RDR_RD1_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD1 */
#define IFX_SENT_RDR_RD1_OFF (4u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD2 */
#define IFX_SENT_RDR_RD2_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD2 */
#define IFX_SENT_RDR_RD2_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD2 */
#define IFX_SENT_RDR_RD2_OFF (8u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD3 */
#define IFX_SENT_RDR_RD3_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD3 */
#define IFX_SENT_RDR_RD3_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD3 */
#define IFX_SENT_RDR_RD3_OFF (12u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD4 */
#define IFX_SENT_RDR_RD4_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD4 */
#define IFX_SENT_RDR_RD4_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD4 */
#define IFX_SENT_RDR_RD4_OFF (16u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD5 */
#define IFX_SENT_RDR_RD5_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD5 */
#define IFX_SENT_RDR_RD5_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD5 */
#define IFX_SENT_RDR_RD5_OFF (20u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD6 */
#define IFX_SENT_RDR_RD6_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD6 */
#define IFX_SENT_RDR_RD6_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD6 */
#define IFX_SENT_RDR_RD6_OFF (24u)

/** \brief Length for Ifx_SENT_RDR_Bits.RD7 */
#define IFX_SENT_RDR_RD7_LEN (4u)

/** \brief Mask for Ifx_SENT_RDR_Bits.RD7 */
#define IFX_SENT_RDR_RD7_MSK (0xfu)

/** \brief Offset for Ifx_SENT_RDR_Bits.RD7 */
#define IFX_SENT_RDR_RD7_OFF (28u)

/** \brief Length for Ifx_SENT_CH_CPDR_Bits.PDIV */
#define IFX_SENT_CH_CPDR_PDIV_LEN (12u)

/** \brief Mask for Ifx_SENT_CH_CPDR_Bits.PDIV */
#define IFX_SENT_CH_CPDR_PDIV_MSK (0xfffu)

/** \brief Offset for Ifx_SENT_CH_CPDR_Bits.PDIV */
#define IFX_SENT_CH_CPDR_PDIV_OFF (0u)

/** \brief Length for Ifx_SENT_CH_CFDR_Bits.DIV */
#define IFX_SENT_CH_CFDR_DIV_LEN (16u)

/** \brief Mask for Ifx_SENT_CH_CFDR_Bits.DIV */
#define IFX_SENT_CH_CFDR_DIV_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_CH_CFDR_Bits.DIV */
#define IFX_SENT_CH_CFDR_DIV_OFF (0u)

/** \brief Length for Ifx_SENT_CH_CFDR_Bits.DIVM */
#define IFX_SENT_CH_CFDR_DIVM_LEN (16u)

/** \brief Mask for Ifx_SENT_CH_CFDR_Bits.DIVM */
#define IFX_SENT_CH_CFDR_DIVM_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_CH_CFDR_Bits.DIVM */
#define IFX_SENT_CH_CFDR_DIVM_OFF (16u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.CEN */
#define IFX_SENT_CH_RCR_CEN_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.CEN */
#define IFX_SENT_CH_RCR_CEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.CEN */
#define IFX_SENT_CH_RCR_CEN_OFF (0u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.IEP */
#define IFX_SENT_CH_RCR_IEP_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.IEP */
#define IFX_SENT_CH_RCR_IEP_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.IEP */
#define IFX_SENT_CH_RCR_IEP_OFF (1u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.ACE */
#define IFX_SENT_CH_RCR_ACE_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.ACE */
#define IFX_SENT_CH_RCR_ACE_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.ACE */
#define IFX_SENT_CH_RCR_ACE_OFF (2u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.SNI */
#define IFX_SENT_CH_RCR_SNI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.SNI */
#define IFX_SENT_CH_RCR_SNI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.SNI */
#define IFX_SENT_CH_RCR_SNI_OFF (3u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.SDP */
#define IFX_SENT_CH_RCR_SDP_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.SDP */
#define IFX_SENT_CH_RCR_SDP_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.SDP */
#define IFX_SENT_CH_RCR_SDP_OFF (4u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.SCDIS */
#define IFX_SENT_CH_RCR_SCDIS_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.SCDIS */
#define IFX_SENT_CH_RCR_SCDIS_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.SCDIS */
#define IFX_SENT_CH_RCR_SCDIS_OFF (5u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.CDIS */
#define IFX_SENT_CH_RCR_CDIS_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.CDIS */
#define IFX_SENT_CH_RCR_CDIS_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.CDIS */
#define IFX_SENT_CH_RCR_CDIS_OFF (6u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.CFC */
#define IFX_SENT_CH_RCR_CFC_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.CFC */
#define IFX_SENT_CH_RCR_CFC_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.CFC */
#define IFX_SENT_CH_RCR_CFC_OFF (7u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.FRL */
#define IFX_SENT_CH_RCR_FRL_LEN (8u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.FRL */
#define IFX_SENT_CH_RCR_FRL_MSK (0xffu)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.FRL */
#define IFX_SENT_CH_RCR_FRL_OFF (8u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.CRZ */
#define IFX_SENT_CH_RCR_CRZ_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.CRZ */
#define IFX_SENT_CH_RCR_CRZ_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.CRZ */
#define IFX_SENT_CH_RCR_CRZ_OFF (16u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.ESF */
#define IFX_SENT_CH_RCR_ESF_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.ESF */
#define IFX_SENT_CH_RCR_ESF_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.ESF */
#define IFX_SENT_CH_RCR_ESF_OFF (17u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.IDE */
#define IFX_SENT_CH_RCR_IDE_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.IDE */
#define IFX_SENT_CH_RCR_IDE_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.IDE */
#define IFX_SENT_CH_RCR_IDE_OFF (18u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.SUSEN */
#define IFX_SENT_CH_RCR_SUSEN_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.SUSEN */
#define IFX_SENT_CH_RCR_SUSEN_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.SUSEN */
#define IFX_SENT_CH_RCR_SUSEN_OFF (19u)

/** \brief Length for Ifx_SENT_CH_RCR_Bits.FDFL */
#define IFX_SENT_CH_RCR_FDFL_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_RCR_Bits.FDFL */
#define IFX_SENT_CH_RCR_FDFL_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_RCR_Bits.FDFL */
#define IFX_SENT_CH_RCR_FDFL_OFF (20u)

/** \brief Length for Ifx_SENT_CH_RSR_Bits.CRC */
#define IFX_SENT_CH_RSR_CRC_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_RSR_Bits.CRC */
#define IFX_SENT_CH_RSR_CRC_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_RSR_Bits.CRC */
#define IFX_SENT_CH_RSR_CRC_OFF (0u)

/** \brief Length for Ifx_SENT_CH_RSR_Bits.CST */
#define IFX_SENT_CH_RSR_CST_LEN (2u)

/** \brief Mask for Ifx_SENT_CH_RSR_Bits.CST */
#define IFX_SENT_CH_RSR_CST_MSK (0x3u)

/** \brief Offset for Ifx_SENT_CH_RSR_Bits.CST */
#define IFX_SENT_CH_RSR_CST_OFF (4u)

/** \brief Length for Ifx_SENT_CH_RSR_Bits.SCN */
#define IFX_SENT_CH_RSR_SCN_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_RSR_Bits.SCN */
#define IFX_SENT_CH_RSR_SCN_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_RSR_Bits.SCN */
#define IFX_SENT_CH_RSR_SCN_OFF (8u)

/** \brief Length for Ifx_SENT_CH_RSR_Bits.FRLEN */
#define IFX_SENT_CH_RSR_FRLEN_LEN (16u)

/** \brief Mask for Ifx_SENT_CH_RSR_Bits.FRLEN */
#define IFX_SENT_CH_RSR_FRLEN_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_CH_RSR_Bits.FRLEN */
#define IFX_SENT_CH_RSR_FRLEN_OFF (16u)

/** \brief Length for Ifx_SENT_CH_SDS_Bits.SD */
#define IFX_SENT_CH_SDS_SD_LEN (16u)

/** \brief Mask for Ifx_SENT_CH_SDS_Bits.SD */
#define IFX_SENT_CH_SDS_SD_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_CH_SDS_Bits.SD */
#define IFX_SENT_CH_SDS_SD_OFF (0u)

/** \brief Length for Ifx_SENT_CH_SDS_Bits.MID */
#define IFX_SENT_CH_SDS_MID_LEN (8u)

/** \brief Mask for Ifx_SENT_CH_SDS_Bits.MID */
#define IFX_SENT_CH_SDS_MID_MSK (0xffu)

/** \brief Offset for Ifx_SENT_CH_SDS_Bits.MID */
#define IFX_SENT_CH_SDS_MID_OFF (16u)

/** \brief Length for Ifx_SENT_CH_SDS_Bits.SCRC */
#define IFX_SENT_CH_SDS_SCRC_LEN (6u)

/** \brief Mask for Ifx_SENT_CH_SDS_Bits.SCRC */
#define IFX_SENT_CH_SDS_SCRC_MSK (0x3fu)

/** \brief Offset for Ifx_SENT_CH_SDS_Bits.SCRC */
#define IFX_SENT_CH_SDS_SCRC_OFF (24u)

/** \brief Length for Ifx_SENT_CH_SDS_Bits.CON */
#define IFX_SENT_CH_SDS_CON_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_SDS_Bits.CON */
#define IFX_SENT_CH_SDS_CON_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_SDS_Bits.CON */
#define IFX_SENT_CH_SDS_CON_OFF (31u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.ALTI */
#define IFX_SENT_CH_IOCR_ALTI_LEN (2u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.ALTI */
#define IFX_SENT_CH_IOCR_ALTI_MSK (0x3u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.ALTI */
#define IFX_SENT_CH_IOCR_ALTI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.DEPTH */
#define IFX_SENT_CH_IOCR_DEPTH_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.DEPTH */
#define IFX_SENT_CH_IOCR_DEPTH_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.DEPTH */
#define IFX_SENT_CH_IOCR_DEPTH_OFF (4u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.OIE */
#define IFX_SENT_CH_IOCR_OIE_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.OIE */
#define IFX_SENT_CH_IOCR_OIE_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.OIE */
#define IFX_SENT_CH_IOCR_OIE_OFF (8u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.IIE */
#define IFX_SENT_CH_IOCR_IIE_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.IIE */
#define IFX_SENT_CH_IOCR_IIE_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.IIE */
#define IFX_SENT_CH_IOCR_IIE_OFF (9u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.CEC */
#define IFX_SENT_CH_IOCR_CEC_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.CEC */
#define IFX_SENT_CH_IOCR_CEC_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.CEC */
#define IFX_SENT_CH_IOCR_CEC_OFF (10u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.REG */
#define IFX_SENT_CH_IOCR_REG_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.REG */
#define IFX_SENT_CH_IOCR_REG_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.REG */
#define IFX_SENT_CH_IOCR_REG_OFF (12u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.FEG */
#define IFX_SENT_CH_IOCR_FEG_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.FEG */
#define IFX_SENT_CH_IOCR_FEG_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.FEG */
#define IFX_SENT_CH_IOCR_FEG_OFF (13u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.CREG */
#define IFX_SENT_CH_IOCR_CREG_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.CREG */
#define IFX_SENT_CH_IOCR_CREG_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.CREG */
#define IFX_SENT_CH_IOCR_CREG_OFF (14u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.CFEG */
#define IFX_SENT_CH_IOCR_CFEG_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.CFEG */
#define IFX_SENT_CH_IOCR_CFEG_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.CFEG */
#define IFX_SENT_CH_IOCR_CFEG_OFF (15u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.ETS */
#define IFX_SENT_CH_IOCR_ETS_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.ETS */
#define IFX_SENT_CH_IOCR_ETS_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.ETS */
#define IFX_SENT_CH_IOCR_ETS_OFF (16u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.EC */
#define IFX_SENT_CH_IOCR_EC_LEN (8u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.EC */
#define IFX_SENT_CH_IOCR_EC_MSK (0xffu)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.EC */
#define IFX_SENT_CH_IOCR_EC_OFF (20u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.CTR */
#define IFX_SENT_CH_IOCR_CTR_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.CTR */
#define IFX_SENT_CH_IOCR_CTR_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.CTR */
#define IFX_SENT_CH_IOCR_CTR_OFF (28u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.TRM */
#define IFX_SENT_CH_IOCR_TRM_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.TRM */
#define IFX_SENT_CH_IOCR_TRM_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.TRM */
#define IFX_SENT_CH_IOCR_TRM_OFF (29u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.RXM */
#define IFX_SENT_CH_IOCR_RXM_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.RXM */
#define IFX_SENT_CH_IOCR_RXM_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.RXM */
#define IFX_SENT_CH_IOCR_RXM_OFF (30u)

/** \brief Length for Ifx_SENT_CH_IOCR_Bits.TXM */
#define IFX_SENT_CH_IOCR_TXM_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_IOCR_Bits.TXM */
#define IFX_SENT_CH_IOCR_TXM_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_IOCR_Bits.TXM */
#define IFX_SENT_CH_IOCR_TXM_OFF (31u)

/** \brief Length for Ifx_SENT_CH_SCR_Bits.PLEN */
#define IFX_SENT_CH_SCR_PLEN_LEN (6u)

/** \brief Mask for Ifx_SENT_CH_SCR_Bits.PLEN */
#define IFX_SENT_CH_SCR_PLEN_MSK (0x3fu)

/** \brief Offset for Ifx_SENT_CH_SCR_Bits.PLEN */
#define IFX_SENT_CH_SCR_PLEN_OFF (0u)

/** \brief Length for Ifx_SENT_CH_SCR_Bits.TRIG */
#define IFX_SENT_CH_SCR_TRIG_LEN (2u)

/** \brief Mask for Ifx_SENT_CH_SCR_Bits.TRIG */
#define IFX_SENT_CH_SCR_TRIG_MSK (0x3u)

/** \brief Offset for Ifx_SENT_CH_SCR_Bits.TRIG */
#define IFX_SENT_CH_SCR_TRIG_OFF (6u)

/** \brief Length for Ifx_SENT_CH_SCR_Bits.DEL */
#define IFX_SENT_CH_SCR_DEL_LEN (6u)

/** \brief Mask for Ifx_SENT_CH_SCR_Bits.DEL */
#define IFX_SENT_CH_SCR_DEL_MSK (0x3fu)

/** \brief Offset for Ifx_SENT_CH_SCR_Bits.DEL */
#define IFX_SENT_CH_SCR_DEL_OFF (8u)

/** \brief Length for Ifx_SENT_CH_SCR_Bits.BASE */
#define IFX_SENT_CH_SCR_BASE_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_SCR_Bits.BASE */
#define IFX_SENT_CH_SCR_BASE_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_SCR_Bits.BASE */
#define IFX_SENT_CH_SCR_BASE_OFF (14u)

/** \brief Length for Ifx_SENT_CH_SCR_Bits.TRQ */
#define IFX_SENT_CH_SCR_TRQ_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_SCR_Bits.TRQ */
#define IFX_SENT_CH_SCR_TRQ_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_SCR_Bits.TRQ */
#define IFX_SENT_CH_SCR_TRQ_OFF (15u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP0 */
#define IFX_SENT_CH_VIEW_RDNP0_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP0 */
#define IFX_SENT_CH_VIEW_RDNP0_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP0 */
#define IFX_SENT_CH_VIEW_RDNP0_OFF (0u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP1 */
#define IFX_SENT_CH_VIEW_RDNP1_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP1 */
#define IFX_SENT_CH_VIEW_RDNP1_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP1 */
#define IFX_SENT_CH_VIEW_RDNP1_OFF (4u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP2 */
#define IFX_SENT_CH_VIEW_RDNP2_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP2 */
#define IFX_SENT_CH_VIEW_RDNP2_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP2 */
#define IFX_SENT_CH_VIEW_RDNP2_OFF (8u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP3 */
#define IFX_SENT_CH_VIEW_RDNP3_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP3 */
#define IFX_SENT_CH_VIEW_RDNP3_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP3 */
#define IFX_SENT_CH_VIEW_RDNP3_OFF (12u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP4 */
#define IFX_SENT_CH_VIEW_RDNP4_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP4 */
#define IFX_SENT_CH_VIEW_RDNP4_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP4 */
#define IFX_SENT_CH_VIEW_RDNP4_OFF (16u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP5 */
#define IFX_SENT_CH_VIEW_RDNP5_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP5 */
#define IFX_SENT_CH_VIEW_RDNP5_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP5 */
#define IFX_SENT_CH_VIEW_RDNP5_OFF (20u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP6 */
#define IFX_SENT_CH_VIEW_RDNP6_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP6 */
#define IFX_SENT_CH_VIEW_RDNP6_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP6 */
#define IFX_SENT_CH_VIEW_RDNP6_OFF (24u)

/** \brief Length for Ifx_SENT_CH_VIEW_Bits.RDNP7 */
#define IFX_SENT_CH_VIEW_RDNP7_LEN (3u)

/** \brief Mask for Ifx_SENT_CH_VIEW_Bits.RDNP7 */
#define IFX_SENT_CH_VIEW_RDNP7_MSK (0x7u)

/** \brief Offset for Ifx_SENT_CH_VIEW_Bits.RDNP7 */
#define IFX_SENT_CH_VIEW_RDNP7_OFF (28u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.RSI */
#define IFX_SENT_CH_INTSTAT_RSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.RSI */
#define IFX_SENT_CH_INTSTAT_RSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.RSI */
#define IFX_SENT_CH_INTSTAT_RSI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.RDI */
#define IFX_SENT_CH_INTSTAT_RDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.RDI */
#define IFX_SENT_CH_INTSTAT_RDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.RDI */
#define IFX_SENT_CH_INTSTAT_RDI_OFF (1u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.RBI */
#define IFX_SENT_CH_INTSTAT_RBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.RBI */
#define IFX_SENT_CH_INTSTAT_RBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.RBI */
#define IFX_SENT_CH_INTSTAT_RBI_OFF (2u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.TDI */
#define IFX_SENT_CH_INTSTAT_TDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.TDI */
#define IFX_SENT_CH_INTSTAT_TDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.TDI */
#define IFX_SENT_CH_INTSTAT_TDI_OFF (3u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.TBI */
#define IFX_SENT_CH_INTSTAT_TBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.TBI */
#define IFX_SENT_CH_INTSTAT_TBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.TBI */
#define IFX_SENT_CH_INTSTAT_TBI_OFF (4u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.FRI */
#define IFX_SENT_CH_INTSTAT_FRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.FRI */
#define IFX_SENT_CH_INTSTAT_FRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.FRI */
#define IFX_SENT_CH_INTSTAT_FRI_OFF (5u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.FDI */
#define IFX_SENT_CH_INTSTAT_FDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.FDI */
#define IFX_SENT_CH_INTSTAT_FDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.FDI */
#define IFX_SENT_CH_INTSTAT_FDI_OFF (6u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.NNI */
#define IFX_SENT_CH_INTSTAT_NNI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.NNI */
#define IFX_SENT_CH_INTSTAT_NNI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.NNI */
#define IFX_SENT_CH_INTSTAT_NNI_OFF (7u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.NVI */
#define IFX_SENT_CH_INTSTAT_NVI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.NVI */
#define IFX_SENT_CH_INTSTAT_NVI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.NVI */
#define IFX_SENT_CH_INTSTAT_NVI_OFF (8u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.CRCI */
#define IFX_SENT_CH_INTSTAT_CRCI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.CRCI */
#define IFX_SENT_CH_INTSTAT_CRCI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.CRCI */
#define IFX_SENT_CH_INTSTAT_CRCI_OFF (9u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.WSI */
#define IFX_SENT_CH_INTSTAT_WSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.WSI */
#define IFX_SENT_CH_INTSTAT_WSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.WSI */
#define IFX_SENT_CH_INTSTAT_WSI_OFF (10u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.SDI */
#define IFX_SENT_CH_INTSTAT_SDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.SDI */
#define IFX_SENT_CH_INTSTAT_SDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.SDI */
#define IFX_SENT_CH_INTSTAT_SDI_OFF (11u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.SCRI */
#define IFX_SENT_CH_INTSTAT_SCRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.SCRI */
#define IFX_SENT_CH_INTSTAT_SCRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.SCRI */
#define IFX_SENT_CH_INTSTAT_SCRI_OFF (12u)

/** \brief Length for Ifx_SENT_CH_INTSTAT_Bits.WDI */
#define IFX_SENT_CH_INTSTAT_WDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSTAT_Bits.WDI */
#define IFX_SENT_CH_INTSTAT_WDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSTAT_Bits.WDI */
#define IFX_SENT_CH_INTSTAT_WDI_OFF (13u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.RSI */
#define IFX_SENT_CH_INTSET_RSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.RSI */
#define IFX_SENT_CH_INTSET_RSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.RSI */
#define IFX_SENT_CH_INTSET_RSI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.RDI */
#define IFX_SENT_CH_INTSET_RDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.RDI */
#define IFX_SENT_CH_INTSET_RDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.RDI */
#define IFX_SENT_CH_INTSET_RDI_OFF (1u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.RBI */
#define IFX_SENT_CH_INTSET_RBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.RBI */
#define IFX_SENT_CH_INTSET_RBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.RBI */
#define IFX_SENT_CH_INTSET_RBI_OFF (2u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.TDI */
#define IFX_SENT_CH_INTSET_TDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.TDI */
#define IFX_SENT_CH_INTSET_TDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.TDI */
#define IFX_SENT_CH_INTSET_TDI_OFF (3u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.TBI */
#define IFX_SENT_CH_INTSET_TBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.TBI */
#define IFX_SENT_CH_INTSET_TBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.TBI */
#define IFX_SENT_CH_INTSET_TBI_OFF (4u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.FRI */
#define IFX_SENT_CH_INTSET_FRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.FRI */
#define IFX_SENT_CH_INTSET_FRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.FRI */
#define IFX_SENT_CH_INTSET_FRI_OFF (5u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.FDI */
#define IFX_SENT_CH_INTSET_FDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.FDI */
#define IFX_SENT_CH_INTSET_FDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.FDI */
#define IFX_SENT_CH_INTSET_FDI_OFF (6u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.NNI */
#define IFX_SENT_CH_INTSET_NNI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.NNI */
#define IFX_SENT_CH_INTSET_NNI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.NNI */
#define IFX_SENT_CH_INTSET_NNI_OFF (7u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.NVI */
#define IFX_SENT_CH_INTSET_NVI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.NVI */
#define IFX_SENT_CH_INTSET_NVI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.NVI */
#define IFX_SENT_CH_INTSET_NVI_OFF (8u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.CRCI */
#define IFX_SENT_CH_INTSET_CRCI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.CRCI */
#define IFX_SENT_CH_INTSET_CRCI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.CRCI */
#define IFX_SENT_CH_INTSET_CRCI_OFF (9u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.WSI */
#define IFX_SENT_CH_INTSET_WSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.WSI */
#define IFX_SENT_CH_INTSET_WSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.WSI */
#define IFX_SENT_CH_INTSET_WSI_OFF (10u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.SDI */
#define IFX_SENT_CH_INTSET_SDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.SDI */
#define IFX_SENT_CH_INTSET_SDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.SDI */
#define IFX_SENT_CH_INTSET_SDI_OFF (11u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.SCRI */
#define IFX_SENT_CH_INTSET_SCRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.SCRI */
#define IFX_SENT_CH_INTSET_SCRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.SCRI */
#define IFX_SENT_CH_INTSET_SCRI_OFF (12u)

/** \brief Length for Ifx_SENT_CH_INTSET_Bits.WDI */
#define IFX_SENT_CH_INTSET_WDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTSET_Bits.WDI */
#define IFX_SENT_CH_INTSET_WDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTSET_Bits.WDI */
#define IFX_SENT_CH_INTSET_WDI_OFF (13u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.RSI */
#define IFX_SENT_CH_INTCLR_RSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.RSI */
#define IFX_SENT_CH_INTCLR_RSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.RSI */
#define IFX_SENT_CH_INTCLR_RSI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.RDI */
#define IFX_SENT_CH_INTCLR_RDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.RDI */
#define IFX_SENT_CH_INTCLR_RDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.RDI */
#define IFX_SENT_CH_INTCLR_RDI_OFF (1u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.RBI */
#define IFX_SENT_CH_INTCLR_RBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.RBI */
#define IFX_SENT_CH_INTCLR_RBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.RBI */
#define IFX_SENT_CH_INTCLR_RBI_OFF (2u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.TDI */
#define IFX_SENT_CH_INTCLR_TDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.TDI */
#define IFX_SENT_CH_INTCLR_TDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.TDI */
#define IFX_SENT_CH_INTCLR_TDI_OFF (3u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.TBI */
#define IFX_SENT_CH_INTCLR_TBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.TBI */
#define IFX_SENT_CH_INTCLR_TBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.TBI */
#define IFX_SENT_CH_INTCLR_TBI_OFF (4u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.FRI */
#define IFX_SENT_CH_INTCLR_FRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.FRI */
#define IFX_SENT_CH_INTCLR_FRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.FRI */
#define IFX_SENT_CH_INTCLR_FRI_OFF (5u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.FDI */
#define IFX_SENT_CH_INTCLR_FDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.FDI */
#define IFX_SENT_CH_INTCLR_FDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.FDI */
#define IFX_SENT_CH_INTCLR_FDI_OFF (6u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.NNI */
#define IFX_SENT_CH_INTCLR_NNI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.NNI */
#define IFX_SENT_CH_INTCLR_NNI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.NNI */
#define IFX_SENT_CH_INTCLR_NNI_OFF (7u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.NVI */
#define IFX_SENT_CH_INTCLR_NVI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.NVI */
#define IFX_SENT_CH_INTCLR_NVI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.NVI */
#define IFX_SENT_CH_INTCLR_NVI_OFF (8u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.CRCI */
#define IFX_SENT_CH_INTCLR_CRCI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.CRCI */
#define IFX_SENT_CH_INTCLR_CRCI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.CRCI */
#define IFX_SENT_CH_INTCLR_CRCI_OFF (9u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.WSI */
#define IFX_SENT_CH_INTCLR_WSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.WSI */
#define IFX_SENT_CH_INTCLR_WSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.WSI */
#define IFX_SENT_CH_INTCLR_WSI_OFF (10u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.SDI */
#define IFX_SENT_CH_INTCLR_SDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.SDI */
#define IFX_SENT_CH_INTCLR_SDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.SDI */
#define IFX_SENT_CH_INTCLR_SDI_OFF (11u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.SCRI */
#define IFX_SENT_CH_INTCLR_SCRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.SCRI */
#define IFX_SENT_CH_INTCLR_SCRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.SCRI */
#define IFX_SENT_CH_INTCLR_SCRI_OFF (12u)

/** \brief Length for Ifx_SENT_CH_INTCLR_Bits.WDI */
#define IFX_SENT_CH_INTCLR_WDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTCLR_Bits.WDI */
#define IFX_SENT_CH_INTCLR_WDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTCLR_Bits.WDI */
#define IFX_SENT_CH_INTCLR_WDI_OFF (13u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.RSI */
#define IFX_SENT_CH_INTEN_RSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.RSI */
#define IFX_SENT_CH_INTEN_RSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.RSI */
#define IFX_SENT_CH_INTEN_RSI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.RDI */
#define IFX_SENT_CH_INTEN_RDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.RDI */
#define IFX_SENT_CH_INTEN_RDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.RDI */
#define IFX_SENT_CH_INTEN_RDI_OFF (1u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.RBI */
#define IFX_SENT_CH_INTEN_RBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.RBI */
#define IFX_SENT_CH_INTEN_RBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.RBI */
#define IFX_SENT_CH_INTEN_RBI_OFF (2u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.TDI */
#define IFX_SENT_CH_INTEN_TDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.TDI */
#define IFX_SENT_CH_INTEN_TDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.TDI */
#define IFX_SENT_CH_INTEN_TDI_OFF (3u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.TBI */
#define IFX_SENT_CH_INTEN_TBI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.TBI */
#define IFX_SENT_CH_INTEN_TBI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.TBI */
#define IFX_SENT_CH_INTEN_TBI_OFF (4u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.FRI */
#define IFX_SENT_CH_INTEN_FRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.FRI */
#define IFX_SENT_CH_INTEN_FRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.FRI */
#define IFX_SENT_CH_INTEN_FRI_OFF (5u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.FDI */
#define IFX_SENT_CH_INTEN_FDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.FDI */
#define IFX_SENT_CH_INTEN_FDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.FDI */
#define IFX_SENT_CH_INTEN_FDI_OFF (6u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.NNI */
#define IFX_SENT_CH_INTEN_NNI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.NNI */
#define IFX_SENT_CH_INTEN_NNI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.NNI */
#define IFX_SENT_CH_INTEN_NNI_OFF (7u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.NVI */
#define IFX_SENT_CH_INTEN_NVI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.NVI */
#define IFX_SENT_CH_INTEN_NVI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.NVI */
#define IFX_SENT_CH_INTEN_NVI_OFF (8u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.CRCI */
#define IFX_SENT_CH_INTEN_CRCI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.CRCI */
#define IFX_SENT_CH_INTEN_CRCI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.CRCI */
#define IFX_SENT_CH_INTEN_CRCI_OFF (9u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.WSI */
#define IFX_SENT_CH_INTEN_WSI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.WSI */
#define IFX_SENT_CH_INTEN_WSI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.WSI */
#define IFX_SENT_CH_INTEN_WSI_OFF (10u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.SDI */
#define IFX_SENT_CH_INTEN_SDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.SDI */
#define IFX_SENT_CH_INTEN_SDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.SDI */
#define IFX_SENT_CH_INTEN_SDI_OFF (11u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.SCRI */
#define IFX_SENT_CH_INTEN_SCRI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.SCRI */
#define IFX_SENT_CH_INTEN_SCRI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.SCRI */
#define IFX_SENT_CH_INTEN_SCRI_OFF (12u)

/** \brief Length for Ifx_SENT_CH_INTEN_Bits.WDI */
#define IFX_SENT_CH_INTEN_WDI_LEN (1u)

/** \brief Mask for Ifx_SENT_CH_INTEN_Bits.WDI */
#define IFX_SENT_CH_INTEN_WDI_MSK (0x1u)

/** \brief Offset for Ifx_SENT_CH_INTEN_Bits.WDI */
#define IFX_SENT_CH_INTEN_WDI_OFF (13u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.RSI */
#define IFX_SENT_CH_INP_RSI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.RSI */
#define IFX_SENT_CH_INP_RSI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.RSI */
#define IFX_SENT_CH_INP_RSI_OFF (0u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.RDI */
#define IFX_SENT_CH_INP_RDI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.RDI */
#define IFX_SENT_CH_INP_RDI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.RDI */
#define IFX_SENT_CH_INP_RDI_OFF (4u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.RBI */
#define IFX_SENT_CH_INP_RBI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.RBI */
#define IFX_SENT_CH_INP_RBI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.RBI */
#define IFX_SENT_CH_INP_RBI_OFF (8u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.TDI */
#define IFX_SENT_CH_INP_TDI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.TDI */
#define IFX_SENT_CH_INP_TDI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.TDI */
#define IFX_SENT_CH_INP_TDI_OFF (12u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.TBI */
#define IFX_SENT_CH_INP_TBI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.TBI */
#define IFX_SENT_CH_INP_TBI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.TBI */
#define IFX_SENT_CH_INP_TBI_OFF (16u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.ERRI */
#define IFX_SENT_CH_INP_ERRI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.ERRI */
#define IFX_SENT_CH_INP_ERRI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.ERRI */
#define IFX_SENT_CH_INP_ERRI_OFF (20u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.SDI */
#define IFX_SENT_CH_INP_SDI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.SDI */
#define IFX_SENT_CH_INP_SDI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.SDI */
#define IFX_SENT_CH_INP_SDI_OFF (24u)

/** \brief Length for Ifx_SENT_CH_INP_Bits.WDI */
#define IFX_SENT_CH_INP_WDI_LEN (4u)

/** \brief Mask for Ifx_SENT_CH_INP_Bits.WDI */
#define IFX_SENT_CH_INP_WDI_MSK (0xfu)

/** \brief Offset for Ifx_SENT_CH_INP_Bits.WDI */
#define IFX_SENT_CH_INP_WDI_OFF (28u)

/** \brief Length for Ifx_SENT_CH_WDT_Bits.WDL */
#define IFX_SENT_CH_WDT_WDL_LEN (16u)

/** \brief Mask for Ifx_SENT_CH_WDT_Bits.WDL */
#define IFX_SENT_CH_WDT_WDL_MSK (0xffffu)

/** \brief Offset for Ifx_SENT_CH_WDT_Bits.WDL */
#define IFX_SENT_CH_WDT_WDL_OFF (0u)

/** \brief Length for Ifx_SENT_RTS_Bits.LTS */
#define IFX_SENT_RTS_LTS_LEN (32u)

/** \brief Mask for Ifx_SENT_RTS_Bits.LTS */
#define IFX_SENT_RTS_LTS_MSK (0xffffffffu)

/** \brief Offset for Ifx_SENT_RTS_Bits.LTS */
#define IFX_SENT_RTS_LTS_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSENT_BF_H */
