# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab3_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {lab3.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity lab3
# -- Compiling architecture structure of lab3
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/tb_lab3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab3
# -- Compiling architecture tb_lab3_arch of tb_lab3
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab3_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc"  Default
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /NA=lab3_vhd.sdo -t 1ps Default 
# ** Error: (vsim-3170) Could not find 'C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/gate_work.Default'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./lab3_run_msim_gate_vhdl.do PAUSED at line 12
vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp {/DUT=C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo} -t 1ps gate_work.tb_lab3
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp {/DUT=C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo} -t 1ps gate_work.tb_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_lab3(tb_lab3_arch)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.lab3(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading instances from C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo
# Loading timing data from C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab3 File: C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/tb_lab3.vhd
add wave -position insertpoint  \
sim:/tb_lab3/clk \
sim:/tb_lab3/rst \
sim:/tb_lab3/en \
sim:/tb_lab3/stst \
sim:/tb_lab3/number \
sim:/tb_lab3/out_for \
sim:/tb_lab3/out_while \
sim:/tb_lab3/out_case \
sim:/tb_lab3/out_if
run
quit -sim
# Load canceled
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3.vho
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity lab3
# -- Compiling architecture structure of lab3
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/tb_lab3.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab3
# -- Compiling architecture tb_lab3_arch of tb_lab3
vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp {/DUT=C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo} -t 1ps gate_work.tb_lab3
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp {/DUT=C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo} -t 1ps gate_work.tb_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_lab3(tb_lab3_arch)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.lab3(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading instances from C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo
# Loading timing data from C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/simulation/modelsim/lab3_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab3 File: C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab3-v2/tb_lab3.vhd
add wave -position insertpoint  \
sim:/tb_lab3/clk \
sim:/tb_lab3/rst \
sim:/tb_lab3/en \
sim:/tb_lab3/stst \
sim:/tb_lab3/number \
sim:/tb_lab3/out_for \
sim:/tb_lab3/out_while \
sim:/tb_lab3/out_case \
sim:/tb_lab3/out_if
run
# WARNING: No extended dataflow license exists
run
run
quit -sim
vsim -voptargs=+acc work.tb_lab3
# vsim -voptargs=+acc work.tb_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_lab3(tb_lab3_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.lab3(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/tb_lab3/clk \
sim:/tb_lab3/rst \
sim:/tb_lab3/en \
sim:/tb_lab3/stst \
sim:/tb_lab3/number \
sim:/tb_lab3/out_for \
sim:/tb_lab3/out_while \
sim:/tb_lab3/out_case \
sim:/tb_lab3/out_if
run
