

================================================================
== Vitis HLS Report for 'process_event'
================================================================
* Date:           Fri Aug 16 17:28:36 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        4|  5.000 ns|  20.000 ns|    1|    4|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     147|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      41|     275|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |new_event_recv_time_V_fu_442_p2  |         +|   0|  0|  39|          32|          32|
    |sub_ln10_1_fu_230_p2             |         -|   0|  0|  24|           1|          17|
    |sub_ln10_fu_210_p2               |         -|   0|  0|  24|           1|          17|
    |and_ln24_fu_284_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_1_fu_278_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln24_fu_262_p2              |      icmp|   0|  0|  13|          16|           3|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                  |        or|   0|  0|   2|           1|           1|
    |idx_fu_254_p3                    |    select|   0|  0|  16|           1|          17|
    |rhs_1_fu_410_p2                  |       xor|   0|  0|   2|           1|           1|
    |rhs_fu_338_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_1_fu_332_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_3_fu_398_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_4_fu_404_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_fu_326_p2              |       xor|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 147|          76|          96|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_phi_mux_ret_V_4_phi_fu_180_p4      |   9|          2|    2|          4|
    |cancellation_unit_input_stream_blk_n  |   9|          2|    1|          2|
    |lpcore_lvt_stream_1_blk_n             |   9|          2|    1|          2|
    |lpcore_output_event_stream_1_blk_n    |   9|          2|    1|          2|
    |rand_time_V_1_reg_164                 |   9|          2|    8|         16|
    |ret_V_4_reg_176                       |   9|          2|    2|          4|
    |state_buffer_input_stream_blk_n       |   9|          2|    1|          2|
    |this_prng_generators_address0         |  20|          4|    4|         16|
    |this_prng_generators_d0               |  14|          3|    8|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 128|         27|   29|         78|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln24_reg_495        |   1|   0|    1|          0|
    |ap_CS_fsm               |   5|   0|    5|          0|
    |idx_reg_489             |  17|   0|   17|          0|
    |rand_time_V_1_reg_164   |   8|   0|    8|          0|
    |ret_V_4_reg_176         |   2|   0|    2|          0|
    |this_state_V_1_reg_504  |   4|   0|    4|          0|
    |this_state_V_reg_499    |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  41|   0|   41|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|this_prng_generators_address0                  |  out|    4|   ap_memory|            this_prng_generators|         array|
|this_prng_generators_ce0                       |  out|    1|   ap_memory|            this_prng_generators|         array|
|this_prng_generators_we0                       |  out|    1|   ap_memory|            this_prng_generators|         array|
|this_prng_generators_d0                        |  out|    8|   ap_memory|            this_prng_generators|         array|
|this_prng_generators_q0                        |   in|    8|   ap_memory|            this_prng_generators|         array|
|p_read1                                        |   in|   32|     ap_none|                         p_read1|        scalar|
|p_read2                                        |   in|   16|     ap_none|                         p_read2|        scalar|
|p_read3                                        |   in|    1|     ap_none|                         p_read3|        scalar|
|p_read4                                        |   in|   16|     ap_none|                         p_read4|        scalar|
|p_read6                                        |   in|   32|     ap_none|                         p_read6|        scalar|
|state_buffer_input_stream_din                  |  out|   80|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_num_data_valid       |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_fifo_cap             |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_full_n               |   in|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_write                |  out|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|lpcore_lvt_stream_1_din                        |  out|   48|     ap_fifo|             lpcore_lvt_stream_1|       pointer|
|lpcore_lvt_stream_1_num_data_valid             |   in|    2|     ap_fifo|             lpcore_lvt_stream_1|       pointer|
|lpcore_lvt_stream_1_fifo_cap                   |   in|    2|     ap_fifo|             lpcore_lvt_stream_1|       pointer|
|lpcore_lvt_stream_1_full_n                     |   in|    1|     ap_fifo|             lpcore_lvt_stream_1|       pointer|
|lpcore_lvt_stream_1_write                      |  out|    1|     ap_fifo|             lpcore_lvt_stream_1|       pointer|
|lpcore_output_event_stream_1_din               |  out|  129|     ap_fifo|    lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_num_data_valid    |   in|    2|     ap_fifo|    lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_fifo_cap          |   in|    2|     ap_fifo|    lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_full_n            |   in|    1|     ap_fifo|    lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_write             |  out|    1|     ap_fifo|    lpcore_output_event_stream_1|       pointer|
|cancellation_unit_input_stream_din             |  out|  129|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_num_data_valid  |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_fifo_cap        |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_full_n          |   in|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_write           |  out|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+

