
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 12)  (251 540)  (251 540)  routing T_5_33.span4_horz_r_13 <X> T_5_33.lc_trk_g1_5
 (7 12)  (253 540)  (253 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (254 540)  (254 540)  routing T_5_33.span4_horz_r_13 <X> T_5_33.lc_trk_g1_5


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (4 11)  (832 538)  (832 538)  routing T_16_33.span12_vert_18 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span12_vert_18 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2


IO_Tile_21_33

 (13 1)  (1125 529)  (1125 529)  routing T_21_33.span4_vert_1 <X> T_21_33.span4_horz_r_0
 (14 1)  (1126 529)  (1126 529)  routing T_21_33.span4_vert_1 <X> T_21_33.span4_horz_r_0
 (13 13)  (1125 541)  (1125 541)  routing T_21_33.span4_vert_19 <X> T_21_33.span4_horz_r_3
 (14 13)  (1126 541)  (1126 541)  routing T_21_33.span4_vert_19 <X> T_21_33.span4_horz_r_3


IO_Tile_25_33

 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_horz_l_12 <X> T_25_33.span4_horz_r_0
 (14 13)  (1342 541)  (1342 541)  routing T_25_33.span4_horz_l_15 <X> T_25_33.span4_horz_r_3


IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (5 1)  (1419 529)  (1419 529)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 6)  (1473 535)  (1473 535)  routing T_28_33.span4_horz_r_15 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1476 535)  (1476 535)  routing T_28_33.span4_horz_r_15 <X> T_28_33.lc_trk_g0_7
 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1530 540)  (1530 540)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g1_5


IO_Tile_30_33

 (11 2)  (1597 531)  (1597 531)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_l_13
 (12 2)  (1598 531)  (1598 531)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_l_13


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (14 7)  (1708 534)  (1708 534)  routing T_32_33.span4_horz_l_14 <X> T_32_33.span4_horz_r_2


LogicTile_6_32

 (19 7)  (307 519)  (307 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_21_32

 (19 1)  (1109 513)  (1109 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_30_32

 (19 7)  (1583 519)  (1583 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (4 2)  (1730 498)  (1730 498)  routing T_33_31.span4_vert_b_10 <X> T_33_31.lc_trk_g0_2
 (5 3)  (1731 499)  (1731 499)  routing T_33_31.span4_vert_b_10 <X> T_33_31.lc_trk_g0_2
 (7 3)  (1733 499)  (1733 499)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_2 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_16_30

 (3 14)  (819 494)  (819 494)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_v_t_22


LogicTile_21_30

 (6 10)  (1096 490)  (1096 490)  routing T_21_30.sp4_v_b_3 <X> T_21_30.sp4_v_t_43
 (5 11)  (1095 491)  (1095 491)  routing T_21_30.sp4_v_b_3 <X> T_21_30.sp4_v_t_43


RAM_Tile_25_30

 (3 12)  (1309 492)  (1309 492)  routing T_25_30.sp12_v_b_1 <X> T_25_30.sp12_h_r_1
 (3 13)  (1309 493)  (1309 493)  routing T_25_30.sp12_v_b_1 <X> T_25_30.sp12_h_r_1


LogicTile_28_30

 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_0 <X> T_28_30.sp4_v_t_37
 (19 14)  (1475 494)  (1475 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_31_30

 (12 3)  (1630 483)  (1630 483)  routing T_31_30.sp4_h_l_39 <X> T_31_30.sp4_v_t_39


LogicTile_32_30

 (3 0)  (1675 480)  (1675 480)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 1)  (1675 481)  (1675 481)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0


IO_Tile_33_30

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_21_29

 (19 3)  (1109 467)  (1109 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_28_29

 (19 0)  (1475 464)  (1475 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_horz_43 <X> T_0_27.lc_trk_g1_3
 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_43 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_horz_43 <X> T_0_27.lc_trk_g1_3
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (8 11)  (9 443)  (9 443)  routing T_0_27.span4_horz_43 <X> T_0_27.lc_trk_g1_3
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 444)  (13 444)  routing T_0_27.span4_horz_36 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_horz_36 <X> T_0_27.lc_trk_g1_4
 (6 13)  (11 445)  (11 445)  routing T_0_27.span4_horz_36 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (8 2)  (26 434)  (26 434)  routing T_1_27.sp4_h_r_5 <X> T_1_27.sp4_h_l_36
 (10 2)  (28 434)  (28 434)  routing T_1_27.sp4_h_r_5 <X> T_1_27.sp4_h_l_36
 (4 11)  (22 443)  (22 443)  routing T_1_27.sp4_v_b_1 <X> T_1_27.sp4_h_l_43


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0


LogicTile_5_27

 (12 6)  (246 438)  (246 438)  routing T_5_27.sp4_v_b_5 <X> T_5_27.sp4_h_l_40


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_1_26

 (19 1)  (37 417)  (37 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_5_26

 (19 5)  (253 421)  (253 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_6_26

 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_v_b_1 <X> T_6_26.sp12_v_t_22


LogicTile_30_26

 (3 14)  (1567 430)  (1567 430)  routing T_30_26.sp12_v_b_1 <X> T_30_26.sp12_v_t_22


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (4 12)  (766 412)  (766 412)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9
 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (40 10)  (856 410)  (856 410)  LC_5 Logic Functioning bit
 (42 10)  (858 410)  (858 410)  LC_5 Logic Functioning bit
 (52 10)  (868 410)  (868 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (38 11)  (854 411)  (854 411)  LC_5 Logic Functioning bit
 (41 11)  (857 411)  (857 411)  LC_5 Logic Functioning bit
 (43 11)  (859 411)  (859 411)  LC_5 Logic Functioning bit
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25



LogicTile_18_25

 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_l_23 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_14_23

 (3 0)  (711 368)  (711 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0
 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_22

 (4 4)  (550 356)  (550 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


RAM_Tile_8_21

 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0


LogicTile_12_21

 (2 0)  (602 336)  (602 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_21

 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_21

 (6 0)  (768 336)  (768 336)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_0
 (5 1)  (767 337)  (767 337)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_0
 (13 4)  (775 340)  (775 340)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_b_5
 (12 5)  (774 341)  (774 341)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_b_5


LogicTile_17_21

 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0


LogicTile_26_21

 (3 0)  (1351 336)  (1351 336)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_b_0
 (3 1)  (1351 337)  (1351 337)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_b_0


LogicTile_28_21

 (3 0)  (1459 336)  (1459 336)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_b_0
 (3 1)  (1459 337)  (1459 337)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_b_0


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 1)  (75 321)  (75 321)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_v_b_0


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_20

 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (18 1)  (618 321)  (618 321)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp12_v_b_11 <X> T_12_20.lc_trk_g3_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (40 14)  (640 334)  (640 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (47 14)  (647 334)  (647 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0


LogicTile_21_20

 (3 15)  (1093 335)  (1093 335)  routing T_21_20.sp12_h_l_22 <X> T_21_20.sp12_v_t_22


LogicTile_22_20

 (3 0)  (1147 320)  (1147 320)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0
 (3 1)  (1147 321)  (1147 321)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (2 0)  (398 304)  (398 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 12)  (557 316)  (557 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (13 12)  (559 316)  (559 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (12 13)  (558 317)  (558 317)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11


LogicTile_12_19

 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g0_6
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g1_3
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g1_3
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (48 7)  (648 311)  (648 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (19 10)  (619 314)  (619 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (47 14)  (647 318)  (647 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp12_v_b_12 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 13)  (659 317)  (659 317)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_v_b_9
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (694 318)  (694 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (52 14)  (706 318)  (706 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (2 8)  (710 312)  (710 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9


LogicTile_16_19

 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (13 4)  (829 308)  (829 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (12 5)  (828 309)  (828 309)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5


LogicTile_20_19

 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_21_19

 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


LogicTile_5_18

 (3 14)  (237 302)  (237 302)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22
 (3 15)  (237 303)  (237 303)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22


RAM_Tile_8_18

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_h_r_0
 (3 8)  (399 296)  (399 296)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_b_1
 (3 9)  (399 297)  (399 297)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_b_1


LogicTile_10_18

 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0


LogicTile_11_18

 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_3
 (14 10)  (560 298)  (560 298)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g2_4
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (15 11)  (561 299)  (561 299)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (46 11)  (592 299)  (592 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 299)  (597 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (14 1)  (614 289)  (614 289)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (615 294)  (615 294)  routing T_12_18.lft_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.lft_op_5 <X> T_12_18.lc_trk_g1_5
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (47 6)  (647 294)  (647 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (44 7)  (644 295)  (644 295)  LC_3 Logic Functioning bit
 (14 8)  (614 296)  (614 296)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp12_v_b_11 <X> T_12_18.lc_trk_g2_3
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (15 9)  (615 297)  (615 297)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (3 12)  (603 300)  (603 300)  routing T_12_18.sp12_v_b_1 <X> T_12_18.sp12_h_r_1
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (3 13)  (603 301)  (603 301)  routing T_12_18.sp12_v_b_1 <X> T_12_18.sp12_h_r_1
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_r_v_b_40 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 302)  (625 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g0_3
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g0_3
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (14 2)  (668 290)  (668 290)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (48 7)  (702 295)  (702 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_18

 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_1
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (46 3)  (754 291)  (754 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (722 292)  (722 292)  routing T_14_18.sp12_h_r_0 <X> T_14_18.lc_trk_g1_0
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_2
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (3 5)  (711 293)  (711 293)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_h_r_0
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp12_h_r_0 <X> T_14_18.lc_trk_g1_0
 (15 5)  (723 293)  (723 293)  routing T_14_18.sp12_h_r_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_2
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (46 5)  (754 293)  (754 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (722 294)  (722 294)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_r_v_b_37 <X> T_14_18.lc_trk_g2_5
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_15_18

 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g0_3
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g0_3
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.bot_op_3 <X> T_15_18.lc_trk_g1_3
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.bot_op_7 <X> T_15_18.lc_trk_g1_7
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 294)  (809 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (44 7)  (806 295)  (806 295)  LC_3 Logic Functioning bit
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g2_5
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.input_2_5
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (52 10)  (814 298)  (814 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 299)  (795 299)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.input_2_5
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (44 11)  (806 299)  (806 299)  LC_5 Logic Functioning bit
 (21 12)  (783 300)  (783 300)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (15 1)  (831 289)  (831 289)  routing T_16_18.sp4_v_t_5 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_v_t_5 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (15 2)  (831 290)  (831 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 290)  (834 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (15 5)  (831 293)  (831 293)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (47 8)  (863 296)  (863 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_v_b_42 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_v_b_42 <X> T_16_18.lc_trk_g2_2
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.input_2_4
 (35 9)  (851 297)  (851 297)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.input_2_4
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit


LogicTile_18_18

 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 290)  (968 290)  LC_1 Logic Functioning bit
 (42 2)  (970 290)  (970 290)  LC_1 Logic Functioning bit
 (47 2)  (975 290)  (975 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (968 291)  (968 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (8 5)  (936 293)  (936 293)  routing T_18_18.sp4_h_l_41 <X> T_18_18.sp4_v_b_4
 (9 5)  (937 293)  (937 293)  routing T_18_18.sp4_h_l_41 <X> T_18_18.sp4_v_b_4
 (16 6)  (944 294)  (944 294)  routing T_18_18.sp12_h_r_13 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (11 8)  (939 296)  (939 296)  routing T_18_18.sp4_h_l_39 <X> T_18_18.sp4_v_b_8
 (13 8)  (941 296)  (941 296)  routing T_18_18.sp4_h_l_39 <X> T_18_18.sp4_v_b_8
 (12 9)  (940 297)  (940 297)  routing T_18_18.sp4_h_l_39 <X> T_18_18.sp4_v_b_8
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (13 12)  (941 300)  (941 300)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_v_b_11
 (12 13)  (940 301)  (940 301)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_v_b_11
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 303)  (949 303)  routing T_18_18.sp4_r_v_b_47 <X> T_18_18.lc_trk_g3_7


LogicTile_19_18

 (5 6)  (987 294)  (987 294)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_h_l_38
 (6 8)  (988 296)  (988 296)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_v_b_6
 (4 12)  (986 300)  (986 300)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (5 13)  (987 301)  (987 301)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9


LogicTile_20_18

 (19 13)  (1055 301)  (1055 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_18

 (19 4)  (1163 292)  (1163 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_25_18

 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22


LogicTile_28_18

 (3 7)  (1459 295)  (1459 295)  routing T_28_18.sp12_h_l_23 <X> T_28_18.sp12_v_t_23


LogicTile_32_18

 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_v_t_23 <X> T_32_18.sp12_h_l_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


RAM_Tile_8_17

 (10 13)  (406 285)  (406 285)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_b_10


LogicTile_9_17

 (2 0)  (440 272)  (440 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_17

 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (44 1)  (590 273)  (590 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp12_h_l_12 <X> T_11_17.lc_trk_g1_7
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (44 9)  (590 281)  (590 281)  LC_4 Logic Functioning bit
 (51 9)  (597 281)  (597 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (598 281)  (598 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (44 15)  (590 287)  (590 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (51 2)  (651 274)  (651 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (46 3)  (646 275)  (646 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.bot_op_3 <X> T_12_17.lc_trk_g1_3
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (25 6)  (625 278)  (625 278)  routing T_12_17.sp4_v_b_6 <X> T_12_17.lc_trk_g1_6
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_v_b_6 <X> T_12_17.lc_trk_g1_6
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_v_b_46 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_v_b_46 <X> T_12_17.lc_trk_g2_6
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.input_2_6
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 285)  (633 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.input_2_6
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (25 14)  (625 286)  (625 286)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g3_6
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_17

 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (15 1)  (669 273)  (669 273)  routing T_13_17.bot_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_t_40
 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_t_40
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (44 11)  (698 283)  (698 283)  LC_5 Logic Functioning bit
 (8 12)  (662 284)  (662 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (9 12)  (663 284)  (663 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (10 13)  (664 285)  (664 285)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_b_10
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (47 0)  (755 272)  (755 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_r_v_b_32 <X> T_14_17.lc_trk_g0_3
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (15 6)  (723 278)  (723 278)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (726 279)  (726 279)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (14 15)  (722 287)  (722 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (3 0)  (765 272)  (765 272)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (765 273)  (765 273)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (5 2)  (767 274)  (767 274)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_l_37
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_l_37
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_v_t_9 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_v_t_9 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (15 4)  (777 276)  (777 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g1_3
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g1_3
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.bnr_op_5 <X> T_15_17.lc_trk_g1_5
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (18 7)  (780 279)  (780 279)  routing T_15_17.bnr_op_5 <X> T_15_17.lc_trk_g1_5
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (1 8)  (763 280)  (763 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (14 8)  (776 280)  (776 280)  routing T_15_17.rgt_op_0 <X> T_15_17.lc_trk_g2_0
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (47 8)  (809 280)  (809 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (1 9)  (763 281)  (763 281)  routing T_15_17.glb_netwk_4 <X> T_15_17.glb2local_1
 (15 9)  (777 281)  (777 281)  routing T_15_17.rgt_op_0 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (21 10)  (783 282)  (783 282)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (783 283)  (783 283)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g2_6
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_l_17 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (41 1)  (857 273)  (857 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (51 1)  (867 273)  (867 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 274)  (831 274)  routing T_16_17.bot_op_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp12_h_r_11 <X> T_16_17.lc_trk_g1_3
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (10 11)  (826 283)  (826 283)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_v_t_42
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 287)  (830 287)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g3_4
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_17_17

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (9 6)  (883 278)  (883 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_l_40
 (8 13)  (882 285)  (882 285)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_v_b_10
 (10 13)  (884 285)  (884 285)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_v_b_10


LogicTile_18_17

 (14 2)  (942 274)  (942 274)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (40 2)  (968 274)  (968 274)  LC_1 Logic Functioning bit
 (51 2)  (979 274)  (979 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_v_b_22 <X> T_18_17.lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.sp4_v_b_22 <X> T_18_17.lc_trk_g0_6
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_1
 (34 3)  (962 275)  (962 275)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (15 4)  (943 276)  (943 276)  routing T_18_17.sp4_v_b_17 <X> T_18_17.lc_trk_g1_1
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_v_b_17 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp12_h_r_16 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp12_h_r_16 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (9 6)  (937 278)  (937 278)  routing T_18_17.sp4_v_b_4 <X> T_18_17.sp4_h_l_41
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp4_v_b_21 <X> T_18_17.lc_trk_g1_5
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_v_b_21 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 279)  (951 279)  routing T_18_17.sp4_v_b_22 <X> T_18_17.lc_trk_g1_6
 (24 7)  (952 279)  (952 279)  routing T_18_17.sp4_v_b_22 <X> T_18_17.lc_trk_g1_6
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 282)  (963 282)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_5
 (40 10)  (968 282)  (968 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (42 10)  (970 282)  (970 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (47 10)  (975 282)  (975 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (962 283)  (962 283)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_5
 (35 11)  (963 283)  (963 283)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_5
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (14 12)  (942 284)  (942 284)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g3_0
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (942 285)  (942 285)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g3_0
 (15 13)  (943 285)  (943 285)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g3_0
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 286)  (963 286)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_7
 (40 14)  (968 286)  (968 286)  LC_7 Logic Functioning bit
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (42 14)  (970 286)  (970 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (47 14)  (975 286)  (975 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 287)  (962 287)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_7
 (35 15)  (963 287)  (963 287)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_7
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g0_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (10 15)  (992 287)  (992 287)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_t_47
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_r_v_b_45 <X> T_19_17.lc_trk_g3_5
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (48 15)  (1030 287)  (1030 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_17

 (19 2)  (1163 274)  (1163 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (2 14)  (1350 286)  (1350 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (3 9)  (1513 281)  (1513 281)  routing T_29_17.sp12_h_l_22 <X> T_29_17.sp12_v_b_1
 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (5 2)  (12 258)  (12 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (9 259)  (9 259)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_7_16

 (26 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (37 8)  (379 264)  (379 264)  LC_4 Logic Functioning bit
 (39 8)  (381 264)  (381 264)  LC_4 Logic Functioning bit
 (40 8)  (382 264)  (382 264)  LC_4 Logic Functioning bit
 (42 8)  (384 264)  (384 264)  LC_4 Logic Functioning bit
 (48 8)  (390 264)  (390 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (368 265)  (368 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 265)  (369 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 265)  (370 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (41 9)  (383 265)  (383 265)  LC_4 Logic Functioning bit
 (43 9)  (385 265)  (385 265)  LC_4 Logic Functioning bit
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_11_16

 (12 0)  (558 256)  (558 256)  routing T_11_16.sp4_v_t_39 <X> T_11_16.sp4_h_r_2
 (25 0)  (571 256)  (571 256)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g0_2
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (15 3)  (561 259)  (561 259)  routing T_11_16.bot_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (44 3)  (590 259)  (590 259)  LC_1 Logic Functioning bit
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (14 5)  (560 261)  (560 261)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g1_0
 (15 5)  (561 261)  (561 261)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (44 5)  (590 261)  (590 261)  LC_2 Logic Functioning bit
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 262)  (581 262)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_3
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (14 7)  (560 263)  (560 263)  routing T_11_16.top_op_4 <X> T_11_16.lc_trk_g1_4
 (15 7)  (561 263)  (561 263)  routing T_11_16.top_op_4 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (567 263)  (567 263)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_3
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g2_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (46 9)  (592 265)  (592 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 265)  (594 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g2_5
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (44 11)  (590 267)  (590 267)  LC_5 Logic Functioning bit
 (46 11)  (592 267)  (592 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 267)  (597 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (560 268)  (560 268)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g3_0
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.input_2_6
 (52 13)  (598 269)  (598 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (42 14)  (588 270)  (588 270)  LC_7 Logic Functioning bit
 (50 14)  (596 270)  (596 270)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit
 (48 15)  (594 271)  (594 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_16

 (25 0)  (625 256)  (625 256)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g0_2
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g0_2
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 258)  (615 258)  routing T_12_16.bot_op_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (621 258)  (621 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 258)  (623 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (21 3)  (621 259)  (621 259)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (15 4)  (615 260)  (615 260)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 260)  (618 260)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g1_1
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (34 5)  (634 261)  (634 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (15 6)  (615 262)  (615 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (48 9)  (648 265)  (648 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g2_5
 (21 10)  (621 266)  (621 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (52 11)  (652 267)  (652 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 13)  (614 269)  (614 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (15 13)  (615 269)  (615 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g3_5
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g3_7
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (14 15)  (614 271)  (614 271)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g3_4
 (15 15)  (615 271)  (615 271)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (621 271)  (621 271)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g3_7
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 271)  (635 271)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.input_2_0
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.input_2_0
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (44 1)  (698 257)  (698 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g0_5
 (25 2)  (679 258)  (679 258)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g0_6
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (48 2)  (702 258)  (702 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (44 3)  (698 259)  (698 259)  LC_1 Logic Functioning bit
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (34 5)  (688 261)  (688 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g1_7
 (15 7)  (669 263)  (669 263)  routing T_13_16.bot_op_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (21 8)  (675 264)  (675 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (25 8)  (679 264)  (679 264)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g2_2
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (675 266)  (675 266)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 266)  (677 266)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_5
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (51 10)  (705 266)  (705 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_r_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (675 267)  (675 267)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g2_7
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_5
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (52 14)  (706 270)  (706 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit
 (44 15)  (698 271)  (698 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (733 258)  (733 258)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g0_6
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (14 6)  (722 262)  (722 262)  routing T_14_16.bnr_op_4 <X> T_14_16.lc_trk_g1_4
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.bnr_op_5 <X> T_14_16.lc_trk_g1_5
 (25 6)  (733 262)  (733 262)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 263)  (722 263)  routing T_14_16.bnr_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (726 263)  (726 263)  routing T_14_16.bnr_op_5 <X> T_14_16.lc_trk_g1_5
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (1 8)  (709 264)  (709 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (722 264)  (722 264)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (1 9)  (709 265)  (709 265)  routing T_14_16.glb_netwk_4 <X> T_14_16.glb2local_1
 (15 9)  (723 265)  (723 265)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (14 10)  (722 266)  (722 266)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g2_4
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 267)  (723 267)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (14 12)  (722 268)  (722 268)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (21 12)  (729 268)  (729 268)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.rgt_op_2 <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (12 13)  (720 269)  (720 269)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_b_11
 (15 13)  (723 269)  (723 269)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.rgt_op_2 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (50 14)  (758 270)  (758 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 270)  (759 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (53 15)  (761 271)  (761 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_16

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.bot_op_3 <X> T_15_16.lc_trk_g0_3
 (25 0)  (787 256)  (787 256)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g0_2
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (46 0)  (808 256)  (808 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (810 256)  (810 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (815 256)  (815 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_1
 (34 3)  (796 259)  (796 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (815 260)  (815 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (48 5)  (810 261)  (810 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (777 262)  (777 262)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (46 6)  (808 262)  (808 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (777 263)  (777 263)  routing T_15_16.bot_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (1 8)  (763 264)  (763 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (25 8)  (787 264)  (787 264)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g2_2
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (1 9)  (763 265)  (763 265)  routing T_15_16.glb_netwk_4 <X> T_15_16.glb2local_1
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 266)  (797 266)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_5
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 267)  (796 267)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_5
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 269)  (780 269)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (15 14)  (777 270)  (777 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (21 14)  (783 270)  (783 270)  routing T_15_16.sp12_v_b_7 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.sp12_v_b_7 <X> T_15_16.lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_7
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp12_v_b_7 <X> T_15_16.lc_trk_g3_7
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (21 0)  (837 256)  (837 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (14 1)  (830 257)  (830 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (830 260)  (830 260)  routing T_16_16.sp4_v_b_8 <X> T_16_16.lc_trk_g1_0
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 260)  (851 260)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_2
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp4_v_b_8 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp4_v_b_8 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_2
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (15 6)  (831 262)  (831 262)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (48 6)  (864 262)  (864 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (2 8)  (818 264)  (818 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 10)  (830 266)  (830 266)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.bnl_op_5 <X> T_16_16.lc_trk_g2_5
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (51 10)  (867 266)  (867 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 267)  (830 267)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.bnl_op_5 <X> T_16_16.lc_trk_g2_5
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (51 11)  (867 267)  (867 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (46 12)  (862 268)  (862 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (831 269)  (831 269)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 270)  (844 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (40 14)  (856 270)  (856 270)  LC_7 Logic Functioning bit
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (51 15)  (867 271)  (867 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_16

 (19 0)  (893 256)  (893 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.sp4_r_v_b_30 <X> T_18_16.lc_trk_g0_6
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 259)  (959 259)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (44 3)  (972 259)  (972 259)  LC_1 Logic Functioning bit
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g2_1
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 266)  (951 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (44 13)  (972 269)  (972 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (15 0)  (997 256)  (997 256)  routing T_19_16.lft_op_1 <X> T_19_16.lc_trk_g0_1
 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 256)  (1000 256)  routing T_19_16.lft_op_1 <X> T_19_16.lc_trk_g0_1
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (48 4)  (1030 260)  (1030 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1033 260)  (1033 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (48 5)  (1030 261)  (1030 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1035 261)  (1035 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (1 6)  (983 262)  (983 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g1_6
 (1 7)  (983 263)  (983 263)  routing T_19_16.glb_netwk_4 <X> T_19_16.glb2local_0
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g1_6
 (4 12)  (986 268)  (986 268)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (5 13)  (987 269)  (987 269)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (13 8)  (1049 264)  (1049 264)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_8


LogicTile_21_16

 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_10_15

 (19 2)  (511 242)  (511 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 240)  (577 240)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 240)  (581 240)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_0
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (14 1)  (560 241)  (560 241)  routing T_11_15.top_op_0 <X> T_11_15.lc_trk_g0_0
 (15 1)  (561 241)  (561 241)  routing T_11_15.top_op_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (564 241)  (564 241)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g0_1
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 241)  (579 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_0
 (35 1)  (581 241)  (581 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_0
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (15 2)  (561 242)  (561 242)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g0_5
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 242)  (570 242)  routing T_11_15.top_op_7 <X> T_11_15.lc_trk_g0_7
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (40 2)  (586 242)  (586 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (46 2)  (592 242)  (592 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 242)  (596 242)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 243)  (564 243)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g0_5
 (21 3)  (567 243)  (567 243)  routing T_11_15.top_op_7 <X> T_11_15.lc_trk_g0_7
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0
 (25 4)  (571 244)  (571 244)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g1_2
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 244)  (581 244)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_2
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (14 5)  (560 245)  (560 245)  routing T_11_15.sp12_h_r_16 <X> T_11_15.lc_trk_g1_0
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp12_h_r_16 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 245)  (569 245)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g1_2
 (24 5)  (570 245)  (570 245)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g1_2
 (25 5)  (571 245)  (571 245)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g1_2
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 245)  (579 245)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_2
 (34 5)  (580 245)  (580 245)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_2
 (35 5)  (581 245)  (581 245)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (15 6)  (561 246)  (561 246)  routing T_11_15.bot_op_5 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (571 248)  (571 248)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g2_2
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_r_v_b_33 <X> T_11_15.lc_trk_g2_1
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (15 10)  (561 250)  (561 250)  routing T_11_15.tnr_op_5 <X> T_11_15.lc_trk_g2_5
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (43 12)  (589 252)  (589 252)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 254)  (560 254)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g3_4
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 254)  (570 254)  routing T_11_15.tnr_op_7 <X> T_11_15.lc_trk_g3_7
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 240)  (631 240)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (52 0)  (652 240)  (652 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (51 1)  (651 241)  (651 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 242)  (618 242)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g0_5
 (25 2)  (625 242)  (625 242)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g0_6
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g0_6
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (14 4)  (614 244)  (614 244)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g1_0
 (15 4)  (615 244)  (615 244)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 244)  (652 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (14 7)  (614 247)  (614 247)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g1_4
 (15 7)  (615 247)  (615 247)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.input_2_3
 (16 8)  (616 248)  (616 248)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (50 8)  (650 248)  (650 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (618 249)  (618 249)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g2_2
 (25 9)  (625 249)  (625 249)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g2_2
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 250)  (635 250)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.input_2_5
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (51 10)  (651 250)  (651 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (614 251)  (614 251)  routing T_12_15.tnl_op_4 <X> T_12_15.lc_trk_g2_4
 (15 11)  (615 251)  (615 251)  routing T_12_15.tnl_op_4 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (15 12)  (615 252)  (615 252)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (625 252)  (625 252)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g3_2
 (14 13)  (614 253)  (614 253)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g3_0
 (15 13)  (615 253)  (615 253)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 253)  (618 253)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g3_1
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.tnl_op_6 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.tnl_op_6 <X> T_12_15.lc_trk_g3_6


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (668 241)  (668 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_v_t_39
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_v_t_39
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g1_2
 (1 6)  (655 246)  (655 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (655 247)  (655 247)  routing T_13_15.glb_netwk_4 <X> T_13_15.glb2local_0
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp12_h_r_12 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (53 9)  (707 249)  (707 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (665 250)  (665 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (13 10)  (667 250)  (667 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (666 251)  (666 251)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g3_1
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 253)  (668 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g3_1
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (51 13)  (705 253)  (705 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_14_15

 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_0
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_0
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 242)  (722 242)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (15 2)  (723 242)  (723 242)  routing T_14_15.bot_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (8 3)  (716 243)  (716 243)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_v_t_36
 (10 3)  (718 243)  (718 243)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_v_t_36
 (15 3)  (723 243)  (723 243)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (53 3)  (761 243)  (761 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (10 4)  (718 244)  (718 244)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_h_r_4
 (12 4)  (720 244)  (720 244)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_h_r_5
 (13 4)  (721 244)  (721 244)  routing T_14_15.sp4_v_t_40 <X> T_14_15.sp4_v_b_5
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (719 245)  (719 245)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_h_r_5
 (13 5)  (721 245)  (721 245)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_h_r_5
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 247)  (729 247)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g1_7
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (5 8)  (713 248)  (713 248)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_h_r_6
 (14 8)  (722 248)  (722 248)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g2_0
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (729 248)  (729 248)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (6 9)  (714 249)  (714 249)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_h_r_6
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (726 249)  (726 249)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (21 9)  (729 249)  (729 249)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.tnr_op_2 <X> T_14_15.lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 249)  (743 249)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (15 10)  (723 250)  (723 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.tnl_op_7 <X> T_14_15.lc_trk_g2_7
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (729 251)  (729 251)  routing T_14_15.tnl_op_7 <X> T_14_15.lc_trk_g2_7
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (5 12)  (713 252)  (713 252)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_9
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.tnr_op_3 <X> T_14_15.lc_trk_g3_3
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (714 253)  (714 253)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_9
 (15 13)  (723 253)  (723 253)  routing T_14_15.tnr_op_0 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 254)  (729 254)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 254)  (732 254)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g3_7


LogicTile_15_15

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g0_2
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (787 242)  (787 242)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g0_6
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (15 3)  (777 243)  (777 243)  routing T_15_15.bot_op_4 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.input_2_1
 (15 4)  (777 244)  (777 244)  routing T_15_15.sp4_h_l_4 <X> T_15_15.lc_trk_g1_1
 (16 4)  (778 244)  (778 244)  routing T_15_15.sp4_h_l_4 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.sp4_h_l_4 <X> T_15_15.lc_trk_g1_1
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (14 5)  (776 245)  (776 245)  routing T_15_15.top_op_0 <X> T_15_15.lc_trk_g1_0
 (15 5)  (777 245)  (777 245)  routing T_15_15.top_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (780 245)  (780 245)  routing T_15_15.sp4_h_l_4 <X> T_15_15.lc_trk_g1_1
 (21 5)  (783 245)  (783 245)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (1 8)  (763 248)  (763 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (777 248)  (777 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (814 248)  (814 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (1 9)  (763 249)  (763 249)  routing T_15_15.glb_netwk_4 <X> T_15_15.glb2local_1
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (13 10)  (775 250)  (775 250)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_45
 (15 10)  (777 250)  (777 250)  routing T_15_15.tnr_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.tnr_op_7 <X> T_15_15.lc_trk_g2_7
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (46 10)  (808 250)  (808 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (774 251)  (774 251)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_45
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.tnr_op_6 <X> T_15_15.lc_trk_g2_6
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 251)  (796 251)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_5
 (35 11)  (797 251)  (797 251)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_5
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (46 11)  (808 251)  (808 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (783 252)  (783 252)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 252)  (787 252)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g3_2
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (40 12)  (802 252)  (802 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g3_2
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (14 14)  (776 254)  (776 254)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g3_4
 (15 14)  (777 254)  (777 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (25 14)  (787 254)  (787 254)  routing T_15_15.sp4_v_b_30 <X> T_15_15.lc_trk_g3_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (50 14)  (812 254)  (812 254)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp4_v_b_30 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (40 15)  (802 255)  (802 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (10 0)  (826 240)  (826 240)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_r_1
 (14 0)  (830 240)  (830 240)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g0_0
 (25 0)  (841 240)  (841 240)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g0_2
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (40 0)  (856 240)  (856 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (10 2)  (826 242)  (826 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 242)  (834 242)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g0_5
 (25 2)  (841 242)  (841 242)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g0_6
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_r_v_b_28 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (15 4)  (831 244)  (831 244)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (16 4)  (832 244)  (832 244)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (19 4)  (835 244)  (835 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (12 5)  (828 245)  (828 245)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_b_5
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (14 6)  (830 246)  (830 246)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (15 6)  (831 246)  (831 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (15 7)  (831 247)  (831 247)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.bot_op_6 <X> T_16_15.lc_trk_g1_6
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (2 8)  (818 248)  (818 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (831 248)  (831 248)  routing T_16_15.sp4_h_r_33 <X> T_16_15.lc_trk_g2_1
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_h_r_33 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 248)  (834 248)  routing T_16_15.sp4_h_r_33 <X> T_16_15.lc_trk_g2_1
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (46 8)  (862 248)  (862 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 249)  (830 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (15 10)  (831 250)  (831 250)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (46 10)  (862 250)  (862 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (834 251)  (834 251)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (24 11)  (840 251)  (840 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.tnl_op_3 <X> T_16_15.lc_trk_g3_3
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (14 13)  (830 253)  (830 253)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g3_0
 (15 13)  (831 253)  (831 253)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (837 253)  (837 253)  routing T_16_15.tnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g3_2
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 254)  (827 254)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46
 (13 14)  (829 254)  (829 254)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46
 (21 14)  (837 254)  (837 254)  routing T_16_15.bnl_op_7 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (50 14)  (866 254)  (866 254)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (828 255)  (828 255)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46
 (21 15)  (837 255)  (837 255)  routing T_16_15.bnl_op_7 <X> T_16_15.lc_trk_g3_7
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 240)  (909 240)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_0
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (46 0)  (920 240)  (920 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (922 240)  (922 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (927 240)  (927 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 241)  (907 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_0
 (35 1)  (909 241)  (909 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (47 1)  (921 241)  (921 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 242)  (882 242)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_36
 (15 10)  (889 250)  (889 250)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (899 250)  (899 250)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g2_6
 (18 11)  (892 251)  (892 251)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g2_6
 (14 12)  (888 252)  (888 252)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g3_0
 (15 12)  (889 252)  (889 252)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g3_1
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g3_1
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g3_1
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 242)  (942 242)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (15 3)  (943 243)  (943 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (16 3)  (944 243)  (944 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (15 4)  (943 244)  (943 244)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g1_1
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (946 245)  (946 245)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g1_1
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 247)  (952 247)  routing T_18_15.top_op_6 <X> T_18_15.lc_trk_g1_6
 (25 7)  (953 247)  (953 247)  routing T_18_15.top_op_6 <X> T_18_15.lc_trk_g1_6
 (15 8)  (943 248)  (943 248)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g2_1
 (16 8)  (944 248)  (944 248)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g2_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 252)  (963 252)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.input_2_6
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (42 12)  (970 252)  (970 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (46 13)  (974 253)  (974 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (979 253)  (979 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_15

 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 241)  (1006 241)  routing T_19_15.top_op_2 <X> T_19_15.lc_trk_g0_2
 (25 1)  (1007 241)  (1007 241)  routing T_19_15.top_op_2 <X> T_19_15.lc_trk_g0_2
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (986 244)  (986 244)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_b_3
 (6 4)  (988 244)  (988 244)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_b_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 244)  (1005 244)  routing T_19_15.sp12_h_r_11 <X> T_19_15.lc_trk_g1_3
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (5 5)  (987 245)  (987 245)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_b_3
 (21 6)  (1003 246)  (1003 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (24 6)  (1006 246)  (1006 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (11 8)  (993 248)  (993 248)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_8
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_7
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 4)  (1042 244)  (1042 244)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_v_b_3
 (5 5)  (1041 245)  (1041 245)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_v_b_3
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_1


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 14)  (1152 254)  (1152 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (10 14)  (1154 254)  (1154 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47


LogicTile_23_15

 (8 1)  (1206 241)  (1206 241)  routing T_23_15.sp4_h_r_1 <X> T_23_15.sp4_v_b_1


LogicTile_24_15

 (19 13)  (1271 253)  (1271 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_1_14

 (3 14)  (21 238)  (21 238)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_t_22
 (3 15)  (21 239)  (21 239)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_t_22


LogicTile_6_14

 (3 14)  (291 238)  (291 238)  routing T_6_14.sp12_h_r_1 <X> T_6_14.sp12_v_t_22
 (3 15)  (291 239)  (291 239)  routing T_6_14.sp12_h_r_1 <X> T_6_14.sp12_v_t_22


LogicTile_11_14

 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.top_op_2 <X> T_11_14.lc_trk_g0_2
 (25 1)  (571 225)  (571 225)  routing T_11_14.top_op_2 <X> T_11_14.lc_trk_g0_2
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (47 2)  (593 226)  (593 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (44 3)  (590 227)  (590 227)  LC_1 Logic Functioning bit
 (10 8)  (556 232)  (556 232)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_h_r_7
 (14 8)  (560 232)  (560 232)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (14 9)  (560 233)  (560 233)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_v_t_21 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (25 10)  (571 234)  (571 234)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 234)  (586 234)  LC_5 Logic Functioning bit
 (42 10)  (588 234)  (588 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 235)  (569 235)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (53 11)  (599 235)  (599 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g3_1
 (15 13)  (561 237)  (561 237)  routing T_11_14.tnr_op_0 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (40 2)  (640 226)  (640 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (15 8)  (615 232)  (615 232)  routing T_12_14.tnr_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (14 12)  (614 236)  (614 236)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (14 13)  (614 237)  (614 237)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5


LogicTile_13_14

 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (44 7)  (698 231)  (698 231)  LC_3 Logic Functioning bit
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp12_v_b_18 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp12_v_b_18 <X> T_13_14.lc_trk_g2_2
 (3 10)  (657 234)  (657 234)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_h_l_22
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (21 11)  (675 235)  (675 235)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_14

 (15 0)  (723 224)  (723 224)  routing T_14_14.bot_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g0_2
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (40 2)  (748 226)  (748 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (50 2)  (758 226)  (758 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 227)  (723 227)  routing T_14_14.bot_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.bot_op_6 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (51 3)  (759 227)  (759 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 228)  (743 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_2
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (40 4)  (748 228)  (748 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (15 5)  (723 229)  (723 229)  routing T_14_14.bot_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (48 5)  (756 229)  (756 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (723 230)  (723 230)  routing T_14_14.bot_op_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (729 232)  (729 232)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 232)  (731 232)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (12 9)  (720 233)  (720 233)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_v_b_8
 (21 9)  (729 233)  (729 233)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (15 10)  (723 234)  (723 234)  routing T_14_14.tnr_op_5 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 235)  (723 235)  routing T_14_14.tnr_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (720 237)  (720 237)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_v_b_11
 (15 13)  (723 237)  (723 237)  routing T_14_14.tnr_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_r_v_b_43 <X> T_14_14.lc_trk_g3_3
 (15 14)  (723 238)  (723 238)  routing T_14_14.tnr_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.tnr_op_7 <X> T_14_14.lc_trk_g3_7
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_r_v_b_44 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnr_op_6 <X> T_14_14.lc_trk_g3_6
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (53 15)  (761 239)  (761 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (14 1)  (776 225)  (776 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (15 1)  (777 225)  (777 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (780 225)  (780 225)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 226)  (780 226)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g0_5
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g0_7
 (25 2)  (787 226)  (787 226)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g0_6
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (48 2)  (810 226)  (810 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 226)  (813 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (776 227)  (776 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (783 227)  (783 227)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g0_7
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (48 3)  (810 227)  (810 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (813 227)  (813 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (815 227)  (815 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (18 5)  (780 229)  (780 229)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (46 6)  (808 230)  (808 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 230)  (809 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (810 230)  (810 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (815 230)  (815 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (780 231)  (780 231)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.sp4_r_v_b_30 <X> T_15_14.lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_v_b_24 <X> T_15_14.lc_trk_g2_0
 (21 8)  (783 232)  (783 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_v_b_24 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (783 233)  (783 233)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.tnr_op_7 <X> T_15_14.lc_trk_g2_7
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.input_2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (40 10)  (802 234)  (802 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (46 10)  (808 234)  (808 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (814 234)  (814 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (48 11)  (810 235)  (810 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (813 235)  (813 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g3_3
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (15 15)  (777 239)  (777 239)  routing T_15_14.sp4_v_t_33 <X> T_15_14.lc_trk_g3_4
 (16 15)  (778 239)  (778 239)  routing T_15_14.sp4_v_t_33 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (21 1)  (837 225)  (837 225)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (51 1)  (867 225)  (867 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (5 10)  (821 234)  (821 234)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_l_43
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (6 11)  (822 235)  (822 235)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_l_43
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 236)  (851 236)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_6
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 237)  (849 237)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_6
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (46 13)  (862 237)  (862 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 239)  (840 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (13 0)  (887 224)  (887 224)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_2
 (12 1)  (886 225)  (886 225)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_2


LogicTile_18_14

 (16 2)  (944 226)  (944 226)  routing T_18_14.sp12_h_l_18 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp12_h_l_18 <X> T_18_14.lc_trk_g0_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp12_h_l_18 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (19 6)  (947 230)  (947 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 230)  (963 230)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.input_2_3
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (40 6)  (968 230)  (968 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (42 6)  (970 230)  (970 230)  LC_3 Logic Functioning bit
 (18 7)  (946 231)  (946 231)  routing T_18_14.sp12_h_l_18 <X> T_18_14.lc_trk_g1_5
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 231)  (960 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (949 232)  (949 232)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g2_3
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g2_3
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (40 8)  (968 232)  (968 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 233)  (942 233)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (946 233)  (946 233)  routing T_18_14.sp4_r_v_b_33 <X> T_18_14.lc_trk_g2_1
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (48 9)  (976 233)  (976 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 11)  (939 235)  (939 235)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_45
 (15 11)  (943 235)  (943 235)  routing T_18_14.tnr_op_4 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (13 12)  (941 236)  (941 236)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_b_11
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.tnr_op_3 <X> T_18_14.lc_trk_g3_3
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 236)  (963 236)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (40 12)  (968 236)  (968 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (3 13)  (931 237)  (931 237)  routing T_18_14.sp12_h_l_22 <X> T_18_14.sp12_h_r_1
 (12 13)  (940 237)  (940 237)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_b_11
 (14 13)  (942 237)  (942 237)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g3_0
 (15 13)  (943 237)  (943 237)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (15 14)  (943 238)  (943 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (40 14)  (968 238)  (968 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (50 14)  (978 238)  (978 238)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (980 238)  (980 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp12_v_b_20 <X> T_18_14.lc_trk_g3_4
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp12_v_b_20 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1003 225)  (1003 225)  routing T_19_14.sp4_r_v_b_32 <X> T_19_14.lc_trk_g0_3
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 225)  (1005 225)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g0_2
 (24 1)  (1006 225)  (1006 225)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g0_2
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 228)  (993 228)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_v_b_5
 (13 4)  (995 228)  (995 228)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_v_b_5
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g1_3
 (24 4)  (1006 228)  (1006 228)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g1_3
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 229)  (1003 229)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g1_3
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (40 5)  (1022 229)  (1022 229)  LC_2 Logic Functioning bit
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 231)  (1019 231)  LC_3 Logic Functioning bit
 (39 7)  (1021 231)  (1021 231)  LC_3 Logic Functioning bit
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (3 9)  (1039 233)  (1039 233)  routing T_20_14.sp12_h_l_22 <X> T_20_14.sp12_v_b_1


LogicTile_22_14

 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 6)  (1170 230)  (1170 230)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 230)  (1174 230)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (41 6)  (1185 230)  (1185 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (48 6)  (1192 230)  (1192 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 231)  (1174 231)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 231)  (1175 231)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (39 7)  (1183 231)  (1183 231)  LC_3 Logic Functioning bit
 (40 7)  (1184 231)  (1184 231)  LC_3 Logic Functioning bit
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (42 7)  (1186 231)  (1186 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (47 7)  (1191 231)  (1191 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1195 231)  (1195 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (1 8)  (1145 232)  (1145 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (1145 233)  (1145 233)  routing T_22_14.glb_netwk_4 <X> T_22_14.glb2local_1
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (25 10)  (1169 234)  (1169 234)  routing T_22_14.rgt_op_6 <X> T_22_14.lc_trk_g2_6
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 235)  (1168 235)  routing T_22_14.rgt_op_6 <X> T_22_14.lc_trk_g2_6
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.rgt_op_7 <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1168 238)  (1168 238)  routing T_22_14.rgt_op_7 <X> T_22_14.lc_trk_g3_7


LogicTile_23_14

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1219 228)  (1219 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 228)  (1222 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (21 5)  (1219 229)  (1219 229)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (14 6)  (1212 230)  (1212 230)  routing T_23_14.sp4_v_t_1 <X> T_23_14.lc_trk_g1_4
 (14 7)  (1212 231)  (1212 231)  routing T_23_14.sp4_v_t_1 <X> T_23_14.lc_trk_g1_4
 (16 7)  (1214 231)  (1214 231)  routing T_23_14.sp4_v_t_1 <X> T_23_14.lc_trk_g1_4
 (17 7)  (1215 231)  (1215 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 236)  (1231 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (44 13)  (1242 237)  (1242 237)  LC_6 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1224 238)  (1224 238)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 238)  (1232 238)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (45 14)  (1243 238)  (1243 238)  LC_7 Logic Functioning bit
 (27 15)  (1225 239)  (1225 239)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 239)  (1229 239)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1235 239)  (1235 239)  LC_7 Logic Functioning bit
 (39 15)  (1237 239)  (1237 239)  LC_7 Logic Functioning bit
 (44 15)  (1242 239)  (1242 239)  LC_7 Logic Functioning bit


LogicTile_30_14

 (3 15)  (1567 239)  (1567 239)  routing T_30_14.sp12_h_l_22 <X> T_30_14.sp12_v_t_22


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_13_13

 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_14_13

 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (45 1)  (753 209)  (753 209)  LC_0 Logic Functioning bit
 (50 1)  (758 209)  (758 209)  Carry_In_Mux bit 

 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (45 3)  (753 211)  (753 211)  LC_1 Logic Functioning bit
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (45 5)  (753 213)  (753 213)  LC_2 Logic Functioning bit
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g1_6
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (46 6)  (754 214)  (754 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (45 7)  (753 215)  (753 215)  LC_3 Logic Functioning bit
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (5 9)  (713 217)  (713 217)  routing T_14_13.sp4_h_r_6 <X> T_14_13.sp4_v_b_6
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (45 9)  (753 217)  (753 217)  LC_4 Logic Functioning bit
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_r_v_b_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (45 11)  (753 219)  (753 219)  LC_5 Logic Functioning bit
 (14 12)  (722 220)  (722 220)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g3_0
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (45 13)  (753 221)  (753 221)  LC_6 Logic Functioning bit
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (45 15)  (753 223)  (753 223)  LC_7 Logic Functioning bit
 (51 15)  (759 223)  (759 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g0_3
 (21 1)  (783 209)  (783 209)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g0_3
 (15 2)  (777 210)  (777 210)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (40 2)  (802 210)  (802 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (53 2)  (815 210)  (815 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (780 211)  (780 211)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_1
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (15 4)  (777 212)  (777 212)  routing T_15_13.top_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (18 5)  (780 213)  (780 213)  routing T_15_13.top_op_1 <X> T_15_13.lc_trk_g1_1
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.input_2_2
 (51 5)  (813 213)  (813 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 9)  (775 217)  (775 217)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_r_8
 (15 12)  (777 220)  (777 220)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (780 221)  (780 221)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g3_1
 (11 15)  (773 223)  (773 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_h_l_46
 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_h_l_46


LogicTile_17_13

 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp4_r_v_b_30 <X> T_17_13.lc_trk_g0_6
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 212)  (878 212)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_v_b_3
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (10 7)  (884 215)  (884 215)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_t_41
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g3_3
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7


LogicTile_18_13

 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 208)  (963 208)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_0
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (40 0)  (968 208)  (968 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_0
 (34 1)  (962 209)  (962 209)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_0
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_h_r_2 <X> T_18_13.sp4_h_l_39
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (25 3)  (953 211)  (953 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (14 4)  (942 212)  (942 212)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (954 216)  (954 216)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 216)  (963 216)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_4
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (40 8)  (968 216)  (968 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (42 8)  (970 216)  (970 216)  LC_4 Logic Functioning bit
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_4
 (34 9)  (962 217)  (962 217)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.input_2_4
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (5 10)  (933 218)  (933 218)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_43
 (25 10)  (953 218)  (953 218)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (4 11)  (932 219)  (932 219)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_43
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 221)  (952 221)  routing T_18_13.tnr_op_2 <X> T_18_13.lc_trk_g3_2
 (15 14)  (943 222)  (943 222)  routing T_18_13.sp4_h_r_45 <X> T_18_13.lc_trk_g3_5
 (16 14)  (944 222)  (944 222)  routing T_18_13.sp4_h_r_45 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.sp4_h_r_45 <X> T_18_13.lc_trk_g3_5
 (18 15)  (946 223)  (946 223)  routing T_18_13.sp4_h_r_45 <X> T_18_13.lc_trk_g3_5


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 214)  (1005 214)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g1_7
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (48 6)  (1030 214)  (1030 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (986 215)  (986 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (13 8)  (995 216)  (995 216)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_b_8
 (12 9)  (994 217)  (994 217)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_b_8
 (12 12)  (994 220)  (994 220)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_h_r_11
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_v_t_21 <X> T_19_13.lc_trk_g3_0
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp12_v_b_11 <X> T_19_13.lc_trk_g3_3
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (13 13)  (995 221)  (995 221)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_h_r_11
 (14 13)  (996 221)  (996 221)  routing T_19_13.sp4_v_t_21 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_t_21 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 221)  (1019 221)  LC_6 Logic Functioning bit
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 212)  (1036 212)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_v_t_14 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_v_t_14 <X> T_20_13.lc_trk_g3_3
 (14 13)  (1050 221)  (1050 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (16 13)  (1052 221)  (1052 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (41 14)  (1077 222)  (1077 222)  LC_7 Logic Functioning bit
 (43 14)  (1079 222)  (1079 222)  LC_7 Logic Functioning bit
 (45 14)  (1081 222)  (1081 222)  LC_7 Logic Functioning bit
 (46 14)  (1082 222)  (1082 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (1063 223)  (1063 223)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (40 15)  (1076 223)  (1076 223)  LC_7 Logic Functioning bit
 (42 15)  (1078 223)  (1078 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 212)  (1090 212)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (48 4)  (1138 212)  (1138 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (37 5)  (1127 213)  (1127 213)  LC_2 Logic Functioning bit
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (39 5)  (1129 213)  (1129 213)  LC_2 Logic Functioning bit
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 216)  (1108 216)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g2_1
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1114 220)  (1114 220)  routing T_21_13.tnr_op_3 <X> T_21_13.lc_trk_g3_3
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (12 2)  (1156 210)  (1156 210)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39
 (11 3)  (1155 211)  (1155 211)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39
 (5 6)  (1149 214)  (1149 214)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_h_l_38
 (6 7)  (1150 215)  (1150 215)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_h_l_38


LogicTile_23_13

 (13 12)  (1211 220)  (1211 220)  routing T_23_13.sp4_h_l_46 <X> T_23_13.sp4_v_b_11
 (12 13)  (1210 221)  (1210 221)  routing T_23_13.sp4_h_l_46 <X> T_23_13.sp4_v_b_11


IO_Tile_33_13

 (14 13)  (1740 221)  (1740 221)  routing T_33_13.span4_vert_t_15 <X> T_33_13.span4_vert_b_3


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_10_12

 (12 0)  (504 192)  (504 192)  routing T_10_12.sp4_v_t_39 <X> T_10_12.sp4_h_r_2


LogicTile_12_12

 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 10)  (616 202)  (616 202)  routing T_12_12.sp12_v_t_10 <X> T_12_12.lc_trk_g2_5
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (52 10)  (652 202)  (652 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (621 205)  (621 205)  routing T_12_12.sp4_r_v_b_43 <X> T_12_12.lc_trk_g3_3


LogicTile_13_12

 (15 0)  (669 192)  (669 192)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (672 193)  (672 193)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g0_1
 (15 8)  (669 200)  (669 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (675 201)  (675 201)  routing T_13_12.sp4_r_v_b_35 <X> T_13_12.lc_trk_g2_3
 (21 10)  (675 202)  (675 202)  routing T_13_12.sp4_h_r_39 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_h_r_39 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_h_r_39 <X> T_13_12.lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g2_6
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (40 10)  (694 202)  (694 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (42 10)  (696 202)  (696 202)  LC_5 Logic Functioning bit
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g2_6
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 203)  (687 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_5
 (35 11)  (689 203)  (689 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_5
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g3_3
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (50 12)  (704 204)  (704 204)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit


LogicTile_14_12

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 196)  (731 196)  routing T_14_12.sp4_v_b_19 <X> T_14_12.lc_trk_g1_3
 (24 4)  (732 196)  (732 196)  routing T_14_12.sp4_v_b_19 <X> T_14_12.lc_trk_g1_3
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (0 5)  (708 197)  (708 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g2_7
 (21 11)  (729 203)  (729 203)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g2_7
 (9 12)  (717 204)  (717 204)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_r_10
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (12 0)  (774 192)  (774 192)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_r_2
 (25 0)  (787 192)  (787 192)  routing T_15_12.sp4_h_r_10 <X> T_15_12.lc_trk_g0_2
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_h_r_10 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_h_r_10 <X> T_15_12.lc_trk_g0_2
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (777 195)  (777 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (6 4)  (768 196)  (768 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (4 5)  (766 197)  (766 197)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_r_3
 (5 5)  (767 197)  (767 197)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (9 9)  (825 201)  (825 201)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_v_b_7
 (10 9)  (826 201)  (826 201)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_v_b_7
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (25 10)  (841 202)  (841 202)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 202)  (851 202)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_5
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (40 10)  (856 202)  (856 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (18 11)  (834 203)  (834 203)  routing T_16_12.sp4_r_v_b_37 <X> T_16_12.lc_trk_g2_5
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (849 203)  (849 203)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_5
 (35 11)  (851 203)  (851 203)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_5
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (40 11)  (856 203)  (856 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (12 12)  (828 204)  (828 204)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_h_r_11
 (15 12)  (831 204)  (831 204)  routing T_16_12.tnr_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (4 13)  (820 205)  (820 205)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_r_9


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (15 5)  (889 197)  (889 197)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (16 5)  (890 197)  (890 197)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (25 8)  (899 200)  (899 200)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (38 13)  (912 205)  (912 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_12

 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (14 3)  (942 195)  (942 195)  routing T_18_12.top_op_4 <X> T_18_12.lc_trk_g0_4
 (15 3)  (943 195)  (943 195)  routing T_18_12.top_op_4 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (946 195)  (946 195)  routing T_18_12.sp4_r_v_b_29 <X> T_18_12.lc_trk_g0_5
 (8 5)  (936 197)  (936 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (9 5)  (937 197)  (937 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (10 5)  (938 197)  (938 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (14 5)  (942 197)  (942 197)  routing T_18_12.top_op_0 <X> T_18_12.lc_trk_g1_0
 (15 5)  (943 197)  (943 197)  routing T_18_12.top_op_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 6)  (949 198)  (949 198)  routing T_18_12.sp4_v_b_7 <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (951 198)  (951 198)  routing T_18_12.sp4_v_b_7 <X> T_18_12.lc_trk_g1_7
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 198)  (963 198)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (3 7)  (931 199)  (931 199)  routing T_18_12.sp12_h_l_23 <X> T_18_12.sp12_v_t_23
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (35 7)  (963 199)  (963 199)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (15 8)  (943 200)  (943 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (16 8)  (944 200)  (944 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (8 9)  (936 201)  (936 201)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_v_b_7
 (10 9)  (938 201)  (938 201)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_v_b_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 202)  (951 202)  routing T_18_12.sp12_v_b_23 <X> T_18_12.lc_trk_g2_7
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 202)  (963 202)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.input_2_5
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (40 10)  (968 202)  (968 202)  LC_5 Logic Functioning bit
 (42 10)  (970 202)  (970 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp12_v_b_12 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp12_v_b_23 <X> T_18_12.lc_trk_g2_7
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 203)  (960 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (8 13)  (936 205)  (936 205)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_10
 (9 13)  (937 205)  (937 205)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_10


LogicTile_19_12

 (13 0)  (995 192)  (995 192)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_2
 (11 1)  (993 193)  (993 193)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_h_r_2
 (12 1)  (994 193)  (994 193)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_2
 (4 4)  (986 196)  (986 196)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_3
 (5 5)  (987 197)  (987 197)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_3
 (5 8)  (987 200)  (987 200)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_h_r_6
 (11 8)  (993 200)  (993 200)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (13 8)  (995 200)  (995 200)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (4 9)  (986 201)  (986 201)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_h_r_6
 (12 9)  (994 201)  (994 201)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (8 14)  (990 206)  (990 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47
 (9 14)  (991 206)  (991 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47
 (10 14)  (992 206)  (992 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47


LogicTile_20_12

 (21 2)  (1057 194)  (1057 194)  routing T_20_12.sp4_h_l_2 <X> T_20_12.lc_trk_g0_7
 (22 2)  (1058 194)  (1058 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 194)  (1059 194)  routing T_20_12.sp4_h_l_2 <X> T_20_12.lc_trk_g0_7
 (24 2)  (1060 194)  (1060 194)  routing T_20_12.sp4_h_l_2 <X> T_20_12.lc_trk_g0_7
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 196)  (1059 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (24 4)  (1060 196)  (1060 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (21 5)  (1057 197)  (1057 197)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (13 12)  (1049 204)  (1049 204)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_v_b_11
 (12 13)  (1048 205)  (1048 205)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_v_b_11
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.sp12_v_t_2 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 206)  (1054 206)  routing T_20_12.sp12_v_t_2 <X> T_20_12.lc_trk_g3_5
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 206)  (1063 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 206)  (1066 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (41 14)  (1077 206)  (1077 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (18 15)  (1054 207)  (1054 207)  routing T_20_12.sp12_v_t_2 <X> T_20_12.lc_trk_g3_5
 (26 15)  (1062 207)  (1062 207)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 207)  (1067 207)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (38 15)  (1074 207)  (1074 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45
 (11 11)  (1101 203)  (1101 203)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_11

 (2 0)  (548 176)  (548 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_11

 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_41
 (4 10)  (658 186)  (658 186)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_v_t_43
 (6 10)  (660 186)  (660 186)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_v_t_43
 (5 11)  (659 187)  (659 187)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_v_t_43


LogicTile_14_11

 (25 0)  (733 176)  (733 176)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g0_2
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 177)  (731 177)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g0_2
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (729 187)  (729 187)  routing T_14_11.sp4_r_v_b_39 <X> T_14_11.lc_trk_g2_7
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.tnl_op_6 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.tnl_op_6 <X> T_14_11.lc_trk_g2_6
 (0 14)  (708 190)  (708 190)  routing T_14_11.glb_netwk_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (47 14)  (755 190)  (755 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (10 15)  (718 191)  (718 191)  routing T_14_11.sp4_h_l_40 <X> T_14_11.sp4_v_t_47
 (21 15)  (729 191)  (729 191)  routing T_14_11.sp4_r_v_b_47 <X> T_14_11.lc_trk_g3_7
 (26 15)  (734 191)  (734 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 191)  (736 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 191)  (739 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (11 0)  (773 176)  (773 176)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_b_2
 (4 1)  (766 177)  (766 177)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_r_0
 (15 2)  (777 178)  (777 178)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 179)  (780 179)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (40 6)  (802 182)  (802 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 183)  (795 183)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_3
 (35 7)  (797 183)  (797 183)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_3
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (3 8)  (765 184)  (765 184)  routing T_15_11.sp12_v_t_22 <X> T_15_11.sp12_v_b_1
 (9 8)  (771 184)  (771 184)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_r_7
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 184)  (785 184)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g2_3
 (24 8)  (786 184)  (786 184)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g2_3
 (14 9)  (776 185)  (776 185)  routing T_15_11.sp4_h_r_24 <X> T_15_11.lc_trk_g2_0
 (15 9)  (777 185)  (777 185)  routing T_15_11.sp4_h_r_24 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_h_r_24 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.tnl_op_2 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.tnl_op_2 <X> T_15_11.lc_trk_g2_2


LogicTile_16_11

 (6 0)  (822 176)  (822 176)  routing T_16_11.sp4_h_r_7 <X> T_16_11.sp4_v_b_0
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (13 4)  (829 180)  (829 180)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_v_b_5
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (46 4)  (862 180)  (862 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (863 180)  (863 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (42 5)  (858 181)  (858 181)  LC_2 Logic Functioning bit
 (47 5)  (863 181)  (863 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (1 6)  (817 182)  (817 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (831 182)  (831 182)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (1 7)  (817 183)  (817 183)  routing T_16_11.glb_netwk_4 <X> T_16_11.glb2local_0
 (18 7)  (834 183)  (834 183)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g1_5
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 184)  (839 184)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g2_3
 (24 8)  (840 184)  (840 184)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g2_3
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 186)  (839 186)  routing T_16_11.sp12_v_t_12 <X> T_16_11.lc_trk_g2_7
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (40 10)  (856 186)  (856 186)  LC_5 Logic Functioning bit
 (42 10)  (858 186)  (858 186)  LC_5 Logic Functioning bit
 (26 11)  (842 187)  (842 187)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 187)  (851 187)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.input_2_5
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (40 11)  (856 187)  (856 187)  LC_5 Logic Functioning bit
 (42 11)  (858 187)  (858 187)  LC_5 Logic Functioning bit
 (15 14)  (831 190)  (831 190)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g3_5
 (16 14)  (832 190)  (832 190)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 190)  (834 190)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (5 0)  (879 176)  (879 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_r_0
 (25 0)  (899 176)  (899 176)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g0_2
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g0_2
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_l_37
 (26 2)  (900 178)  (900 178)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 178)  (904 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (46 2)  (920 178)  (920 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_l_37
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 179)  (901 179)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.input_2_1
 (34 3)  (908 179)  (908 179)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.input_2_1
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (883 180)  (883 180)  routing T_17_11.sp4_h_l_36 <X> T_17_11.sp4_h_r_4
 (10 4)  (884 180)  (884 180)  routing T_17_11.sp4_h_l_36 <X> T_17_11.sp4_h_r_4
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (8 8)  (882 184)  (882 184)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_h_r_7
 (9 10)  (883 186)  (883 186)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_42
 (10 10)  (884 186)  (884 186)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_42
 (14 13)  (888 189)  (888 189)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g3_0
 (15 13)  (889 189)  (889 189)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g3_0
 (16 13)  (890 189)  (890 189)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7
 (18 15)  (892 191)  (892 191)  routing T_17_11.sp4_r_v_b_45 <X> T_17_11.lc_trk_g3_5
 (21 15)  (895 191)  (895 191)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 191)  (899 191)  routing T_17_11.sp4_r_v_b_46 <X> T_17_11.lc_trk_g3_6


LogicTile_18_11

 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (25 0)  (953 176)  (953 176)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (21 1)  (949 177)  (949 177)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (25 1)  (953 177)  (953 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 180)  (956 180)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (46 5)  (974 181)  (974 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 7)  (931 183)  (931 183)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_v_t_23
 (16 10)  (944 186)  (944 186)  routing T_18_11.sp12_v_b_21 <X> T_18_11.lc_trk_g2_5
 (17 10)  (945 186)  (945 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (946 187)  (946 187)  routing T_18_11.sp12_v_b_21 <X> T_18_11.lc_trk_g2_5
 (25 12)  (953 188)  (953 188)  routing T_18_11.sp4_h_r_42 <X> T_18_11.lc_trk_g3_2
 (26 12)  (954 188)  (954 188)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 188)  (961 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 188)  (962 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (41 12)  (969 188)  (969 188)  LC_6 Logic Functioning bit
 (43 12)  (971 188)  (971 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (47 12)  (975 188)  (975 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 189)  (951 189)  routing T_18_11.sp4_h_r_42 <X> T_18_11.lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.sp4_h_r_42 <X> T_18_11.lc_trk_g3_2
 (25 13)  (953 189)  (953 189)  routing T_18_11.sp4_h_r_42 <X> T_18_11.lc_trk_g3_2
 (27 13)  (955 189)  (955 189)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 189)  (956 189)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 189)  (959 189)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 189)  (964 189)  LC_6 Logic Functioning bit
 (38 13)  (966 189)  (966 189)  LC_6 Logic Functioning bit
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_19_11

 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 178)  (1016 178)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 178)  (1017 178)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_1
 (36 2)  (1018 178)  (1018 178)  LC_1 Logic Functioning bit
 (38 2)  (1020 178)  (1020 178)  LC_1 Logic Functioning bit
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (43 2)  (1025 178)  (1025 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (52 2)  (1034 178)  (1034 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 179)  (1013 179)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 179)  (1014 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1016 179)  (1016 179)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_1
 (35 3)  (1017 179)  (1017 179)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_1
 (37 3)  (1019 179)  (1019 179)  LC_1 Logic Functioning bit
 (39 3)  (1021 179)  (1021 179)  LC_1 Logic Functioning bit
 (40 3)  (1022 179)  (1022 179)  LC_1 Logic Functioning bit
 (42 3)  (1024 179)  (1024 179)  LC_1 Logic Functioning bit
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 180)  (997 180)  routing T_19_11.sp4_h_r_1 <X> T_19_11.lc_trk_g1_1
 (16 4)  (998 180)  (998 180)  routing T_19_11.sp4_h_r_1 <X> T_19_11.lc_trk_g1_1
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1005 180)  (1005 180)  routing T_19_11.sp12_h_l_16 <X> T_19_11.lc_trk_g1_3
 (0 5)  (982 181)  (982 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 181)  (1000 181)  routing T_19_11.sp4_h_r_1 <X> T_19_11.lc_trk_g1_1
 (21 5)  (1003 181)  (1003 181)  routing T_19_11.sp12_h_l_16 <X> T_19_11.lc_trk_g1_3
 (16 6)  (998 182)  (998 182)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g1_5
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 182)  (1000 182)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g1_5
 (21 6)  (1003 182)  (1003 182)  routing T_19_11.sp4_v_b_15 <X> T_19_11.lc_trk_g1_7
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 182)  (1005 182)  routing T_19_11.sp4_v_b_15 <X> T_19_11.lc_trk_g1_7
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.sp4_v_t_3 <X> T_19_11.lc_trk_g1_6
 (18 7)  (1000 183)  (1000 183)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g1_5
 (21 7)  (1003 183)  (1003 183)  routing T_19_11.sp4_v_b_15 <X> T_19_11.lc_trk_g1_7
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 183)  (1005 183)  routing T_19_11.sp4_v_t_3 <X> T_19_11.lc_trk_g1_6
 (25 7)  (1007 183)  (1007 183)  routing T_19_11.sp4_v_t_3 <X> T_19_11.lc_trk_g1_6
 (14 8)  (996 184)  (996 184)  routing T_19_11.sp4_v_t_21 <X> T_19_11.lc_trk_g2_0
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 184)  (1000 184)  routing T_19_11.bnl_op_1 <X> T_19_11.lc_trk_g2_1
 (14 9)  (996 185)  (996 185)  routing T_19_11.sp4_v_t_21 <X> T_19_11.lc_trk_g2_0
 (16 9)  (998 185)  (998 185)  routing T_19_11.sp4_v_t_21 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (1000 185)  (1000 185)  routing T_19_11.bnl_op_1 <X> T_19_11.lc_trk_g2_1
 (15 10)  (997 186)  (997 186)  routing T_19_11.tnl_op_5 <X> T_19_11.lc_trk_g2_5
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 186)  (1006 186)  routing T_19_11.tnr_op_7 <X> T_19_11.lc_trk_g2_7
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 186)  (1016 186)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 186)  (1017 186)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_5
 (36 10)  (1018 186)  (1018 186)  LC_5 Logic Functioning bit
 (38 10)  (1020 186)  (1020 186)  LC_5 Logic Functioning bit
 (43 10)  (1025 186)  (1025 186)  LC_5 Logic Functioning bit
 (45 10)  (1027 186)  (1027 186)  LC_5 Logic Functioning bit
 (47 10)  (1029 186)  (1029 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (1000 187)  (1000 187)  routing T_19_11.tnl_op_5 <X> T_19_11.lc_trk_g2_5
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 187)  (1013 187)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 187)  (1014 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 187)  (1016 187)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_5
 (35 11)  (1017 187)  (1017 187)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.input_2_5
 (37 11)  (1019 187)  (1019 187)  LC_5 Logic Functioning bit
 (39 11)  (1021 187)  (1021 187)  LC_5 Logic Functioning bit
 (42 11)  (1024 187)  (1024 187)  LC_5 Logic Functioning bit
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 188)  (1010 188)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (47 12)  (1029 188)  (1029 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (996 189)  (996 189)  routing T_19_11.sp4_h_r_24 <X> T_19_11.lc_trk_g3_0
 (15 13)  (997 189)  (997 189)  routing T_19_11.sp4_h_r_24 <X> T_19_11.lc_trk_g3_0
 (16 13)  (998 189)  (998 189)  routing T_19_11.sp4_h_r_24 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (1009 189)  (1009 189)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 189)  (1014 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1016 189)  (1016 189)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.input_2_6
 (43 13)  (1025 189)  (1025 189)  LC_6 Logic Functioning bit
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_11

 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1058 178)  (1058 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 178)  (1060 178)  routing T_20_11.top_op_7 <X> T_20_11.lc_trk_g0_7
 (14 3)  (1050 179)  (1050 179)  routing T_20_11.sp4_r_v_b_28 <X> T_20_11.lc_trk_g0_4
 (17 3)  (1053 179)  (1053 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1057 179)  (1057 179)  routing T_20_11.top_op_7 <X> T_20_11.lc_trk_g0_7
 (0 4)  (1036 180)  (1036 180)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (1055 180)  (1055 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 180)  (1066 180)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 180)  (1071 180)  routing T_20_11.lc_trk_g0_4 <X> T_20_11.input_2_2
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (53 4)  (1089 180)  (1089 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 181)  (1066 181)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 181)  (1068 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (25 8)  (1061 184)  (1061 184)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (8 9)  (1044 185)  (1044 185)  routing T_20_11.sp4_h_r_7 <X> T_20_11.sp4_v_b_7
 (22 9)  (1058 185)  (1058 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 185)  (1059 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (24 9)  (1060 185)  (1060 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (25 9)  (1061 185)  (1061 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g2_5
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g2_5
 (16 11)  (1052 187)  (1052 187)  routing T_20_11.sp12_v_b_12 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_11

 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (37 2)  (1127 178)  (1127 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (40 2)  (1130 178)  (1130 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (42 2)  (1132 178)  (1132 178)  LC_1 Logic Functioning bit
 (43 2)  (1133 178)  (1133 178)  LC_1 Logic Functioning bit
 (46 2)  (1136 178)  (1136 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (1126 179)  (1126 179)  LC_1 Logic Functioning bit
 (37 3)  (1127 179)  (1127 179)  LC_1 Logic Functioning bit
 (38 3)  (1128 179)  (1128 179)  LC_1 Logic Functioning bit
 (39 3)  (1129 179)  (1129 179)  LC_1 Logic Functioning bit
 (40 3)  (1130 179)  (1130 179)  LC_1 Logic Functioning bit
 (41 3)  (1131 179)  (1131 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (43 3)  (1133 179)  (1133 179)  LC_1 Logic Functioning bit
 (46 3)  (1136 179)  (1136 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2


LogicTile_22_11

 (8 13)  (1152 189)  (1152 189)  routing T_22_11.sp4_h_l_41 <X> T_22_11.sp4_v_b_10
 (9 13)  (1153 189)  (1153 189)  routing T_22_11.sp4_h_l_41 <X> T_22_11.sp4_v_b_10
 (10 13)  (1154 189)  (1154 189)  routing T_22_11.sp4_h_l_41 <X> T_22_11.sp4_v_b_10
 (2 14)  (1146 190)  (1146 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_11

 (8 2)  (1206 178)  (1206 178)  routing T_23_11.sp4_v_t_36 <X> T_23_11.sp4_h_l_36
 (9 2)  (1207 178)  (1207 178)  routing T_23_11.sp4_v_t_36 <X> T_23_11.sp4_h_l_36


RAM_Tile_25_11

 (4 9)  (1310 185)  (1310 185)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_h_r_6
 (6 9)  (1312 185)  (1312 185)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_h_r_6
 (8 12)  (1314 188)  (1314 188)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_h_r_10
 (10 12)  (1316 188)  (1316 188)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_h_r_10


LogicTile_26_11

 (2 12)  (1350 188)  (1350 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_11

 (2 10)  (1404 186)  (1404 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (2 12)  (1404 188)  (1404 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_11

 (4 0)  (1514 176)  (1514 176)  routing T_29_11.sp4_h_l_43 <X> T_29_11.sp4_v_b_0
 (6 0)  (1516 176)  (1516 176)  routing T_29_11.sp4_h_l_43 <X> T_29_11.sp4_v_b_0
 (5 1)  (1515 177)  (1515 177)  routing T_29_11.sp4_h_l_43 <X> T_29_11.sp4_v_b_0
 (4 9)  (1514 185)  (1514 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6
 (6 9)  (1516 185)  (1516 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6
 (13 12)  (1523 188)  (1523 188)  routing T_29_11.sp4_h_l_46 <X> T_29_11.sp4_v_b_11
 (12 13)  (1522 189)  (1522 189)  routing T_29_11.sp4_h_l_46 <X> T_29_11.sp4_v_b_11


LogicTile_30_11

 (8 8)  (1572 184)  (1572 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7
 (10 8)  (1574 184)  (1574 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7
 (13 8)  (1577 184)  (1577 184)  routing T_30_11.sp4_h_l_45 <X> T_30_11.sp4_v_b_8
 (12 9)  (1576 185)  (1576 185)  routing T_30_11.sp4_h_l_45 <X> T_30_11.sp4_v_b_8


IO_Tile_33_11

 (13 3)  (1739 179)  (1739 179)  routing T_33_11.span4_horz_31 <X> T_33_11.span4_vert_b_1
 (13 13)  (1739 189)  (1739 189)  routing T_33_11.span4_horz_43 <X> T_33_11.span4_vert_b_3


LogicTile_15_10

 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 160)  (786 160)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g0_3
 (21 1)  (783 161)  (783 161)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g0_3
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 164)  (790 164)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (40 4)  (802 164)  (802 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (43 4)  (805 164)  (805 164)  LC_2 Logic Functioning bit
 (4 5)  (766 165)  (766 165)  routing T_15_10.sp4_v_t_47 <X> T_15_10.sp4_h_r_3
 (28 5)  (790 165)  (790 165)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 165)  (794 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 165)  (795 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.input_2_2
 (34 5)  (796 165)  (796 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.input_2_2
 (35 5)  (797 165)  (797 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.input_2_2
 (40 5)  (802 165)  (802 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (10 8)  (772 168)  (772 168)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_h_r_7
 (14 10)  (776 170)  (776 170)  routing T_15_10.sp4_v_t_17 <X> T_15_10.lc_trk_g2_4
 (16 11)  (778 171)  (778 171)  routing T_15_10.sp4_v_t_17 <X> T_15_10.lc_trk_g2_4
 (17 11)  (779 171)  (779 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 12)  (783 172)  (783 172)  routing T_15_10.sp4_v_t_14 <X> T_15_10.lc_trk_g3_3
 (22 12)  (784 172)  (784 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 172)  (785 172)  routing T_15_10.sp4_v_t_14 <X> T_15_10.lc_trk_g3_3
 (13 13)  (775 173)  (775 173)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_r_11
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_16_10

 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 162)  (831 162)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (841 162)  (841 162)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g0_6
 (26 2)  (842 162)  (842 162)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 162)  (846 162)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 162)  (849 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 162)  (850 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (47 2)  (863 162)  (863 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (834 163)  (834 163)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (22 3)  (838 163)  (838 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 163)  (839 163)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g0_6
 (24 3)  (840 163)  (840 163)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g0_6
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 163)  (846 163)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 174)  (837 174)  routing T_16_10.sp4_v_t_18 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp4_v_t_18 <X> T_16_10.lc_trk_g3_7


LogicTile_17_10

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 164)  (874 164)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (14 7)  (888 167)  (888 167)  routing T_17_10.sp4_r_v_b_28 <X> T_17_10.lc_trk_g1_4
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 8)  (895 168)  (895 168)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g2_3
 (22 8)  (896 168)  (896 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 168)  (897 168)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g2_3
 (24 8)  (898 168)  (898 168)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g2_3
 (28 8)  (902 168)  (902 168)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 168)  (905 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 168)  (908 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 168)  (909 168)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.input_2_4
 (45 8)  (919 168)  (919 168)  LC_4 Logic Functioning bit
 (48 8)  (922 168)  (922 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 169)  (898 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (25 9)  (899 169)  (899 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (26 9)  (900 169)  (900 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 169)  (901 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 169)  (902 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 169)  (904 169)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 169)  (906 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 169)  (907 169)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.input_2_4
 (34 9)  (908 169)  (908 169)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.input_2_4
 (35 9)  (909 169)  (909 169)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.input_2_4
 (41 9)  (915 169)  (915 169)  LC_4 Logic Functioning bit
 (22 12)  (896 172)  (896 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 172)  (897 172)  routing T_17_10.sp4_h_r_27 <X> T_17_10.lc_trk_g3_3
 (24 12)  (898 172)  (898 172)  routing T_17_10.sp4_h_r_27 <X> T_17_10.lc_trk_g3_3
 (21 13)  (895 173)  (895 173)  routing T_17_10.sp4_h_r_27 <X> T_17_10.lc_trk_g3_3
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 174)  (897 174)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g3_7
 (24 14)  (898 174)  (898 174)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g3_7
 (21 15)  (895 175)  (895 175)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g3_7


LogicTile_18_10

 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (40 0)  (968 160)  (968 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 161)  (958 161)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 161)  (961 161)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (34 1)  (962 161)  (962 161)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (26 2)  (954 162)  (954 162)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 162)  (958 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 162)  (959 162)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 162)  (961 162)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (40 2)  (968 162)  (968 162)  LC_1 Logic Functioning bit
 (41 2)  (969 162)  (969 162)  LC_1 Logic Functioning bit
 (50 2)  (978 162)  (978 162)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (954 163)  (954 163)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 163)  (956 163)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 163)  (958 163)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (38 3)  (966 163)  (966 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (15 8)  (943 168)  (943 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 168)  (946 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (21 10)  (949 170)  (949 170)  routing T_18_10.sp4_v_t_18 <X> T_18_10.lc_trk_g2_7
 (22 10)  (950 170)  (950 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 170)  (951 170)  routing T_18_10.sp4_v_t_18 <X> T_18_10.lc_trk_g2_7
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp12_v_b_12 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 173)  (949 173)  routing T_18_10.sp4_r_v_b_43 <X> T_18_10.lc_trk_g3_3
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 174)  (951 174)  routing T_18_10.sp12_v_t_12 <X> T_18_10.lc_trk_g3_7
 (18 15)  (946 175)  (946 175)  routing T_18_10.sp4_r_v_b_45 <X> T_18_10.lc_trk_g3_5


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1013 162)  (1013 162)  routing T_19_10.lc_trk_g0_4 <X> T_19_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (37 2)  (1019 162)  (1019 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (14 3)  (996 163)  (996 163)  routing T_19_10.sp4_r_v_b_28 <X> T_19_10.lc_trk_g0_4
 (17 3)  (999 163)  (999 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (1018 163)  (1018 163)  LC_1 Logic Functioning bit
 (37 3)  (1019 163)  (1019 163)  LC_1 Logic Functioning bit
 (38 3)  (1020 163)  (1020 163)  LC_1 Logic Functioning bit
 (39 3)  (1021 163)  (1021 163)  LC_1 Logic Functioning bit
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.sp4_h_r_19 <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 164)  (1005 164)  routing T_19_10.sp4_h_r_19 <X> T_19_10.lc_trk_g1_3
 (24 4)  (1006 164)  (1006 164)  routing T_19_10.sp4_h_r_19 <X> T_19_10.lc_trk_g1_3
 (0 5)  (982 165)  (982 165)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 165)  (1003 165)  routing T_19_10.sp4_h_r_19 <X> T_19_10.lc_trk_g1_3
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_10

 (3 1)  (1093 161)  (1093 161)  routing T_21_10.sp12_h_l_23 <X> T_21_10.sp12_v_b_0


LogicTile_22_10

 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (1175 168)  (1175 168)  routing T_22_10.lc_trk_g3_6 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 168)  (1176 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 168)  (1177 168)  routing T_22_10.lc_trk_g3_6 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 168)  (1178 168)  routing T_22_10.lc_trk_g3_6 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 168)  (1180 168)  LC_4 Logic Functioning bit
 (37 8)  (1181 168)  (1181 168)  LC_4 Logic Functioning bit
 (38 8)  (1182 168)  (1182 168)  LC_4 Logic Functioning bit
 (39 8)  (1183 168)  (1183 168)  LC_4 Logic Functioning bit
 (45 8)  (1189 168)  (1189 168)  LC_4 Logic Functioning bit
 (48 8)  (1192 168)  (1192 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (1175 169)  (1175 169)  routing T_22_10.lc_trk_g3_6 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 169)  (1180 169)  LC_4 Logic Functioning bit
 (37 9)  (1181 169)  (1181 169)  LC_4 Logic Functioning bit
 (38 9)  (1182 169)  (1182 169)  LC_4 Logic Functioning bit
 (39 9)  (1183 169)  (1183 169)  LC_4 Logic Functioning bit
 (44 9)  (1188 169)  (1188 169)  LC_4 Logic Functioning bit
 (5 10)  (1149 170)  (1149 170)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_h_l_43
 (6 11)  (1150 171)  (1150 171)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_h_l_43
 (0 14)  (1144 174)  (1144 174)  routing T_22_10.glb_netwk_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 175)  (1166 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 175)  (1169 175)  routing T_22_10.sp4_r_v_b_46 <X> T_22_10.lc_trk_g3_6


LogicTile_23_10

 (3 13)  (1201 173)  (1201 173)  routing T_23_10.sp12_h_l_22 <X> T_23_10.sp12_h_r_1


LogicTile_26_10

 (3 1)  (1351 161)  (1351 161)  routing T_26_10.sp12_h_l_23 <X> T_26_10.sp12_v_b_0


LogicTile_30_10

 (2 6)  (1566 166)  (1566 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_vert_b_15 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 166)  (1734 166)  routing T_33_10.span4_vert_b_15 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 173)  (1739 173)  routing T_33_10.span4_horz_43 <X> T_33_10.span4_vert_b_3
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (22 1)  (784 145)  (784 145)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 145)  (786 145)  routing T_15_9.top_op_2 <X> T_15_9.lc_trk_g0_2
 (25 1)  (787 145)  (787 145)  routing T_15_9.top_op_2 <X> T_15_9.lc_trk_g0_2
 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (763 146)  (763 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 146)  (788 146)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 146)  (793 146)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 146)  (795 146)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 146)  (796 146)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (38 2)  (800 146)  (800 146)  LC_1 Logic Functioning bit
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (45 2)  (807 146)  (807 146)  LC_1 Logic Functioning bit
 (51 2)  (813 146)  (813 146)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (790 147)  (790 147)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 147)  (792 147)  routing T_15_9.lc_trk_g0_2 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (0 4)  (762 148)  (762 148)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (1 4)  (763 148)  (763 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 149)  (763 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (25 8)  (787 152)  (787 152)  routing T_15_9.sp4_v_b_26 <X> T_15_9.lc_trk_g2_2
 (22 9)  (784 153)  (784 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 153)  (785 153)  routing T_15_9.sp4_v_b_26 <X> T_15_9.lc_trk_g2_2
 (16 10)  (778 154)  (778 154)  routing T_15_9.sp12_v_b_21 <X> T_15_9.lc_trk_g2_5
 (17 10)  (779 154)  (779 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (8 11)  (770 155)  (770 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (9 11)  (771 155)  (771 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (10 11)  (772 155)  (772 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (18 11)  (780 155)  (780 155)  routing T_15_9.sp12_v_b_21 <X> T_15_9.lc_trk_g2_5
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (762 158)  (762 158)  routing T_15_9.glb_netwk_4 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 158)  (763 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 158)  (766 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (6 14)  (768 158)  (768 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (16 14)  (778 158)  (778 158)  routing T_15_9.sp12_v_t_10 <X> T_15_9.lc_trk_g3_5
 (17 14)  (779 158)  (779 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (5 15)  (767 159)  (767 159)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (835 159)  (835 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_9

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (905 150)  (905 150)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 150)  (907 150)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 150)  (908 150)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (38 6)  (912 150)  (912 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (46 6)  (920 150)  (920 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (905 151)  (905 151)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 151)  (910 151)  LC_3 Logic Functioning bit
 (37 7)  (911 151)  (911 151)  LC_3 Logic Functioning bit
 (38 7)  (912 151)  (912 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (44 7)  (918 151)  (918 151)  LC_3 Logic Functioning bit
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 158)  (874 158)  routing T_17_9.glb_netwk_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (895 159)  (895 159)  routing T_17_9.sp4_r_v_b_47 <X> T_17_9.lc_trk_g3_7


LogicTile_18_9

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 12)  (1067 156)  (1067 156)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 156)  (1068 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 156)  (1069 156)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 156)  (1070 156)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 156)  (1072 156)  LC_6 Logic Functioning bit
 (37 12)  (1073 156)  (1073 156)  LC_6 Logic Functioning bit
 (38 12)  (1074 156)  (1074 156)  LC_6 Logic Functioning bit
 (39 12)  (1075 156)  (1075 156)  LC_6 Logic Functioning bit
 (45 12)  (1081 156)  (1081 156)  LC_6 Logic Functioning bit
 (47 12)  (1083 156)  (1083 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (1047 157)  (1047 157)  routing T_20_9.sp4_h_l_46 <X> T_20_9.sp4_h_r_11
 (31 13)  (1067 157)  (1067 157)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 157)  (1072 157)  LC_6 Logic Functioning bit
 (37 13)  (1073 157)  (1073 157)  LC_6 Logic Functioning bit
 (38 13)  (1074 157)  (1074 157)  LC_6 Logic Functioning bit
 (39 13)  (1075 157)  (1075 157)  LC_6 Logic Functioning bit
 (44 13)  (1080 157)  (1080 157)  LC_6 Logic Functioning bit
 (0 14)  (1036 158)  (1036 158)  routing T_20_9.glb_netwk_4 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1058 159)  (1058 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1059 159)  (1059 159)  routing T_20_9.sp4_v_b_46 <X> T_20_9.lc_trk_g3_6
 (24 15)  (1060 159)  (1060 159)  routing T_20_9.sp4_v_b_46 <X> T_20_9.lc_trk_g3_6


LogicTile_21_9

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (11 4)  (1263 148)  (1263 148)  routing T_24_9.sp4_h_l_46 <X> T_24_9.sp4_v_b_5
 (13 4)  (1265 148)  (1265 148)  routing T_24_9.sp4_h_l_46 <X> T_24_9.sp4_v_b_5
 (12 5)  (1264 149)  (1264 149)  routing T_24_9.sp4_h_l_46 <X> T_24_9.sp4_v_b_5


RAM_Tile_25_9



LogicTile_26_9

 (3 2)  (1351 146)  (1351 146)  routing T_26_9.sp12_v_t_23 <X> T_26_9.sp12_h_l_23


LogicTile_27_9



LogicTile_28_9

 (3 2)  (1459 146)  (1459 146)  routing T_28_9.sp12_v_t_23 <X> T_28_9.sp12_h_l_23


LogicTile_29_9

 (19 9)  (1529 153)  (1529 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_30_9

 (3 1)  (1567 145)  (1567 145)  routing T_30_9.sp12_h_l_23 <X> T_30_9.sp12_v_b_0


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8

 (3 4)  (75 132)  (75 132)  routing T_2_8.sp12_v_t_23 <X> T_2_8.sp12_h_r_0


LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (2 12)  (602 140)  (602 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (10 7)  (772 135)  (772 135)  routing T_15_8.sp4_h_l_46 <X> T_15_8.sp4_v_t_41


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (6 2)  (988 130)  (988 130)  routing T_19_8.sp4_v_b_9 <X> T_19_8.sp4_v_t_37
 (5 3)  (987 131)  (987 131)  routing T_19_8.sp4_v_b_9 <X> T_19_8.sp4_v_t_37
 (10 8)  (992 136)  (992 136)  routing T_19_8.sp4_v_t_39 <X> T_19_8.sp4_h_r_7
 (3 12)  (985 140)  (985 140)  routing T_19_8.sp12_v_t_22 <X> T_19_8.sp12_h_r_1


LogicTile_20_8

 (0 2)  (1036 130)  (1036 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 130)  (1037 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 130)  (1038 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 4)  (1061 132)  (1061 132)  routing T_20_8.sp4_h_l_7 <X> T_20_8.lc_trk_g1_2
 (22 5)  (1058 133)  (1058 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 133)  (1059 133)  routing T_20_8.sp4_h_l_7 <X> T_20_8.lc_trk_g1_2
 (24 5)  (1060 133)  (1060 133)  routing T_20_8.sp4_h_l_7 <X> T_20_8.lc_trk_g1_2
 (25 5)  (1061 133)  (1061 133)  routing T_20_8.sp4_h_l_7 <X> T_20_8.lc_trk_g1_2
 (32 12)  (1068 140)  (1068 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 140)  (1070 140)  routing T_20_8.lc_trk_g1_2 <X> T_20_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 140)  (1072 140)  LC_6 Logic Functioning bit
 (37 12)  (1073 140)  (1073 140)  LC_6 Logic Functioning bit
 (38 12)  (1074 140)  (1074 140)  LC_6 Logic Functioning bit
 (39 12)  (1075 140)  (1075 140)  LC_6 Logic Functioning bit
 (45 12)  (1081 140)  (1081 140)  LC_6 Logic Functioning bit
 (47 12)  (1083 140)  (1083 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (1043 141)  (1043 141)  Column buffer control bit: LH_colbuf_cntl_4

 (31 13)  (1067 141)  (1067 141)  routing T_20_8.lc_trk_g1_2 <X> T_20_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 141)  (1072 141)  LC_6 Logic Functioning bit
 (37 13)  (1073 141)  (1073 141)  LC_6 Logic Functioning bit
 (38 13)  (1074 141)  (1074 141)  LC_6 Logic Functioning bit
 (39 13)  (1075 141)  (1075 141)  LC_6 Logic Functioning bit
 (44 13)  (1080 141)  (1080 141)  LC_6 Logic Functioning bit
 (0 14)  (1036 142)  (1036 142)  routing T_20_8.glb_netwk_4 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 142)  (1037 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 143)  (1043 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_8

 (12 8)  (1102 136)  (1102 136)  routing T_21_8.sp4_v_t_45 <X> T_21_8.sp4_h_r_8


LogicTile_22_8

 (2 0)  (1146 128)  (1146 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (8 4)  (1314 132)  (1314 132)  routing T_25_8.sp4_h_l_45 <X> T_25_8.sp4_h_r_4
 (10 4)  (1316 132)  (1316 132)  routing T_25_8.sp4_h_l_45 <X> T_25_8.sp4_h_r_4
 (13 4)  (1319 132)  (1319 132)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5
 (12 5)  (1318 133)  (1318 133)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5


LogicTile_26_8

 (2 6)  (1350 134)  (1350 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 0)  (1514 128)  (1514 128)  routing T_29_8.sp4_h_l_43 <X> T_29_8.sp4_v_b_0
 (6 0)  (1516 128)  (1516 128)  routing T_29_8.sp4_h_l_43 <X> T_29_8.sp4_v_b_0
 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_h_l_41 <X> T_29_8.sp4_h_r_0
 (5 1)  (1515 129)  (1515 129)  routing T_29_8.sp4_h_l_43 <X> T_29_8.sp4_v_b_0
 (6 1)  (1516 129)  (1516 129)  routing T_29_8.sp4_h_l_41 <X> T_29_8.sp4_h_r_0


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


LogicTile_4_7

 (5 1)  (185 113)  (185 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_0


RAM_Tile_8_7

 (5 2)  (401 114)  (401 114)  routing T_8_7.sp4_h_r_9 <X> T_8_7.sp4_h_l_37
 (4 3)  (400 115)  (400 115)  routing T_8_7.sp4_h_r_9 <X> T_8_7.sp4_h_l_37


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (464 116)  (464 116)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_2/in_0
 (37 4)  (475 116)  (475 116)  LC_2 Logic Functioning bit
 (39 4)  (477 116)  (477 116)  LC_2 Logic Functioning bit
 (40 4)  (478 116)  (478 116)  LC_2 Logic Functioning bit
 (42 4)  (480 116)  (480 116)  LC_2 Logic Functioning bit
 (46 4)  (484 116)  (484 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (467 117)  (467 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 117)  (474 117)  LC_2 Logic Functioning bit
 (38 5)  (476 117)  (476 117)  LC_2 Logic Functioning bit
 (41 5)  (479 117)  (479 117)  LC_2 Logic Functioning bit
 (43 5)  (481 117)  (481 117)  LC_2 Logic Functioning bit
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0


LogicTile_15_7

 (19 5)  (781 117)  (781 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_16_7

 (4 0)  (820 112)  (820 112)  routing T_16_7.sp4_v_t_37 <X> T_16_7.sp4_v_b_0


LogicTile_20_7

 (8 13)  (1044 125)  (1044 125)  routing T_20_7.sp4_v_t_42 <X> T_20_7.sp4_v_b_10
 (10 13)  (1046 125)  (1046 125)  routing T_20_7.sp4_v_t_42 <X> T_20_7.sp4_v_b_10


LogicTile_22_7

 (9 13)  (1153 125)  (1153 125)  routing T_22_7.sp4_v_t_47 <X> T_22_7.sp4_v_b_10


LogicTile_29_7

 (11 8)  (1521 120)  (1521 120)  routing T_29_7.sp4_v_t_37 <X> T_29_7.sp4_v_b_8
 (13 8)  (1523 120)  (1523 120)  routing T_29_7.sp4_v_t_37 <X> T_29_7.sp4_v_b_8
 (9 9)  (1519 121)  (1519 121)  routing T_29_7.sp4_v_t_46 <X> T_29_7.sp4_v_b_7
 (10 9)  (1520 121)  (1520 121)  routing T_29_7.sp4_v_t_46 <X> T_29_7.sp4_v_b_7


LogicTile_30_7

 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_v_t_45 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1
 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_vert_t_15 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 8)  (399 104)  (399 104)  routing T_8_6.sp12_v_t_22 <X> T_8_6.sp12_v_b_1


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_6

 (19 10)  (781 106)  (781 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23
 (3 12)  (931 108)  (931 108)  routing T_18_6.sp12_v_t_22 <X> T_18_6.sp12_h_r_1


LogicTile_29_6

 (6 0)  (1516 96)  (1516 96)  routing T_29_6.sp4_v_t_44 <X> T_29_6.sp4_v_b_0
 (5 1)  (1515 97)  (1515 97)  routing T_29_6.sp4_v_t_44 <X> T_29_6.sp4_v_b_0


LogicTile_30_6

 (3 9)  (1567 105)  (1567 105)  routing T_30_6.sp12_h_l_22 <X> T_30_6.sp12_v_b_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 102)  (1731 102)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g0_7
 (7 6)  (1733 102)  (1733 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 103)  (1734 103)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g0_7
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_vert_t_15 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_12_5

 (3 8)  (603 88)  (603 88)  routing T_12_5.sp12_v_t_22 <X> T_12_5.sp12_v_b_1


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


LogicTile_24_5

 (13 4)  (1265 84)  (1265 84)  routing T_24_5.sp4_v_t_40 <X> T_24_5.sp4_v_b_5


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_11_4

 (10 5)  (556 69)  (556 69)  routing T_11_4.sp4_h_r_11 <X> T_11_4.sp4_v_b_4


LogicTile_15_4

 (12 14)  (774 78)  (774 78)  routing T_15_4.sp4_v_t_40 <X> T_15_4.sp4_h_l_46
 (11 15)  (773 79)  (773 79)  routing T_15_4.sp4_v_t_40 <X> T_15_4.sp4_h_l_46
 (13 15)  (775 79)  (775 79)  routing T_15_4.sp4_v_t_40 <X> T_15_4.sp4_h_l_46


LogicTile_16_4

 (2 8)  (818 72)  (818 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_19_4

 (5 15)  (987 79)  (987 79)  routing T_19_4.sp4_h_l_44 <X> T_19_4.sp4_v_t_44


RAM_Tile_25_4

 (13 4)  (1319 68)  (1319 68)  routing T_25_4.sp4_v_t_40 <X> T_25_4.sp4_v_b_5


LogicTile_29_4

 (5 0)  (1515 64)  (1515 64)  routing T_29_4.sp4_v_t_37 <X> T_29_4.sp4_h_r_0


LogicTile_30_4

 (19 3)  (1583 67)  (1583 67)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 4)  (1583 68)  (1583 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g1_5
 (6 12)  (1732 76)  (1732 76)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_15_3

 (8 1)  (770 49)  (770 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1
 (10 1)  (772 49)  (772 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1


LogicTile_16_3

 (4 0)  (820 48)  (820 48)  routing T_16_3.sp4_v_t_37 <X> T_16_3.sp4_v_b_0


LogicTile_20_3

 (8 1)  (1044 49)  (1044 49)  routing T_20_3.sp4_v_t_47 <X> T_20_3.sp4_v_b_1
 (10 1)  (1046 49)  (1046 49)  routing T_20_3.sp4_v_t_47 <X> T_20_3.sp4_v_b_1


LogicTile_21_3

 (19 6)  (1109 54)  (1109 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_22_3

 (8 1)  (1152 49)  (1152 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1
 (10 1)  (1154 49)  (1154 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1


LogicTile_26_3

 (19 6)  (1367 54)  (1367 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (4 1)  (1514 49)  (1514 49)  routing T_29_3.sp4_v_t_42 <X> T_29_3.sp4_h_r_0
 (12 8)  (1522 56)  (1522 56)  routing T_29_3.sp4_v_t_45 <X> T_29_3.sp4_h_r_8


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (6 4)  (1732 52)  (1732 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 52)  (1734 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (13 7)  (1739 55)  (1739 55)  routing T_33_3.span4_horz_37 <X> T_33_3.span4_vert_b_2
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_29_2

 (5 0)  (1515 32)  (1515 32)  routing T_29_2.sp4_v_t_37 <X> T_29_2.sp4_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 44)  (1731 44)  routing T_33_2.span4_horz_37 <X> T_33_2.lc_trk_g1_5
 (6 12)  (1732 44)  (1732 44)  routing T_33_2.span4_horz_37 <X> T_33_2.lc_trk_g1_5
 (7 12)  (1733 44)  (1733 44)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (1734 44)  (1734 44)  routing T_33_2.span4_horz_37 <X> T_33_2.lc_trk_g1_5
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (4 15)  (1730 47)  (1730 47)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g1_6
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_24_1

 (11 8)  (1263 24)  (1263 24)  routing T_24_1.sp4_v_t_40 <X> T_24_1.sp4_v_b_8
 (12 9)  (1264 25)  (1264 25)  routing T_24_1.sp4_v_t_40 <X> T_24_1.sp4_v_b_8


LogicTile_30_1

 (5 4)  (1569 20)  (1569 20)  routing T_30_1.sp4_v_t_38 <X> T_30_1.sp4_h_r_3
 (9 4)  (1573 20)  (1573 20)  routing T_30_1.sp4_v_t_41 <X> T_30_1.sp4_h_r_4


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_horz_28 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_horz_28 <X> T_33_1.lc_trk_g0_4
 (6 5)  (1732 21)  (1732 21)  routing T_33_1.span4_horz_28 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (6 3)  (414 13)  (414 13)  routing T_8_0.span12_vert_10 <X> T_8_0.lc_trk_g0_2
 (7 3)  (415 13)  (415 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g0_2 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (5 0)  (563 15)  (563 15)  routing T_11_0.span4_vert_41 <X> T_11_0.lc_trk_g0_1
 (6 0)  (564 15)  (564 15)  routing T_11_0.span4_vert_41 <X> T_11_0.lc_trk_g0_1
 (7 0)  (565 15)  (565 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (566 15)  (566 15)  routing T_11_0.span4_vert_41 <X> T_11_0.lc_trk_g0_1
 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (566 14)  (566 14)  routing T_11_0.span4_vert_41 <X> T_11_0.lc_trk_g0_1
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_1 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (6 8)  (618 7)  (618 7)  routing T_12_0.span12_vert_9 <X> T_12_0.lc_trk_g1_1
 (7 8)  (619 7)  (619 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (12 0)  (796 15)  (796 15)  routing T_15_0.span4_vert_25 <X> T_15_0.span4_horz_l_12
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (4 11)  (778 5)  (778 5)  routing T_15_0.span12_vert_18 <X> T_15_0.lc_trk_g1_2
 (6 11)  (780 5)  (780 5)  routing T_15_0.span12_vert_18 <X> T_15_0.lc_trk_g1_2
 (7 11)  (781 5)  (781 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (4 1)  (832 14)  (832 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (5 1)  (833 14)  (833 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (6 1)  (834 14)  (834 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (7 1)  (835 14)  (835 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout


IO_Tile_21_0

 (13 13)  (1125 2)  (1125 2)  routing T_21_0.span4_vert_43 <X> T_21_0.span4_horz_r_3


IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (5 14)  (1269 0)  (1269 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1272 0)  (1272 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (4 0)  (1322 15)  (1322 15)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (13 13)  (1383 2)  (1383 2)  routing T_26_0.span4_vert_43 <X> T_26_0.span4_horz_r_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1473 4)  (1473 4)  routing T_28_0.span4_horz_r_11 <X> T_28_0.lc_trk_g1_3
 (7 10)  (1475 4)  (1475 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1476 4)  (1476 4)  routing T_28_0.span4_horz_r_11 <X> T_28_0.lc_trk_g1_3

