Classic Timing Analyzer report for mux3_1
Sat Jan 06 01:05:45 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.169 ns   ; sel[1] ; dout[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 16.169 ns       ; sel[1] ; dout[4] ;
; N/A   ; None              ; 16.107 ns       ; sel[1] ; dout[1] ;
; N/A   ; None              ; 15.836 ns       ; d0[1]  ; dout[1] ;
; N/A   ; None              ; 15.654 ns       ; d1[1]  ; dout[1] ;
; N/A   ; None              ; 15.412 ns       ; sel[0] ; dout[4] ;
; N/A   ; None              ; 15.351 ns       ; sel[1] ; dout[5] ;
; N/A   ; None              ; 15.035 ns       ; sel[0] ; dout[1] ;
; N/A   ; None              ; 14.965 ns       ; sel[1] ; dout[7] ;
; N/A   ; None              ; 14.814 ns       ; sel[1] ; dout[2] ;
; N/A   ; None              ; 14.786 ns       ; d1[5]  ; dout[5] ;
; N/A   ; None              ; 14.784 ns       ; sel[1] ; dout[6] ;
; N/A   ; None              ; 14.651 ns       ; sel[1] ; dout[0] ;
; N/A   ; None              ; 14.591 ns       ; sel[0] ; dout[5] ;
; N/A   ; None              ; 14.531 ns       ; d0[5]  ; dout[5] ;
; N/A   ; None              ; 14.509 ns       ; d0[0]  ; dout[0] ;
; N/A   ; None              ; 14.402 ns       ; d0[2]  ; dout[2] ;
; N/A   ; None              ; 14.395 ns       ; d0[6]  ; dout[6] ;
; N/A   ; None              ; 14.392 ns       ; d2[4]  ; dout[4] ;
; N/A   ; None              ; 14.296 ns       ; d2[1]  ; dout[1] ;
; N/A   ; None              ; 14.185 ns       ; d0[7]  ; dout[7] ;
; N/A   ; None              ; 14.072 ns       ; d2[5]  ; dout[5] ;
; N/A   ; None              ; 14.034 ns       ; d1[6]  ; dout[6] ;
; N/A   ; None              ; 14.018 ns       ; sel[0] ; dout[6] ;
; N/A   ; None              ; 13.901 ns       ; sel[0] ; dout[7] ;
; N/A   ; None              ; 13.892 ns       ; sel[0] ; dout[0] ;
; N/A   ; None              ; 13.794 ns       ; sel[1] ; dout[3] ;
; N/A   ; None              ; 13.728 ns       ; d1[7]  ; dout[7] ;
; N/A   ; None              ; 13.638 ns       ; d1[2]  ; dout[2] ;
; N/A   ; None              ; 13.585 ns       ; d1[0]  ; dout[0] ;
; N/A   ; None              ; 13.555 ns       ; d2[7]  ; dout[7] ;
; N/A   ; None              ; 13.373 ns       ; sel[0] ; dout[2] ;
; N/A   ; None              ; 13.034 ns       ; sel[0] ; dout[3] ;
; N/A   ; None              ; 12.960 ns       ; d1[3]  ; dout[3] ;
; N/A   ; None              ; 12.902 ns       ; d2[0]  ; dout[0] ;
; N/A   ; None              ; 12.886 ns       ; d2[6]  ; dout[6] ;
; N/A   ; None              ; 12.597 ns       ; d2[2]  ; dout[2] ;
; N/A   ; None              ; 11.568 ns       ; d0[4]  ; dout[4] ;
; N/A   ; None              ; 11.323 ns       ; d1[4]  ; dout[4] ;
; N/A   ; None              ; 8.618 ns        ; d0[3]  ; dout[3] ;
; N/A   ; None              ; 7.754 ns        ; d2[3]  ; dout[3] ;
+-------+-------------------+-----------------+--------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 01:05:45 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux3_1 -c mux3_1 --timing_analysis_only
Info: Longest tpd from source pin "sel[1]" to destination pin "dout[4]" is 16.169 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 16; PIN Node = 'sel[1]'
    Info: 2: + IC(6.927 ns) + CELL(0.202 ns) = 8.124 ns; Loc. = LCCOMB_X33_Y5_N16; Fanout = 1; COMB Node = 'dout~24'
    Info: 3: + IC(0.394 ns) + CELL(0.651 ns) = 9.169 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 1; COMB Node = 'dout~25'
    Info: 4: + IC(3.904 ns) + CELL(3.096 ns) = 16.169 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'dout[4]'
    Info: Total cell delay = 4.944 ns ( 30.58 % )
    Info: Total interconnect delay = 11.225 ns ( 69.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Sat Jan 06 01:05:45 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


