Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  2 01:21:15 2020
| Host         : DESKTOP-9TJ4F4D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tlb_top_timing_summary_routed.rpt -pb tlb_top_timing_summary_routed.pb -rpx tlb_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tlb_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.321        0.000                      0                  409        0.118        0.000                      0                  409        3.000        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        8.321        0.000                      0                  409        0.118        0.000                      0                  409        9.500        0.000                       0                   228  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 2.672ns (23.384%)  route 8.755ns (76.616%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 f  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 f  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.476    10.154    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.278 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    10.609    tlb_s_cnt
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.522    18.570    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
                         clock pessimism              0.612    19.182    
                         clock uncertainty           -0.084    19.099    
    SLICE_X84Y135        FDRE (Setup_fdre_C_CE)      -0.169    18.930    tlb_s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 2.672ns (23.384%)  route 8.755ns (76.616%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 f  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 f  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.476    10.154    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.278 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    10.609    tlb_s_cnt
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.522    18.570    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[1]/C
                         clock pessimism              0.612    19.182    
                         clock uncertainty           -0.084    19.099    
    SLICE_X84Y135        FDRE (Setup_fdre_C_CE)      -0.169    18.930    tlb_s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 2.672ns (23.384%)  route 8.755ns (76.616%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 f  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 f  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.476    10.154    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.278 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    10.609    tlb_s_cnt
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.522    18.570    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[2]/C
                         clock pessimism              0.612    19.182    
                         clock uncertainty           -0.084    19.099    
    SLICE_X84Y135        FDRE (Setup_fdre_C_CE)      -0.169    18.930    tlb_s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 2.672ns (23.384%)  route 8.755ns (76.616%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 f  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 f  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.476    10.154    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.278 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    10.609    tlb_s_cnt
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.522    18.570    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[3]/C
                         clock pessimism              0.612    19.182    
                         clock uncertainty           -0.084    19.099    
    SLICE_X84Y135        FDRE (Setup_fdre_C_CE)      -0.169    18.930    tlb_s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 2.672ns (23.492%)  route 8.702ns (76.508%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 r  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 r  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.754    10.432    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.556 r  tlb/test_error_i_1/O
                         net (fo=1, routed)           0.000    10.556    tlb_n_5
    SLICE_X84Y134        FDRE                                         r  test_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.521    18.569    clk_g
    SLICE_X84Y134        FDRE                                         r  test_error_reg/C
                         clock pessimism              0.587    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.081    19.154    test_error_reg
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_test_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 2.672ns (24.164%)  route 8.386ns (75.836%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.643    -0.818    clk_g
    SLICE_X84Y135        FDRE                                         r  tlb_s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  tlb_s_cnt_reg[0]/Q
                         net (fo=38, routed)          1.073     0.774    tlb_s_cnt_reg[0]
    SLICE_X82Y137        LUT4 (Prop_lut4_I0_O)        0.153     0.927 r  g0_b5__0/O
                         net (fo=32, routed)          1.558     2.484    tlb/tlb_s_cnt_reg[3]_i_135_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.327     2.811 r  tlb/tlb_s_cnt[3]_i_279/O
                         net (fo=1, routed)           0.000     2.811    tlb/tlb_s_cnt[3]_i_279_n_0
    SLICE_X75Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.343 r  tlb/tlb_s_cnt_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.888     4.232    tlb/match0_100
    SLICE_X77Y132        LUT2 (Prop_lut2_I0_O)        0.124     4.356 r  tlb/tlb_s_cnt[3]_i_48/O
                         net (fo=9, routed)           2.237     6.593    tlb/tlb_s_cnt[3]_i_48_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  tlb/tlb_s_cnt[3]_i_314/O
                         net (fo=1, routed)           0.505     7.222    tlb/tlb_s_cnt[3]_i_314_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  tlb/tlb_s_cnt[3]_i_166/O
                         net (fo=2, routed)           0.820     8.166    tlb/tlb_s_cnt[3]_i_166_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  tlb/tlb_s_cnt[3]_i_57/O
                         net (fo=1, routed)           0.000     8.290    tlb/tlb_s_cnt[3]_i_57_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.688 f  tlb/tlb_s_cnt_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.866     9.554    tlb/s0_error6
    SLICE_X85Y131        LUT4 (Prop_lut4_I1_O)        0.124     9.678 f  tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.438    10.116    tlb/tlb_s_cnt[3]_i_6_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.124    10.240 r  tlb/tlb_s_test_ok_i_1/O
                         net (fo=1, routed)           0.000    10.240    tlb_n_6
    SLICE_X84Y132        FDRE                                         r  tlb_s_test_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.519    18.567    clk_g
    SLICE_X84Y132        FDRE                                         r  tlb_s_test_ok_reg/C
                         clock pessimism              0.587    19.154    
                         clock uncertainty           -0.084    19.071    
    SLICE_X84Y132        FDRE (Setup_fdre_C_D)        0.081    19.152    tlb_s_test_ok_reg
  -------------------------------------------------------------------
                         required time                         19.152    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.971ns (24.916%)  route 5.940ns (75.084%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.635    -0.826    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  tlb_r_cnt_reg[1]/Q
                         net (fo=53, routed)          2.707     2.337    tlb/tlb_r_cnt_reg[0][1]
    SLICE_X82Y126        LUT6 (Prop_lut6_I2_O)        0.124     2.461 r  tlb/tlb_r_cnt[3]_i_72/O
                         net (fo=1, routed)           0.000     2.461    tlb/tlb_r_cnt[3]_i_72_n_0
    SLICE_X82Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     2.678 r  tlb/tlb_r_cnt_reg[3]_i_59/O
                         net (fo=1, routed)           0.441     3.119    tlb/tlb_r_cnt_reg[3]_i_59_n_0
    SLICE_X82Y126        LUT6 (Prop_lut6_I1_O)        0.299     3.418 r  tlb/tlb_r_cnt[3]_i_36/O
                         net (fo=2, routed)           1.007     4.425    tlb/tlb_r_cnt[3]_i_36_n_0
    SLICE_X83Y133        LUT4 (Prop_lut4_I3_O)        0.124     4.549 r  tlb/tlb_r_cnt[3]_i_19/O
                         net (fo=1, routed)           0.000     4.549    tlb/tlb_r_cnt[3]_i_19_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.863 f  tlb/tlb_r_cnt_reg[3]_i_8/CO[2]
                         net (fo=2, routed)           1.038     5.901    tlb/r_error3
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.313     6.214 f  tlb/tlb_r_cnt[3]_i_4/O
                         net (fo=2, routed)           0.282     6.496    tlb/r_error
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.465     7.085    tlb_r_cnt
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.514    18.562    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[0]/C
                         clock pessimism              0.612    19.174    
                         clock uncertainty           -0.084    19.091    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205    18.886    tlb_r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.971ns (24.916%)  route 5.940ns (75.084%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.635    -0.826    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  tlb_r_cnt_reg[1]/Q
                         net (fo=53, routed)          2.707     2.337    tlb/tlb_r_cnt_reg[0][1]
    SLICE_X82Y126        LUT6 (Prop_lut6_I2_O)        0.124     2.461 r  tlb/tlb_r_cnt[3]_i_72/O
                         net (fo=1, routed)           0.000     2.461    tlb/tlb_r_cnt[3]_i_72_n_0
    SLICE_X82Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     2.678 r  tlb/tlb_r_cnt_reg[3]_i_59/O
                         net (fo=1, routed)           0.441     3.119    tlb/tlb_r_cnt_reg[3]_i_59_n_0
    SLICE_X82Y126        LUT6 (Prop_lut6_I1_O)        0.299     3.418 r  tlb/tlb_r_cnt[3]_i_36/O
                         net (fo=2, routed)           1.007     4.425    tlb/tlb_r_cnt[3]_i_36_n_0
    SLICE_X83Y133        LUT4 (Prop_lut4_I3_O)        0.124     4.549 r  tlb/tlb_r_cnt[3]_i_19/O
                         net (fo=1, routed)           0.000     4.549    tlb/tlb_r_cnt[3]_i_19_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.863 f  tlb/tlb_r_cnt_reg[3]_i_8/CO[2]
                         net (fo=2, routed)           1.038     5.901    tlb/r_error3
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.313     6.214 f  tlb/tlb_r_cnt[3]_i_4/O
                         net (fo=2, routed)           0.282     6.496    tlb/r_error
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.465     7.085    tlb_r_cnt
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.514    18.562    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/C
                         clock pessimism              0.612    19.174    
                         clock uncertainty           -0.084    19.091    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205    18.886    tlb_r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.971ns (24.916%)  route 5.940ns (75.084%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.635    -0.826    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  tlb_r_cnt_reg[1]/Q
                         net (fo=53, routed)          2.707     2.337    tlb/tlb_r_cnt_reg[0][1]
    SLICE_X82Y126        LUT6 (Prop_lut6_I2_O)        0.124     2.461 r  tlb/tlb_r_cnt[3]_i_72/O
                         net (fo=1, routed)           0.000     2.461    tlb/tlb_r_cnt[3]_i_72_n_0
    SLICE_X82Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     2.678 r  tlb/tlb_r_cnt_reg[3]_i_59/O
                         net (fo=1, routed)           0.441     3.119    tlb/tlb_r_cnt_reg[3]_i_59_n_0
    SLICE_X82Y126        LUT6 (Prop_lut6_I1_O)        0.299     3.418 r  tlb/tlb_r_cnt[3]_i_36/O
                         net (fo=2, routed)           1.007     4.425    tlb/tlb_r_cnt[3]_i_36_n_0
    SLICE_X83Y133        LUT4 (Prop_lut4_I3_O)        0.124     4.549 r  tlb/tlb_r_cnt[3]_i_19/O
                         net (fo=1, routed)           0.000     4.549    tlb/tlb_r_cnt[3]_i_19_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.863 f  tlb/tlb_r_cnt_reg[3]_i_8/CO[2]
                         net (fo=2, routed)           1.038     5.901    tlb/r_error3
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.313     6.214 f  tlb/tlb_r_cnt[3]_i_4/O
                         net (fo=2, routed)           0.282     6.496    tlb/r_error
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.465     7.085    tlb_r_cnt
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.514    18.562    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[2]/C
                         clock pessimism              0.612    19.174    
                         clock uncertainty           -0.084    19.091    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205    18.886    tlb_r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.971ns (24.916%)  route 5.940ns (75.084%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.635    -0.826    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  tlb_r_cnt_reg[1]/Q
                         net (fo=53, routed)          2.707     2.337    tlb/tlb_r_cnt_reg[0][1]
    SLICE_X82Y126        LUT6 (Prop_lut6_I2_O)        0.124     2.461 r  tlb/tlb_r_cnt[3]_i_72/O
                         net (fo=1, routed)           0.000     2.461    tlb/tlb_r_cnt[3]_i_72_n_0
    SLICE_X82Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     2.678 r  tlb/tlb_r_cnt_reg[3]_i_59/O
                         net (fo=1, routed)           0.441     3.119    tlb/tlb_r_cnt_reg[3]_i_59_n_0
    SLICE_X82Y126        LUT6 (Prop_lut6_I1_O)        0.299     3.418 r  tlb/tlb_r_cnt[3]_i_36/O
                         net (fo=2, routed)           1.007     4.425    tlb/tlb_r_cnt[3]_i_36_n_0
    SLICE_X83Y133        LUT4 (Prop_lut4_I3_O)        0.124     4.549 r  tlb/tlb_r_cnt[3]_i_19/O
                         net (fo=1, routed)           0.000     4.549    tlb/tlb_r_cnt[3]_i_19_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.863 f  tlb/tlb_r_cnt_reg[3]_i_8/CO[2]
                         net (fo=2, routed)           1.038     5.901    tlb/r_error3
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.313     6.214 f  tlb/tlb_r_cnt[3]_i_4/O
                         net (fo=2, routed)           0.282     6.496    tlb/r_error
    SLICE_X84Y136        LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.465     7.085    tlb_r_cnt
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         1.514    18.562    clk_g
    SLICE_X83Y136        FDRE                                         r  tlb_r_cnt_reg[3]/C
                         clock pessimism              0.612    19.174    
                         clock uncertainty           -0.084    19.091    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205    18.886    tlb_r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 11.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tlb_w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb/tlb_asid_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.155%)  route 0.270ns (67.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560    -0.618    clk_g
    SLICE_X85Y132        FDRE                                         r  tlb_w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  tlb_w_cnt_reg[1]/Q
                         net (fo=39, routed)          0.270    -0.220    tlb/Q[1]
    SLICE_X82Y134        FDRE                                         r  tlb/tlb_asid_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.829    -0.849    tlb/clk_out1
    SLICE_X82Y134        FDRE                                         r  tlb/tlb_asid_reg[14][1]/C
                         clock pessimism              0.495    -0.354    
    SLICE_X82Y134        FDRE (Hold_fdre_C_D)         0.016    -0.338    tlb/tlb_asid_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tlb_w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb/tlb_asid_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.509%)  route 0.292ns (69.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560    -0.618    clk_g
    SLICE_X85Y132        FDRE                                         r  tlb_w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  tlb_w_cnt_reg[1]/Q
                         net (fo=39, routed)          0.292    -0.198    tlb/Q[1]
    SLICE_X82Y131        FDRE                                         r  tlb/tlb_asid_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.826    -0.852    tlb/clk_out1
    SLICE_X82Y131        FDRE                                         r  tlb/tlb_asid_reg[7][1]/C
                         clock pessimism              0.495    -0.357    
    SLICE_X82Y131        FDRE (Hold_fdre_C_D)         0.005    -0.352    tlb/tlb_asid_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tlb_w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb/tlb_asid_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.460%)  route 0.338ns (72.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560    -0.618    clk_g
    SLICE_X85Y132        FDRE                                         r  tlb_w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  tlb_w_cnt_reg[1]/Q
                         net (fo=39, routed)          0.338    -0.152    tlb/Q[1]
    SLICE_X78Y134        FDRE                                         r  tlb/tlb_asid_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.831    -0.847    tlb/clk_out1
    SLICE_X78Y134        FDRE                                         r  tlb/tlb_asid_reg[12][1]/C
                         clock pessimism              0.495    -0.352    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.016    -0.336    tlb/tlb_asid_reg[12][1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tlb_w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb/tlb_asid_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.528%)  route 0.337ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560    -0.618    clk_g
    SLICE_X85Y132        FDRE                                         r  tlb_w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  tlb_w_cnt_reg[1]/Q
                         net (fo=39, routed)          0.337    -0.153    tlb/Q[1]
    SLICE_X81Y131        FDRE                                         r  tlb/tlb_asid_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.828    -0.850    tlb/clk_out1
    SLICE_X81Y131        FDRE                                         r  tlb/tlb_asid_reg[1][1]/C
                         clock pessimism              0.495    -0.355    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.016    -0.339    tlb/tlb_asid_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 scan_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.012%)  route 0.356ns (62.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X84Y139        FDRE                                         r  scan_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  scan_data_reg[0]/Q
                         net (fo=7, routed)           0.356    -0.094    scan_data_reg_n_0_[0]
    SLICE_X86Y153        LUT4 (Prop_lut4_I3_O)        0.045    -0.049 r  num_a_g[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    num_a_g[6]_i_1_n_0
    SLICE_X86Y153        FDRE                                         r  num_a_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.833    -0.844    clk_g
    SLICE_X86Y153        FDRE                                         r  num_a_g_reg[6]/C
                         clock pessimism              0.500    -0.344    
    SLICE_X86Y153        FDRE (Hold_fdre_C_D)         0.092    -0.252    num_a_g_reg[6]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.190ns (57.494%)  route 0.140ns (42.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X83Y142        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  count_reg[19]/Q
                         net (fo=13, routed)          0.140    -0.332    sel0[2]
    SLICE_X82Y142        LUT3 (Prop_lut3_I0_O)        0.049    -0.283 r  num_csn[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    p_1_in[5]
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834    -0.844    clk_g
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[5]/C
                         clock pessimism              0.243    -0.601    
    SLICE_X82Y142        FDSE (Hold_fdse_C_D)         0.107    -0.494    num_csn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.192ns (57.116%)  route 0.144ns (42.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X83Y142        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  count_reg[19]/Q
                         net (fo=13, routed)          0.144    -0.329    sel0[2]
    SLICE_X82Y142        LUT3 (Prop_lut3_I1_O)        0.051    -0.278 r  num_csn[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    p_1_in[4]
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834    -0.844    clk_g
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[4]/C
                         clock pessimism              0.243    -0.601    
    SLICE_X82Y142        FDSE (Hold_fdse_C_D)         0.107    -0.494    num_csn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.973%)  route 0.140ns (43.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X83Y142        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  count_reg[19]/Q
                         net (fo=13, routed)          0.140    -0.332    sel0[2]
    SLICE_X82Y142        LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  num_csn[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    p_1_in[3]
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834    -0.844    clk_g
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[3]/C
                         clock pessimism              0.243    -0.601    
    SLICE_X82Y142        FDSE (Hold_fdse_C_D)         0.092    -0.509    num_csn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 scan_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.212ns (35.329%)  route 0.388ns (64.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X84Y139        FDRE                                         r  scan_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  scan_data_reg[2]/Q
                         net (fo=7, routed)           0.388    -0.062    scan_data_reg_n_0_[2]
    SLICE_X86Y153        LUT4 (Prop_lut4_I1_O)        0.048    -0.014 r  num_a_g[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    num_a_g[1]_i_1_n_0
    SLICE_X86Y153        FDRE                                         r  num_a_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.833    -0.844    clk_g
    SLICE_X86Y153        FDRE                                         r  num_a_g_reg[1]/C
                         clock pessimism              0.500    -0.344    
    SLICE_X86Y153        FDRE (Hold_fdre_C_D)         0.107    -0.237    num_a_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.337%)  route 0.144ns (43.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.564    -0.614    clk_g
    SLICE_X83Y142        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  count_reg[19]/Q
                         net (fo=13, routed)          0.144    -0.329    sel0[2]
    SLICE_X82Y142        LUT3 (Prop_lut3_I0_O)        0.045    -0.284 r  num_csn[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    p_1_in[2]
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834    -0.844    clk_g
    SLICE_X82Y142        FDSE                                         r  num_csn_reg[2]/C
                         clock pessimism              0.243    -0.601    
    SLICE_X82Y142        FDSE (Hold_fdse_C_D)         0.092    -0.509    num_csn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y138    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y139    count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y139    count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y139    count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y140    count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y140    count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y139    scan_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y134    test_error_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y126    tlb/tlb_pfn1_reg[7][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y125    tlb/tlb_pfn1_reg[8][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y125    tlb/tlb_pfn1_reg[8][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y126    tlb/tlb_pfn1_reg[9][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y125    tlb/tlb_pfn0_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y125    tlb/tlb_pfn0_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y126    tlb/tlb_pfn0_reg[13][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y128    tlb/tlb_pfn0_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y128    tlb/tlb_pfn0_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y153    num_a_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y134    test_error_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y134    tlb/tlb_asid_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y134    tlb/tlb_asid_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y128    tlb/tlb_asid_reg[11][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y130    tlb/tlb_asid_reg[11][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y131    tlb/tlb_asid_reg[11][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y134    tlb/tlb_asid_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y130    tlb/tlb_asid_reg[9][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y130    tlb/tlb_asid_reg[9][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y132    tlb/tlb_g_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



