// Seed: 1176054052
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wor  id_3,
    input  wire id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  wire id_8;
  assign module_1.id_2 = 0;
  wire module_0;
endmodule
module module_1 (
    input  tri0  id_0
    , id_8,
    output wire  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  uwire id_5,
    input  wor   id_6
);
  initial begin : LABEL_0
    if (1) disable id_9;
  end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5
  );
  logic id_10;
  parameter id_11 = -1;
  always disable \id_12 ;
  assign id_4 = -1 & -1;
  wire id_13 = id_3;
  wire id_14, id_15;
endmodule
