<!doctype html>
<html>
<head>
<title>Module Summary</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Versal Adaptive SoC AI Engine-ML v2 Register Reference</a> &gt; Module Summary<h1>Module Summary</h1>
<p>The AI Engine-ML v2 consists of a matrix of Compute Tiles, Memory Tiles and Interface Tiles, each containing one or more Modules:</p>
<h3>Compute Tile</h3>
<ul>
    <li>Core Module</li>
    <li>Memory Module</li>
</ul>
<p>The register base addresses for compute modules can be found by using the following formula:<br>
&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum + <i>m</i> + 1>) * 0x10_0000<br>
&nbsp;&nbsp;&nbsp;<b>Note 1</b>: The first row of compute tiles is rownum 0.<br>
&nbsp;&nbsp;&nbsp;<b>Note 2</b>: <i>m</i> is the number of memory tile rows, which is 1 or 2 depending on the device.</p>
<h3>Memory Tile</h3>
<ul>
    <li>Memory Tile Module</li>
</ul>
<p>The register base addresses for memory tile modules can be found by using the following formula:<br>
&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum + 1>) * 0x10_0000<br>
&nbsp;&nbsp;&nbsp;<b>Note</b>: The first row of memory tiles is rownum 0.<br>
<h3>Interface Tile</h3>
<ul>
    <li>PL Module</li>
    <li>NOC Module</li>
    <li>Control Module</li>
</ul>
<p>UC Module Core shows the address map seen by the uC-Core in every Interface Tile<br>
The register base addresses for interface modules can be found by using the following formula:<br>
&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32) * 0x10_0000<br>

<table><tr valign=top><th width=30%>Module Type</th><th width=50%>Description</th></tr><tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___control_module.html")>CONTROL_MODULE</a></td><td width=50%>Control-Module Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___core_module.html")>CORE_MODULE</a></td><td width=50%>Core Module Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___memory_module.html")>MEMORY_MODULE</a></td><td width=50%>Memory Module Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___memory_tile_module.html")>MEMORY_TILE_MODULE</a></td><td width=50%>Memory Tile Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___noc_module.html")>NOC_MODULE</a></td><td width=50%>NoC Interface Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___pl_module.html")>PL_MODULE</a></td><td width=50%>PL Interface Control and Status Registers</td></tr>
<tr valign=top><td width="30%"><a href=# onclick=gotoTopic("mod___uc_module_core.html")>UC_MODULE_CORE</a></td><td width=50%>uC-Core Memory Map</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>