$version Generated by VerilatedVcd $end
$date Sun Jan  8 16:27:32 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 $ clr $end
  $var wire  2 & inp [1:0] $end
  $var wire  1 # load $end
  $var wire  2 ' q [1:0] $end
  $scope module register2 $end
   $var wire  1 % clk $end
   $var wire  1 $ clr $end
   $var wire  2 & inp [1:0] $end
   $var wire  1 # load $end
   $var wire  2 ' q [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
b00 &
b00 '
#2
1%
#3
0%
#4
1%
#5
#6
0%
#7
1%
#8
0%
#9
b01 &
#10
1%
#11
0%
#12
1%
#13
#14
0%
#15
1%
#16
0%
#17
b10 &
#18
1%
#19
0%
#20
1%
#21
#22
0%
#23
1%
#24
0%
#25
b11 &
#26
1%
#27
0%
#28
1%
#29
#30
0%
#31
1%
#32
0%
#33
1#
b00 &
#34
1%
#35
0%
#36
1%
#37
#38
0%
#39
1%
#40
0%
#41
b01 &
#42
1%
b01 '
#43
0%
#44
1%
#45
#46
0%
#47
1%
#48
0%
#49
b10 &
#50
1%
b10 '
#51
0%
#52
1%
#53
#54
0%
#55
1%
#56
0%
#57
b11 &
#58
1%
b11 '
#59
0%
#60
1%
#61
#62
0%
#63
1%
#64
0%
#65
0#
1$
b00 &
#66
1%
b00 '
#67
0%
#68
1%
#69
#70
0%
#71
1%
#72
0%
#73
b01 &
#74
1%
#75
0%
#76
1%
#77
#78
0%
#79
1%
#80
0%
#81
b10 &
#82
1%
#83
0%
#84
1%
#85
#86
0%
#87
1%
#88
0%
#89
b11 &
#90
1%
#91
0%
#92
1%
#93
#94
0%
#95
1%
#96
0%
#97
1#
b00 &
#98
1%
#99
0%
#100
1%
#101
#102
0%
#103
1%
#104
0%
#105
b01 &
#106
1%
#107
0%
#108
1%
#109
#110
0%
#111
1%
#112
0%
#113
b10 &
#114
1%
#115
0%
#116
1%
#117
#118
0%
#119
1%
#120
0%
#121
b11 &
#122
1%
#123
0%
#124
1%
#125
#126
0%
#127
1%
#128
0%
#129
