{
  "Top": "pixl_to_symbol",
  "RtlTop": "pixl_to_symbol",
  "RtlPrefix": "",
  "RtlSubPrefix": "pixl_to_symbol_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=2.0.1"
    ],
    "DirectiveTcl": ["set_directive_top pixl_to_symbol -name pixl_to_symbol"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pixl_to_symbol"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pixl_to_symbol",
    "Version": "2.0",
    "DisplayName": "Pixl_to_symbol",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pixl_to_symbol_2_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/pixl2sym_src\/pixl_to_symbol.cpp",
      "..\/..\/..\/pixl2sym_src\/symbol_to_pixl.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/pixl_to_symbol_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_46_2.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_47_2.vhd",
      "impl\/vhdl\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2.vhd",
      "impl\/vhdl\/pixl_to_symbol_regslice_both.vhd",
      "impl\/vhdl\/pixl_to_symbol_udiv_64ns_64s_60_68_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_udiv_64ns_64s_64_68_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_urem_64ns_64s_4_68_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_urem_64ns_64s_32_68_1.vhd",
      "impl\/vhdl\/pixl_to_symbol_urem_64ns_64s_64_68_1.vhd",
      "impl\/vhdl\/pixl_to_symbol.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pixl_to_symbol_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pixl_to_symbol_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/pixl_to_symbol_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/pixl_to_symbol_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/pixl_to_symbol_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_45_2.v",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_46_2.v",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_47_2.v",
      "impl\/verilog\/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2.v",
      "impl\/verilog\/pixl_to_symbol_regslice_both.v",
      "impl\/verilog\/pixl_to_symbol_udiv_64ns_64s_60_68_1.v",
      "impl\/verilog\/pixl_to_symbol_udiv_64ns_64s_64_68_1.v",
      "impl\/verilog\/pixl_to_symbol_urem_64ns_64s_4_68_1.v",
      "impl\/verilog\/pixl_to_symbol_urem_64ns_64s_32_68_1.v",
      "impl\/verilog\/pixl_to_symbol_urem_64ns_64s_64_68_1.v",
      "impl\/verilog\/pixl_to_symbol.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pixl_to_symbol.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_in:data_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "data_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "data_in_",
      "ports": [
        "data_in_TDATA",
        "data_in_TKEEP",
        "data_in_TLAST",
        "data_in_TREADY",
        "data_in_TSTRB",
        "data_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_out_",
      "ports": [
        "data_out_TDATA",
        "data_out_TKEEP",
        "data_out_TLAST",
        "data_out_TREADY",
        "data_out_TSTRB",
        "data_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TSTRB": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pixl_to_symbol",
      "Instances": [
        {
          "ModuleName": "pixl_to_symbol_Pipeline_VITIS_LOOP_22_1",
          "InstanceName": "grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58"
        },
        {
          "ModuleName": "pixl_to_symbol_Pipeline_VITIS_LOOP_48_2",
          "InstanceName": "grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80"
        }
      ]
    },
    "Info": {
      "pixl_to_symbol_Pipeline_VITIS_LOOP_22_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixl_to_symbol_Pipeline_VITIS_LOOP_48_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixl_to_symbol": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pixl_to_symbol_Pipeline_VITIS_LOOP_22_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "151",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pixl_to_symbol_Pipeline_VITIS_LOOP_48_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.968"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "69"
          }],
        "Area": {
          "FF": "18018",
          "AVAIL_FF": "234240",
          "UTIL_FF": "7",
          "LUT": "13514",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pixl_to_symbol": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "2.409"
        },
        "Area": {
          "FF": "18241",
          "AVAIL_FF": "234240",
          "UTIL_FF": "7",
          "LUT": "13735",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-23 16:01:53 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
