CR_DMAEN,VAR_0
DMA_DEV_TO_MEM,VAR_1
DMA_MEM_TO_DEV,VAR_2
DMA_PREP_INTERRUPT,VAR_3
ENOMEM,VAR_4
ETIMEDOUT,VAR_5
QSPI_CR,VAR_6
SPI_MEM_DATA_IN,VAR_7
STM32_COMP_TIMEOUT_MS,VAR_8
dma_async_issue_pending,FUNC_0
dma_submit_error,FUNC_1
dmaengine_prep_slave_sg,FUNC_2
dmaengine_submit,FUNC_3
dmaengine_terminate_all,FUNC_4
msecs_to_jiffies,FUNC_5
readl_relaxed,FUNC_6
reinit_completion,FUNC_7
spi_controller_dma_map_mem_op_data,FUNC_8
spi_controller_dma_unmap_mem_op_data,FUNC_9
stm32_qspi_dma_callback,VAR_9
wait_for_completion_timeout,FUNC_10
writel_relaxed,FUNC_11
stm32_qspi_tx_dma,FUNC_12
qspi,VAR_10
op,VAR_11
desc,VAR_12
dma_dir,VAR_13
dma_ch,VAR_14
sgt,VAR_15
cookie,VAR_16
cr,VAR_17
t_out,VAR_18
err,VAR_19
