[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8700       tick       2825226       1300189       1253277       2825226 
      2   8700       tick       4316191       2105833       2087590       4316191 
      3   8700       tick       4315134       2104481       2087788       4315134 
      4   8700       tick       4316102       2105457       2086704       4316102 
      5   8700       tick       4320832       2107604       2087324       4320832 
      6   8700       tick       4314573       2104805       2086757       4314573 
      7   8700       tick       4310974       2103446       2088333       4310974 
      8   8700       tick       4313771       2104729       2088203       4313771 
      9   8700       tick       4312590       2104774       2089025       4312590 
     10   8700       tick       4316000       2105550       2086559       4316000 
     11   8700       tick       4314047       2105344       2086517       4314047 
     12   8700       tick       4317367       2106285       2089546       4317367 
     13   8700       tick       4321953       2107568       2084865       4321953 
     14   8700       tick       4317186       2106114       2091177       4317186 
     15   8700       tick       4322784       2108888       2086615       4322784 
     16   8700       tick       4313940       2105056       2086804       4313940 
     17   8700       tick       4321730       2107876       2086810       4321730 
     18   8700       tick       4304267       2099890       2081375       4304267 
     19   8700       tick       4311306       2103937       2088642       4311306 
     20   8700       tick       4311264       2103241       2085176       4311264 
     21   8700       tick       4314253       2105276       2084965       4314253 
     22   8700       exit       1079336        526706        521013       1079336 
