Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Wed Jan 12 05:53:04 2022
| Host              : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         25          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/stepper_div/inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.674       -8.735                     14                 3112        0.016        0.000                      0                 3112        1.000        0.000                       0                  1432  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       -0.674       -8.735                     14                 3090        0.016        0.000                      0                 3090        1.000        0.000                       0                  1431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        3.217        0.000                      0                   22        0.165        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.674ns,  Total Violation       -8.735ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.674ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.713ns (49.060%)  route 2.817ns (50.940%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.285     9.385    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y180         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.093     9.478 r  system_i/stepper_div/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.034     9.512    system_i/stepper_div/inst/p_0_in[10]
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/C
                         clock pessimism             -0.581     8.854    
                         clock uncertainty           -0.062     8.792    
    SLICE_X7Y180         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.838    system_i/stepper_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 -0.674    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.774ns (50.190%)  route 2.753ns (49.810%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 9.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.734ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.177     9.277    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y185         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     9.431 r  system_i/stepper_div/inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.078     9.509    system_i/stepper_div/inst/p_0_in[16]
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.891     9.434    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[16]/C
                         clock pessimism             -0.581     8.853    
                         clock uncertainty           -0.062     8.791    
    SLICE_X7Y185         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.837    system_i/stepper_div/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.569ns (46.616%)  route 2.942ns (53.384%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 9.441 - 5.000 ) 
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.795ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.734ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.099     3.999    system_i/stepper_div/inst/clk_in
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.113 r  system_i/stepper_div/inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.343     4.456    system_i/stepper_div/inst/counter[8]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.631 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.661    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.754 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.169    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.393 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.408    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.640 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.670    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.776 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.935    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.991 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.321    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.404 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.422    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.658 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.688    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.753 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.783    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.911 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.137    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.274 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.296    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.475 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.707    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.765 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.782    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.861 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.139    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.197 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.212    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.384 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.414    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.492 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.918    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.157 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.231     9.388    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X6Y179         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     9.445 r  system_i/stepper_div/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.065     9.510    system_i/stepper_div/inst/p_0_in[9]
    SLICE_X6Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.898     9.441    system_i/stepper_div/inst/clk_in
    SLICE_X6Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[9]/C
                         clock pessimism             -0.581     8.860    
                         clock uncertainty           -0.062     8.798    
    SLICE_X6Y179         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     8.844    system_i/stepper_div/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.676ns (48.672%)  route 2.822ns (51.328%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.229     9.329    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y181         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     9.385 r  system_i/stepper_div/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.095     9.480    system_i/stepper_div/inst/p_0_in[14]
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]/C
                         clock pessimism             -0.581     8.854    
                         clock uncertainty           -0.062     8.792    
    SLICE_X7Y181         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.835    system_i/stepper_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.632ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 2.680ns (48.905%)  route 2.800ns (51.095%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.734ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.222     9.322    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y183         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     9.382 r  system_i/stepper_div/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.080     9.462    system_i/stepper_div/inst/p_0_in[5]
    SLICE_X7Y183         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     9.429    system_i/stepper_div/inst/clk_in
    SLICE_X7Y183         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
                         clock pessimism             -0.581     8.848    
                         clock uncertainty           -0.062     8.786    
    SLICE_X7Y183         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.830    system_i/stepper_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 -0.632    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.710ns (49.489%)  route 2.766ns (50.511%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.239     9.339    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y181         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     9.429 r  system_i/stepper_div/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.029     9.458    system_i/stepper_div/inst/p_0_in[8]
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/C
                         clock pessimism             -0.581     8.854    
                         clock uncertainty           -0.062     8.792    
    SLICE_X7Y181         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.836    system_i/stepper_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.620ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.700ns (49.342%)  route 2.772ns (50.658%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 9.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.734ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.178     9.278    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y185         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     9.358 r  system_i/stepper_div/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.096     9.454    system_i/stepper_div/inst/p_0_in[11]
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.891     9.434    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/C
                         clock pessimism             -0.581     8.853    
                         clock uncertainty           -0.062     8.791    
    SLICE_X7Y185         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043     8.834    system_i/stepper_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 -0.620    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.700ns (49.351%)  route 2.771ns (50.649%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 9.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.734ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.181     9.281    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y185         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     9.361 r  system_i/stepper_div/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.092     9.453    system_i/stepper_div/inst/p_0_in[12]
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.891     9.434    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
                         clock pessimism             -0.581     8.853    
                         clock uncertainty           -0.062     8.791    
    SLICE_X7Y185         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     8.836    system_i/stepper_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.700ns (49.496%)  route 2.755ns (50.504%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.795ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.734ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.082     3.982    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.098 r  system_i/stepper_div/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.195     4.293    system_i/stepper_div/inst/counter[1]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.574 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.604    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.697 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.112    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.336 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.351    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.583 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.613    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.878    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.934 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.264    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.347 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.365    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.601 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.631    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.696 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.726    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.854 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.080    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.217 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.239    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.418 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.650    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.708 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.725    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.804 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.082    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.140 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.155    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.327 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.357    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.435 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.861    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.100 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.161     9.261    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y184         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     9.341 r  system_i/stepper_div/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.096     9.437    system_i/stepper_div/inst/p_0_in[13]
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.885     9.428    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/C
                         clock pessimism             -0.581     8.847    
                         clock uncertainty           -0.062     8.785    
    SLICE_X7Y184         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043     8.828    system_i/stepper_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.666ns (47.786%)  route 2.913ns (52.214%))
  Logic Levels:           19  (CARRY8=12 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 9.521 - 5.000 ) 
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.795ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.734ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.099     3.999    system_i/stepper_div/inst/clk_in
    SLICE_X7Y181         FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.113 r  system_i/stepper_div/inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.343     4.456    system_i/stepper_div/inst/counter[8]
    SLICE_X7Y179         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.631 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.661    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.754 r  system_i/stepper_div/inst/counter1_carry__0/O[2]
                         net (fo=24, routed)          0.415     5.169    system_i/stepper_div/inst/counter1[11]
    SLICE_X9Y179         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.393 r  system_i/stepper_div/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.408    system_i/stepper_div/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X9Y179         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.640 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.670    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X9Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.776 r  system_i/stepper_div/inst/counter0__0_carry__1/O[1]
                         net (fo=5, routed)           0.159     5.935    system_i/stepper_div/inst/counter0__0_carry__1_n_14
    SLICE_X9Y181         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.991 r  system_i/stepper_div/inst/counter0__65_carry__0_i_31/O
                         net (fo=1, routed)           0.330     6.321    system_i/stepper_div/inst/counter0__65_carry__0_i_31_n_0
    SLICE_X8Y180         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.404 r  system_i/stepper_div/inst/counter0__65_carry__0_i_12/O
                         net (fo=1, routed)           0.018     6.422    system_i/stepper_div/inst/counter0__65_carry__0_i_12_n_0
    SLICE_X8Y180         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.658 r  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.688    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X8Y181         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.753 r  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.783    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X8Y182         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     6.911 r  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=17, routed)          0.226     7.137    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X8Y183         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     7.274 r  system_i/stepper_div/inst/counter0__134_carry_i_7/O
                         net (fo=1, routed)           0.022     7.296    system_i/stepper_div/inst/counter0__134_carry_i_7_n_0
    SLICE_X8Y183         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     7.475 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.232     7.707    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X8Y184         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     7.765 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.017     7.782    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.861 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.278     8.139    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X6Y182         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.197 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.212    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X6Y182         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.384 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.414    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X6Y183         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.492 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.426     8.918    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X7Y183         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.157 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=14, routed)          0.189     9.346    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X7Y184         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     9.500 r  system_i/stepper_div/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.078     9.578    system_i/stepper_div/inst/p_0_in[15]
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.978     9.521    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/C
                         clock pessimism             -0.532     8.989    
                         clock uncertainty           -0.062     8.926    
    SLICE_X7Y184         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.972    system_i/stepper_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 -0.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.145ns (56.863%)  route 0.110ns (43.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Net Delay (Source):      1.878ns (routing 0.734ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.795ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.878     4.421    system_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X0Y180         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     4.533 r  system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/Q
                         net (fo=4, routed)           0.081     4.614    system_i/axi_intc/U0/INTC_CORE_I/isr
    SLICE_X0Y179         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     4.647 r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_i_1/O
                         net (fo=1, routed)           0.029     4.676    system_i/axi_intc/U0/INTC_CORE_I/irq_gen_i
    SLICE_X0Y179         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.078     3.978    system_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X0Y179         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/C
                         clock pessimism              0.581     4.559    
    SLICE_X0Y179         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.660    system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           4.676    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.094%)  route 0.142ns (55.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.886ns (routing 0.734ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.795ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     4.429    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y181         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.541 r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.142     4.683    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X2Y185         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.165     4.065    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y185         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.532     4.597    
    SLICE_X2Y185         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.658    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -4.658    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.112ns (43.922%)  route 0.143ns (56.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.886ns (routing 0.734ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.795ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     4.429    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y186         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.541 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/Q
                         net (fo=1, routed)           0.143     4.684    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[16]
    SLICE_X2Y186         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.165     4.065    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y186         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.532     4.597    
    SLICE_X2Y186         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.658    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -4.658    
                         arrival time                           4.684    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.114ns (44.186%)  route 0.144ns (55.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    4.424ns
    Clock Pessimism Removal (CPR):    -0.539ns
  Clock Net Delay (Source):      1.881ns (routing 0.734ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.795ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.881     4.424    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X4Y168         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.538 r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_reg/Q
                         net (fo=6, routed)           0.144     4.682    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop
    SLICE_X2Y167         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.109     4.009    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X2Y167         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_d1_reg/C
                         clock pessimism              0.539     4.548    
    SLICE_X2Y167         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.650    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/gen_stop_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.650    
                         arrival time                           4.682    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.144ns (53.333%)  route 0.126ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Net Delay (Source):      1.885ns (routing 0.734ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.795ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.885     4.428    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X1Y179         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.540 r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=4, routed)           0.081     4.621    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0
    SLICE_X1Y180         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.032     4.653 r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.045     4.698    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[31]
    SLICE_X1Y180         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.080     3.980    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X1Y180         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.581     4.561    
    SLICE_X1Y180         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     4.661    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.112ns (42.105%)  route 0.154ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.894ns (routing 0.734ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.795ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.894     4.437    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y180         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.549 r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.154     4.703    system_i/axi_io/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X5Y180         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.130     4.030    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y180         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[29]/C
                         clock pessimism              0.532     4.562    
    SLICE_X5Y180         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.664    system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.703    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.113ns (40.794%)  route 0.164ns (59.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.886ns (routing 0.734ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.795ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     4.429    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y181         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     4.542 r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.164     4.706    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X2Y185         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.165     4.065    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y185         SRLC32E                                      r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.532     4.597    
    SLICE_X2Y185         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.070     4.667    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.706    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.111ns (37.000%)  route 0.189ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Net Delay (Source):      1.898ns (routing 0.734ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.795ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.898     4.441    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y183         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.552 r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.189     4.741    system_i/axi_io/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X5Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.119     4.019    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/C
                         clock pessimism              0.581     4.600    
    SLICE_X5Y179         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.702    system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.702    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.113ns (52.074%)  route 0.104ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      1.886ns (routing 0.734ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.795ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     4.429    system_i/axi_io/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y178         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.542 r  system_i/axi_io/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.104     4.646    system_i/axi_io/U0/gpio_core_1/gpio2_io_i_d2[1]
    SLICE_X6Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.119     4.019    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                         clock pessimism              0.487     4.506    
    SLICE_X6Y179         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.607    system_i/axi_io/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           4.646    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.145ns (53.114%)  route 0.128ns (46.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Net Delay (Source):      1.885ns (routing 0.734ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.795ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.885     4.428    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X1Y179         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.540 r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=4, routed)           0.080     4.620    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0
    SLICE_X1Y180         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033     4.653 r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.048     4.701    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[1]
    SLICE_X1Y180         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.080     3.980    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X1Y180         FDRE                                         r  system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.581     4.561    
    SLICE_X1Y180         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     4.661    system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.701    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0      system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y171  system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y171  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.114ns (7.750%)  route 1.357ns (92.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.357     5.482    system_i/stepper_div/inst/rst
    SLICE_X9Y178         FDCE                                         f  system_i/stepper_div/inst/counter_reg[0]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X9Y178         FDCE                                         r  system_i/stepper_div/inst/counter_reg[0]_replica/C
                         clock pessimism             -0.581     8.854    
                         clock uncertainty           -0.062     8.792    
    SLICE_X9Y178         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     8.699    system_i/stepper_div/inst/counter_reg[0]_replica
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.114ns (7.873%)  route 1.334ns (92.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.334     5.459    system_i/stepper_div/inst/rst
    SLICE_X7Y180         FDCE                                         f  system_i/stepper_div/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[3]/C
                         clock pessimism             -0.532     8.903    
                         clock uncertainty           -0.062     8.841    
    SLICE_X7Y180         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     8.748    system_i/stepper_div/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.114ns (7.873%)  route 1.334ns (92.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.334     5.459    system_i/stepper_div/inst/rst
    SLICE_X7Y180         FDCE                                         f  system_i/stepper_div/inst/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[4]/C
                         clock pessimism             -0.532     8.903    
                         clock uncertainty           -0.062     8.841    
    SLICE_X7Y180         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093     8.748    system_i/stepper_div/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.331     5.456    system_i/stepper_div/inst/rst
    SLICE_X7Y180         FDCE                                         f  system_i/stepper_div/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/C
                         clock pessimism             -0.532     8.903    
                         clock uncertainty           -0.062     8.841    
    SLICE_X7Y180         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093     8.748    system_i/stepper_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.734ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.331     5.456    system_i/stepper_div/inst/rst
    SLICE_X7Y180         FDCE                                         f  system_i/stepper_div/inst/counter_reg[3]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.892     9.435    system_i/stepper_div/inst/clk_in
    SLICE_X7Y180         FDCE                                         r  system_i/stepper_div/inst/counter_reg[3]_replica/C
                         clock pessimism             -0.532     8.903    
                         clock uncertainty           -0.062     8.841    
    SLICE_X7Y180         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093     8.748    system_i/stepper_div/inst/counter_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.114ns (7.950%)  route 1.320ns (92.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.734ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.320     5.445    system_i/stepper_div/inst/rst
    SLICE_X7Y183         FDCE                                         f  system_i/stepper_div/inst/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.886     9.429    system_i/stepper_div/inst/clk_in
    SLICE_X7Y183         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
                         clock pessimism             -0.532     8.897    
                         clock uncertainty           -0.062     8.835    
    SLICE_X7Y183         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093     8.742    system_i/stepper_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.114ns (14.467%)  route 0.674ns (85.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 9.441 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.734ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.674     4.799    system_i/stepper_div/inst/rst
    SLICE_X6Y179         FDCE                                         f  system_i/stepper_div/inst/counter_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.898     9.441    system_i/stepper_div/inst/clk_in
    SLICE_X6Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[9]/C
                         clock pessimism             -0.581     8.860    
                         clock uncertainty           -0.062     8.798    
    SLICE_X6Y179         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     8.705    system_i/stepper_div/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 9.432 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.734ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.616     4.741    system_i/stepper_div/inst/rst
    SLICE_X7Y179         FDCE                                         f  system_i/stepper_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.889     9.432    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[0]/C
                         clock pessimism             -0.581     8.851    
                         clock uncertainty           -0.062     8.789    
    SLICE_X7Y179         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093     8.696    system_i/stepper_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 9.432 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.734ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.616     4.741    system_i/stepper_div/inst/rst
    SLICE_X7Y179         FDCE                                         f  system_i/stepper_div/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.889     9.432    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
                         clock pessimism             -0.581     8.851    
                         clock uncertainty           -0.062     8.789    
    SLICE_X7Y179         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     8.696    system_i/stepper_div/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 9.432 - 5.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.795ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.734ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        2.111     4.011    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.125 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.616     4.741    system_i/stepper_div/inst/rst
    SLICE_X7Y179         FDCE                                         f  system_i/stepper_div/inst/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.889     9.432    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[2]/C
                         clock pessimism             -0.581     8.851    
                         clock uncertainty           -0.062     8.789    
    SLICE_X7Y179         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093     8.696    system_i/stepper_div/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.083ns (35.776%)  route 0.149ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.487ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.149     3.040    system_i/stepper_div/inst/rst
    SLICE_X7Y184         FDCE                                         f  system_i/stepper_div/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.302     2.417    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/C
                         clock pessimism              0.476     2.893    
    SLICE_X7Y184         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     2.875    system_i/stepper_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.083ns (35.776%)  route 0.149ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.487ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.149     3.040    system_i/stepper_div/inst/rst
    SLICE_X7Y184         FDCE                                         f  system_i/stepper_div/inst/counter_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.302     2.417    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[17]/C
                         clock pessimism              0.476     2.893    
    SLICE_X7Y184         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     2.875    system_i/stepper_div/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.083ns (35.776%)  route 0.149ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.487ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.149     3.040    system_i/stepper_div/inst/rst
    SLICE_X7Y184         FDCE                                         f  system_i/stepper_div/inst/counter_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.302     2.417    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[18]/C
                         clock pessimism              0.476     2.893    
    SLICE_X7Y184         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.875    system_i/stepper_div/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.083ns (38.785%)  route 0.131ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.487ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.131     3.022    system_i/stepper_div/inst/rst
    SLICE_X7Y185         FDCE                                         f  system_i/stepper_div/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.258     2.373    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/C
                         clock pessimism              0.476     2.849    
    SLICE_X7Y185         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     2.831    system_i/stepper_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.083ns (38.785%)  route 0.131ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.487ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.131     3.022    system_i/stepper_div/inst/rst
    SLICE_X7Y185         FDCE                                         f  system_i/stepper_div/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.258     2.373    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
                         clock pessimism              0.476     2.849    
    SLICE_X7Y185         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     2.831    system_i/stepper_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.083ns (38.785%)  route 0.131ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.487ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.131     3.022    system_i/stepper_div/inst/rst
    SLICE_X7Y185         FDCE                                         f  system_i/stepper_div/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.258     2.373    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/C
                         clock pessimism              0.476     2.849    
    SLICE_X7Y185         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     2.831    system_i/stepper_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.083ns (38.967%)  route 0.130ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.487ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.130     3.021    system_i/stepper_div/inst/rst
    SLICE_X7Y185         FDCE                                         f  system_i/stepper_div/inst/counter_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.256     2.371    system_i/stepper_div/inst/clk_in
    SLICE_X7Y185         FDCE                                         r  system_i/stepper_div/inst/counter_reg[16]/C
                         clock pessimism              0.476     2.847    
    SLICE_X7Y185         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     2.829    system_i/stepper_div/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.083ns (35.622%)  route 0.150ns (64.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.487ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.150     3.041    system_i/stepper_div/inst/rst
    SLICE_X7Y184         FDCE                                         f  system_i/stepper_div/inst/counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.254     2.369    system_i/stepper_div/inst/clk_in
    SLICE_X7Y184         FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/C
                         clock pessimism              0.476     2.845    
    SLICE_X7Y184         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     2.827    system_i/stepper_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/clk_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.083ns (29.329%)  route 0.200ns (70.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.487ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.200     3.091    system_i/stepper_div/inst/rst
    SLICE_X7Y178         FDCE                                         f  system_i/stepper_div/inst/clk_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.258     2.373    system_i/stepper_div/inst/clk_in
    SLICE_X7Y178         FDCE                                         r  system_i/stepper_div/inst/clk_out_reg/C
                         clock pessimism              0.501     2.874    
    SLICE_X7Y178         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     2.856    system_i/stepper_div/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.083ns (28.621%)  route 0.207ns (71.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      1.157ns (routing 0.451ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.487ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.157     2.808    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X8Y187         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.891 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.207     3.098    system_i/stepper_div/inst/rst
    SLICE_X7Y179         FDCE                                         f  system_i/stepper_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=1429, routed)        1.258     2.373    system_i/stepper_div/inst/clk_in
    SLICE_X7Y179         FDCE                                         r  system_i/stepper_div/inst/counter_reg[0]/C
                         clock pessimism              0.501     2.874    
    SLICE_X7Y179         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     2.856    system_i/stepper_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.242    





