# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../asyn_FIFO.srcs/sim_1/new/asyn_fifo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
