/*
 * msp430_elf_mote — boot policy, Cooja-style execute tick, and radio
 * endpoint ops for the MSP430 emulated-ELF mote kind (Phase 4, M21 —
 * docs/design/refactor-plan.md §3.17).
 *
 * Bodies are character-identical moves of the former runner code
 * (test/test_mixed_multinode.c init_msp430_node / tick_one_msp430 /
 * msp_radio_ops), with the enumerated seam substitutions: runner
 * callbacks → env members, nodes[idx] → the node pointer.
 *
 * The msp_mote_ops adapter table (execute/serial_input/...) stays in
 * the runner: it is entangled with emu_rx_queue_drain (frame-delivery
 * policy → Phase 5), ticking_node_idx (shared with runner RF
 * handlers → Phase 5), and the baud-paced serial injection's
 * scheduling.  Per §3.17 those follow their dependencies.
 */
#include "mote_impl.h"

#include "msp430_elf.h"
#include "msp430_usart.h"   /* msp_mote_serial_input (M38) */
#include "sim_state.h"      /* SIM_RADIO_* for msp_mote_ui_radio_state (M38) */

#include <stdio.h>
#include <string.h>
#include <stdlib.h>

/* ============================================================
 * MSP430 PC-trace debug instrumentation (Phase 10 M55)
 *
 * Firmware-level cc2420_transmit / TSCH EB-process / queue-add counters,
 * driven by the CPU's pc_trace hook.  Lives in the MSP430 module (not the
 * runner) so the runner needs no MSP430 chip access for it.
 * ============================================================ */

static uint32_t srh_trace_fn_addr;
static int cc2420_transmit_count;
static int tsch_eb_process_count;
static int tsch_queue_add_count;

static void srh_trace_cb(void *data, uint32_t pc, uint32_t *reg, uint8_t *mem) {
    (void)data; (void)reg; (void)mem;
    /* Track firmware-level cc2420_transmit calls */
    if (srh_trace_fn_addr && pc == srh_trace_fn_addr)
        cc2420_transmit_count++;
    /* Track EB process calls */
    if (pc == 0xcb32)
        tsch_eb_process_count++;
    /* Track queue add */
    if (pc == 0xb138)
        tsch_queue_add_count++;
}

/* Install the PC-trace instrumentation on an MSP430 node.  No-op + returns 0
 * for non-MSP430 nodes or when cc2420_transmit can't be resolved; otherwise
 * returns the resolved cc2420_transmit address so the caller can emit its
 * historical "PC trace: ..." line. */
uint32_t msp430_elf_mote_install_pc_trace(mixed_node_t *node) {
    if (node->type != NODE_MSP430)
        return 0;
    uint32_t tx_addr =
        msp430_elf_find_symbol(node->firmware_path, "cc2420_transmit");
    if (!tx_addr)
        return 0;
    srh_trace_fn_addr = tx_addr;
    cc2420_transmit_count = 0;
    tsch_eb_process_count = 0;
    tsch_queue_add_count = 0;
    /* Set range to cover all code including memcpy in .rodata area */
    node->plat.msp.cpu.pc_trace_lo = 0x3d00;
    node->plat.msp.cpu.pc_trace_hi = 0x10000;
    node->plat.msp.cpu.pc_trace_fn = srh_trace_cb;
    node->plat.msp.cpu.pc_trace_data = node;
    return tx_addr;
}

/* Report the PC-trace counters (read by the end-of-run stats, M58). */
void msp430_elf_mote_pc_trace_counts(int *cc2420_tx, int *eb_process,
                                     int *queue_add) {
    if (cc2420_tx)  *cc2420_tx  = cc2420_transmit_count;
    if (eb_process) *eb_process = tsch_eb_process_count;
    if (queue_add)  *queue_add  = tsch_queue_add_count;
}

/* Verbose [UIP] dump (Phase 10 M57): inspect a sending MSP430 node's
 * uip_aligned_buf (IPv6 header + SRH) from chip memory.  Type-blind entry —
 * no-op unless this is MSP430 node 1 (the historical debug filter).  Moved
 * out of the runner's frame-observed hook so the runner needs no MSP430 chip
 * access. */
void msp430_elf_mote_dump_uip(const mixed_node_t *node) {
    if (node->type != NODE_MSP430 || node->id != 1)
        return;
    uint32_t uip_buf_sym =
        msp430_elf_find_symbol(node->firmware_path, "uip_aligned_buf");
    if (uip_buf_sym && uip_buf_sym + 40 < node->plat.msp.cpu.max_mem) {
        const uint8_t *ip6 = node->plat.msp.cpu.memory + uip_buf_sym;
        uint16_t ulen = (ip6[4] << 8) | ip6[5];
        const uint8_t *cpumem = node->plat.msp.cpu.memory;
        uint8_t pfx_len = cpumem[0x2964];
        uint8_t inst_used = cpumem[0x2930];
        fprintf(stderr, "  [UIP] dest=%02x%02x:...:%02x%02x nh=%d plen=%d pfxlen=%d inst=%d SRH@40=",
            ip6[24],ip6[25],ip6[38],ip6[39], ip6[6], ulen,
            pfx_len, inst_used);
        for (int h = 40; h < 64; h++)
            fprintf(stderr, "%02x", ip6[h]);
        fprintf(stderr, "\n");
    }
}

/* ============================================================
 * End-of-run diagnostics (Phase 10 M58)
 *
 * The per-node MSP430 terminal-report blocks (SFD/Timer-B, TSCH state,
 * CC2420 stats, neighbor + SR tables) — chip-memory + firmware-symbol reads
 * — moved out of the runner behind the dump_diagnostics op.  The runner
 * drives the section order; cross-cutting aggregates stay runner-side.
 * ============================================================ */

void msp430_elf_mote_dump_diagnostics(const sim_mote_t *m, int section) {
    mixed_node_t *node = MOTE_IMPL(m);
    const char *firmware_path = node->firmware_path;
    switch (section) {
    case SIM_MOTE_DIAG_SFD_TIMERB: {
        uint8_t *mem = node->plat.msp.cpu.memory;
        uint16_t sfd_time = mem[0x24f8] | (mem[0x24f9] << 8);
        msp430_timer_t *tb = &node->plat.msp.timer_b;
        printf("  Node %d: sfd_start_time=%u TB_mode=%d TB_CCR1=%u TB_CCTL1=0x%04x\n",
               node->id, sfd_time, tb->mode, tb->ccr[1], tb->cctl[1]);
        break;
    }
    case SIM_MOTE_DIAG_TSCH_STATE: {
        uint32_t tsch_coord = msp430_elf_find_symbol(firmware_path, "tsch_is_coordinator");
        uint32_t tsch_init = msp430_elf_find_symbol(firmware_path, "tsch_is_initialized");
        uint32_t tsch_start = msp430_elf_find_symbol(firmware_path, "tsch_is_started");
        if (tsch_coord && tsch_init && tsch_start) {
            uint8_t *mem = node->plat.msp.cpu.memory;
            uint32_t asn_addr = msp430_elf_find_symbol(firmware_path, "tsch_current_asn");
            uint32_t in_slot = msp430_elf_find_symbol(firmware_path, "tsch_in_slot_operation");
            uint32_t asn_lo = asn_addr ? (mem[asn_addr] | (mem[asn_addr+1]<<8) | (mem[asn_addr+2]<<16) | (mem[asn_addr+3]<<24)) : 0;
            uint32_t tsch_assoc = msp430_elf_find_symbol(firmware_path, "tsch_is_associated");
            uint32_t tsch_secured = msp430_elf_find_symbol(firmware_path, "tsch_is_pan_secured");
            uint32_t eb_period_addr = msp430_elf_find_symbol(firmware_path, "tsch_current_eb_period");
            uint32_t eb_period = eb_period_addr ? (mem[eb_period_addr] | (mem[eb_period_addr+1]<<8) |
                (mem[eb_period_addr+2]<<16) | (mem[eb_period_addr+3]<<24)) : 0;
            uint32_t leaf_only_addr = msp430_elf_find_symbol(firmware_path, "rpl_leaf_only");
            uint32_t used_addr = 0x2568;  /* curr_instance.used */
            uint32_t rank1 = 0x2572, rank2 = 0x25a6;
            uint32_t clock_count_addr = msp430_elf_find_symbol(firmware_path, "count");
            uint32_t clock_seconds_addr = msp430_elf_find_symbol(firmware_path, "seconds");
            uint32_t clock_count_val = clock_count_addr ?
                (mem[clock_count_addr] | (mem[clock_count_addr+1]<<8) |
                 (mem[clock_count_addr+2]<<16) | (mem[clock_count_addr+3]<<24)) : 0;
            uint32_t clock_seconds_val = clock_seconds_addr ?
                (mem[clock_seconds_addr] | (mem[clock_seconds_addr+1]<<8) |
                 (mem[clock_seconds_addr+2]<<16) | (mem[clock_seconds_addr+3]<<24)) : 0;
            printf("  Node %d TSCH: coord=%d init=%d started=%d assoc=%d secured=%d in_slot=%d asn=%u eb_period=%u "
                   "leaf_only=%d rpl_used=%d rank=%d/%d clock=%u/%us\n",
                node->id, mem[tsch_coord], mem[tsch_init], mem[tsch_start],
                tsch_assoc ? mem[tsch_assoc] : -1,
                tsch_secured ? mem[tsch_secured] : -1,
                in_slot ? mem[in_slot] : -1, asn_lo, eb_period,
                leaf_only_addr ? mem[leaf_only_addr] : -1,
                mem[used_addr],
                mem[rank1] | (mem[rank1+1]<<8),
                mem[rank2] | (mem[rank2+1]<<8),
                clock_count_val, clock_seconds_val);
        }
        break;
    }
    case SIM_MOTE_DIAG_CC2420_STATS: {
        cc2420_t *r = &node->plat.msp.cc2420;
        printf("  Node %d CC2420: state=%d on=%d spi=%d rx=%d/%d ack_rx=%d rej=%d ov=%d crc=%d/%d ack=%d "
               "incoming=%d replayed=%d dropped=%d "
               "strobes: rxon=%d txon=%d txoncca=%d rfoff=%d tx_cal=%d\n",
               node->id, r->state, r->on, r->stat_spi_count,
               r->stat_rx_started, r->stat_rx_completed, r->stat_rx_ack_completed,
               r->stat_rx_rejected, r->stat_rx_overflow,
               r->stat_crc_ok, r->stat_crc_fail, r->stat_auto_ack,
               r->stat_rx_buffered, r->stat_rx_replayed, r->stat_rx_dropped,
               r->stat_strobe_srxon, r->stat_strobe_stxon,
               r->stat_strobe_stxoncca, r->stat_strobe_srfoff,
               r->stat_tx_calibrate);
        break;
    }
    case SIM_MOTE_DIAG_NEIGHBOR_TABLE: {
        msp430_cpu_t *cpu = &node->plat.msp.cpu;
        /* Find _ds6_neighbors_mem and neighbor_addr_mem_memb_mem */
        uint32_t nbr_addr = msp430_elf_find_symbol(firmware_path,
            "neighbor_addr_mem_memb_mem");
        uint32_t nbr_used = msp430_elf_find_symbol(firmware_path,
            "neighbor_addr_mem_memb_used");
        if (nbr_addr && nbr_used && nbr_addr < cpu->max_mem) {
            /* neighbor_addr_mem_memb: 16 entries × 10 bytes (2-byte list ptr + 8-byte lladdr) */
            int num_entries = 16;
            int entry_size = 10;
            printf("  Node %d neighbor table (addr_mem at 0x%04x):\n", node->id, nbr_addr);
            for (int n = 0; n < num_entries; n++) {
                if (nbr_used + n < cpu->max_mem && cpu->memory[nbr_used + n]) {
                    uint8_t *ll = cpu->memory + nbr_addr + n * entry_size + 2;
                    printf("    [%d] lladdr=%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x\n",
                           n, ll[0],ll[1],ll[2],ll[3],ll[4],ll[5],ll[6],ll[7]);
                }
            }
        }
        break;
    }
    case SIM_MOTE_DIAG_SR_TABLE: {
        if (node->id != 1) break;
        msp430_cpu_t *cpu = &node->plat.msp.cpu;
        uint32_t sr_mem = msp430_elf_find_symbol(firmware_path,
            "nodememb_memb_mem");
        uint32_t sr_used = msp430_elf_find_symbol(firmware_path,
            "nodememb_memb_used");
        if (sr_mem && sr_used && sr_mem < cpu->max_mem) {
            printf("  Node 1 SR table (nodememb at 0x%04x):\n", sr_mem);
            /* uip_sr_node_t: list ptr(2) + ipaddr suffix(2) + parent ptr(2) + ... = 18 bytes */
            for (int n = 0; n < 16; n++) {
                if (sr_used < cpu->max_mem && cpu->memory[sr_used + n]) {
                    uint8_t *entry = cpu->memory + sr_mem + n * 18;
                    /* Dump raw bytes to understand layout */
                    printf("    [%d] raw:", n);
                    for (int b = 0; b < 18; b++)
                        printf(" %02x", entry[b]);
                    printf("\n");
                }
            }
        }
        break;
    }
    default:
        break;
    }
}

/* ============================================================
 * Boot policy
 *
 * Every firmware patch below names the firmware symbol it depends on
 * (§9 Phase 4 stop condition).
 * ============================================================ */

int msp430_elf_mote_boot(mixed_node_t *node, int slot,
                         const char *firmware_path, int node_id,
                         const sim_mote_env_t *env) {
    int idx = slot;
    msp430_platform_t *plat = &node->plat.msp;

    /* Platform name comes from the board registry row (Phase 3). */
    const char *plat_name = node->board->name;
    const msp430_platform_config_t *pcfg = msp430_platform_find(plat_name);
    if (!pcfg) { fprintf(stderr, "Platform '%s' not found\n", plat_name); return -1; }

    msp430_platform_init(plat, pcfg);

    /* Disable JIT for multinode — the event-driven scheduler steps in
     * small increments (~1µs) where JIT overhead exceeds any benefit.
     * The interpreter also avoids the inblock-check performance cost. */
#ifdef HAVE_LIGHTNING
    if (plat->cpu.compiled_cache) {
        free(plat->cpu.compiled_cache);
        plat->cpu.compiled_cache = NULL;
    }
#endif

    if (msp430_load_elf(&plat->cpu, firmware_path) != 0) {
        fprintf(stderr, "Cannot load firmware: %s\n", firmware_path);
        msp430_platform_destroy(plat);
        return -1;
    }

    /* Patch ds2411_init() to RET immediately */
    uint32_t ds2411_init_addr = msp430_elf_find_symbol(firmware_path, "ds2411_init");
    if (ds2411_init_addr != 0) {
        plat->cpu.memory[ds2411_init_addr]     = 0x30;
        plat->cpu.memory[ds2411_init_addr + 1] = 0x41;
        printf("  Patched ds2411_init at 0x%04x to RET\n", ds2411_init_addr);
    }

    /* Patch xmem_init() and node_id_z1_restore() to RET on MSP430X.
     * Without file-backed flash storage, xmem reads return garbage
     * and node_id_z1_restore sets node_id=0 + empty linkaddr, which
     * causes printf to output 70+ zero bytes overflowing the stack. */
    if (plat->cpu.config->is_msp430x) {
        const char *patch_fns[] = {"xmem_init", "node_id_z1_restore",
                                   NULL};
        for (int p = 0; patch_fns[p]; p++) {
            uint32_t addr = msp430_elf_find_symbol(firmware_path, patch_fns[p]);
            if (addr != 0) {
                plat->cpu.memory[addr]     = 0x10;  /* RETA */
                plat->cpu.memory[addr + 1] = 0x01;
                printf("  Patched %s at 0x%04x to RETA\n", patch_fns[p], addr);
            }
        }
    }

    msp430_platform_set_console(plat, env->uart_byte, node);
    /* Per-radio TX listener: CC2420 lives in slot 0. The chip stays
     * unaware of which slot it occupies; the harness encodes that in
     * the rf_listener_ctx_t it captures on the chip's side. */
    node->rf_ctx[0].node_idx  = idx;
    node->rf_ctx[0].radio_idx = 0;
    cc2420_set_rf_listener(&plat->cc2420, env->chip_tx_byte, &node->rf_ctx[0]);
    plat->cc2420.node_id = node_id;
    /* CC2420's FSCTRL writes push channel via the sim_host_t vtable
     * onto radio slot 0 for this node. Same adapter as the ARM path. */
    plat->host.radio_user_data  = node;
    plat->host.radio_set_channel = env->radio_set_channel;
    plat->host.radio_set_power   = env->radio_set_power;
    msp430_cpu_reset(&plat->cpu);

    /* Run past crt0 to main, then patch ds2411_id */
    uint32_t main_addr = msp430_elf_find_symbol(firmware_path, "main");
    if (main_addr != 0) {
        for (int s = 0; s < 200000; s++) {
            msp430_step(&plat->cpu, 1);
            if ((plat->cpu.reg[0] & 0xFFFF) == (main_addr & 0xFFFF))
                break;
        }
        printf("  Node %d [MSP430]: ran to main (0x%04x) in %lld cycles\n",
               node_id, main_addr, (long long)plat->cpu.cycles);
    } else {
        msp430_step(&plat->cpu, 50000);
    }

    /* Patch ds2411_id with unique address (Sky/classic MSP430).
     * Format: 00:12:74:id:00:id:id:id
     * Firmware does ds2411_id[2] &= 0xfe (0x74 is already even).
     * With IPv6: linkaddr = memcpy(ds2411_id, 8)
     * shortaddr = (linkaddr[0] << 8) | linkaddr[1] = 0x0012
     * IPv6 IID = 0212:74id:00id:idid → fd00::0212:74id:00id:idid
     * This matches Cooja's test CSC ping targets (e.g. fd00::0212:7404:0004:0404). */
    uint32_t ds2411_addr = msp430_elf_find_symbol(firmware_path, "ds2411_id");
    if (ds2411_addr != 0) {
        uint8_t *id = plat->cpu.memory + ds2411_addr;
        id[0] = 0x00; id[1] = 0x12; id[2] = 0x74;
        id[3] = (uint8_t)(node_id & 0xff);
        id[4] = (uint8_t)((node_id >> 8) & 0xff);
        id[5] = (uint8_t)(node_id & 0xff);
        id[6] = (uint8_t)(node_id & 0xff);
        id[7] = (uint8_t)(node_id & 0xff);
        printf("  Patched ds2411_id at 0x%04x for node %d: ", ds2411_addr, node_id);
        for (int i = 0; i < 8; i++) printf("%02x%s", id[i], i < 7 ? ":" : "\n");
    }

    /* Write infomem at 0x1980 — this is how Cooja's MspMoteID sets the
     * node ID and MAC address. The firmware reads infomem during init
     * to set node_id and linkaddr. Format: ABCD:0212:7400:0001:HI:LO */
    {
        uint32_t infomem_addr = 0x1980;
        if (infomem_addr + 10 <= plat->cpu.max_mem) {
            uint8_t *im = plat->cpu.memory + infomem_addr;
            im[0] = 0xAB; im[1] = 0xCD;  /* magic */
            im[2] = 0x02; im[3] = 0x12; im[4] = 0x74;
            im[5] = 0x00; im[6] = 0x00; im[7] = 0x01;
            im[8] = (uint8_t)((node_id >> 8) & 0xFF);
            im[9] = (uint8_t)(node_id & 0xFF);
            printf("  Patched infomem at 0x%04x for node %d: ", infomem_addr, node_id);
            for (int i = 0; i < 10; i++) printf("%02x%s", im[i], i < 9 ? ":" : "\n");
        }
    }

    /* Write node_id variable directly (like Cooja's MspMoteID.setMoteID).
     * The firmware uses node_id for RPL and application logic.
     * Must be written AFTER crt0 clears BSS but BEFORE platform_init. */
    {
        uint32_t nid = msp430_elf_find_symbol(firmware_path, "node_id");
        if (nid != 0 && nid + 2 <= plat->cpu.max_mem) {
            plat->cpu.memory[nid] = (uint8_t)(node_id & 0xFF);
            plat->cpu.memory[nid + 1] = (uint8_t)((node_id >> 8) & 0xFF);
            printf("  Patched node_id at 0x%04x = %d\n", nid, node_id);
        }
    }

    /* Patch linkaddr_node_addr and node_id for Z1/MSP430X.
     * Must happen AFTER crt0 clears BSS (run-to-main above) but
     * BEFORE platform_init reads them. */
    if (plat->cpu.config->is_msp430x) {
        const char *addr_syms[] = {"linkaddr_node_addr", "node_mac", "uip_lladdr", NULL};
        for (int a = 0; addr_syms[a]; a++) {
            uint32_t sym = msp430_elf_find_symbol(firmware_path, addr_syms[a]);
            if (sym != 0) {
                uint8_t *p = plat->cpu.memory + sym;
                /* Use same IEEE format as Cooja MspMote: c1:0c:00:00:00:00:00:id
                 * First byte must be non-zero or Z1 platform overwrites it */
                p[0] = 0xc1; p[1] = 0x0c;
                p[2] = 0x00; p[3] = 0x00;
                p[4] = 0x00; p[5] = 0x00;
                p[6] = 0x00; p[7] = (uint8_t)node_id;
            }
        }
        uint32_t nid_addr = msp430_elf_find_symbol(firmware_path, "node_id");
        if (nid_addr != 0) {
            plat->cpu.memory[nid_addr] = (uint8_t)node_id;
            plat->cpu.memory[nid_addr + 1] = 0;
        }
        printf("  Patched node_id=%d, linkaddr, node_mac for Z1\n", node_id);
    }


    /* Run past main() entry through DCO calibration and platform init.
     * Must stop AFTER TimerA is running with events scheduled AND
     * CC2420 VREG enabled (if platform has CC2420). On Z1, clock_init
     * starts Timer A before cc2420_init enables VREG, so we need both
     * conditions. Use step batches of 10K for speed. */
    {
        int64_t limit = plat->cpu.cycles + 8000000;
        bool has_cc2420 = plat->config->cc2420.has_cc2420;
        while ((int64_t)plat->cpu.cycles < limit) {
            msp430_step_until(&plat->cpu, plat->cpu.cycles + 10000);
            bool timer_ok = plat->timer_a.mode != 0 && plat->cpu.event_queue != NULL;
            bool radio_ok = !has_cc2420 || plat->cc2420.state != CC2420_VREG_OFF;
            if (timer_ok && radio_ok) break;
        }
    }

    /* Note: no extended init needed for MSP430X. The event order fix
     * (events after instructions) and CCR0 reschedule fix allow the
     * clock ISR (CCR1) to fire normally during simulation, advancing
     * etimers and enabling process_run to execute. */

    printf("  Node %d [MSP430] initialized: PC=0x%04x SP=0x%04x cycles=%lld eq=%s next_ev=%lld\n",
           node_id, plat->cpu.reg[0], plat->cpu.reg[1],
           (long long)plat->cpu.cycles,
           plat->cpu.event_queue ? "yes" : "nil",
           (long long)plat->cpu.next_event_cycle);

    /* No firmware patches: Cooja MSPSim runs the firmware unmodified
     * and so should we. The firmware exports uip_ds6_addr_size and
     * uip_ds6_netif_addr_list_offset for tools (Cooja's IPAddress.java)
     * to observe — Cooja never WRITES the addr_list. The firmware does
     * its own IPv6 setup via uip_ds6_addr_add(). */

    return 0;
}

/* ============================================================
 * Radio endpoint ops + bus registration
 * ============================================================ */

static int msp_radio_rxfifo_available(void *m) {
    mixed_node_t *node = (mixed_node_t *)m;
    return 128 - node->plat.msp.cc2420.rx_fifo_len;
}
static void msp_radio_receive_byte(void *m, uint8_t byte, int8_t rssi) {
    mixed_node_t *node = (mixed_node_t *)m;
    node->plat.msp.cc2420.rx_rssi = rssi;
    cc2420_receive_byte(&node->plat.msp.cc2420, byte);
}
static bool msp_radio_rx_busy(void *m) {
    mixed_node_t *node = (mixed_node_t *)m;
    cc2420_radio_state_t s = node->plat.msp.cc2420.state;
    return s == CC2420_RX_FRAME || s == CC2420_RX_OVERFLOW;
}
static const mote_radio_ops_t msp_radio_ops = {
    msp_radio_receive_byte, msp_radio_rxfifo_available, msp_radio_rx_busy,
    NULL /* rx_stall */, NULL /* current_channel */, NULL /* mark_collisions */
};

void msp430_elf_mote_register_radio(mixed_node_t *node, int slot,
                                    sim_radio_bus_t *bus) {
    /* CC2420 has an rx_incoming buffer + state guard: one kernel
     * RX_BYTE event per on-air byte.  The three MSP430-only RF-delivery
     * quirks (in-line ticking step on synchronous RX, mini-step drain
     * when the RXFIFO is full, sender self-wake after a frame) are
     * declared as caps so the delivery code stays type-blind (M25). */
    sim_radio_bus_register(bus, slot, &msp_radio_ops, node,
                           SIM_RADIO_DELIVERY_PER_BYTE,
                           SIM_RADIO_CAP_RX_TICKING_STEP |
                           SIM_RADIO_CAP_DRAIN_MINI_STEP |
                           SIM_RADIO_CAP_WAKE_SENDER_POST_TX);
}

/* ============================================================
 * Cooja-style execute tick (ex runner tick_one_msp430)
 *
 * Exported — besides the runner's msp_mote_execute adapter, the
 * frame-delivery pre-sync path calls it for receivers that are not
 * the currently-ticking node (that path moves to the bus in Phase 5).
 * ============================================================ */

int64_t msp430_elf_mote_tick(mixed_node_t *node, int64_t sim_ns) {
    msp430_cpu_t *cpu = &node->plat.msp.cpu;
    int64_t t_us = sim_ns / 1000LL;
    int64_t jump_us = 0;

    if (cpu->last_execute_us >= 0) {
        jump_us = t_us - cpu->last_execute_us;
        if (jump_us < 0) jump_us = 0;
    }

    /* Apply clock deviation (Cooja MspClock drift simulation) */
    double deviation = node->clock_deviation;
    if (deviation != 1.0 && jump_us > 0) {
        double exact = (double)jump_us * deviation;
        jump_us = (int64_t)exact;
        /* Track sub-µs remainder (Cooja jumpError) */
        cpu->step_cycle_remainder += exact - (double)jump_us;
        if (cpu->step_cycle_remainder > 1.0) {
            jump_us++;
            cpu->step_cycle_remainder -= 1.0;
        }
    }

    /* Match Cooja's MspMote.execute(t, duration): peripheral events
     * raised during this execute slice should be scheduled relative to
     * the current scheduler time t, not a cycle-derived local time that
     * may have drifted. Pin sim_time_ns to sim_ns across the slice AND
     * re-anchor the cycle/ns conversion: the anchor expresses
     * "sim_time_ns at this cycle count" so subsequent execute_events
     * re-derives sim_time_ns from sim_ns + cycles-since-anchor at the
     * current freq, never lagging behind the scheduler. */
    cpu->sim_time_ns = sim_ns;
    cpu->anchor_sim_time_ns = sim_ns;
    cpu->anchor_cycles = cpu->cycles;
    int64_t returned_us = msp430_step_micros(cpu, jump_us, 1);
    cpu->sim_time_ns = sim_ns;
    cpu->anchor_sim_time_ns = sim_ns;
    cpu->anchor_cycles = cpu->cycles;

    if (deviation != 1.0 && returned_us > 0)
        returned_us = (int64_t)((double)returned_us / deviation);

    cpu->last_execute_us = t_us;
    return returned_us;
}

/* ============================================================
 * Mote vtable adapters (M38 — moved from the runner; §3.19).
 *
 * Character-identical to the runner's msp_mote_* functions, with the
 * runner-global seams rewired through the mote: nodes[idx] → MOTE_IMPL(m),
 * &radio_bus → node->env->radio_bus, &sim_rt → node->env->sim,
 * emu_rx_queue_drain(idx) → sim_radio_bus_drain_rx(),
 * schedule_emulated_wakeup() → sim_radio_bus_wake_mote(),
 * step_node_until() → m->ops->step_until(), node_freq/cycles → cpu fields.
 * ============================================================ */

static int64_t msp_mote_sim_time_ns(const sim_mote_t *m) {
    return MOTE_IMPL(m)->plat.msp.cpu.sim_time_ns;
}
static int64_t msp_mote_cycles(const sim_mote_t *m) {
    return MOTE_IMPL(m)->plat.msp.cpu.cycles;
}
static uint32_t msp_mote_freq_hz(const sim_mote_t *m) {
    return MOTE_IMPL(m)->plat.msp.cpu.cpu_freq_hz;
}
static int64_t msp_mote_instructions(const sim_mote_t *m) {
    return MOTE_IMPL(m)->plat.msp.cpu.instructions;
}
/* M60: current PC for the end-of-run per-node summary line. */
static uint32_t msp_mote_program_counter(const sim_mote_t *m) {
    return MOTE_IMPL(m)->plat.msp.cpu.reg[MSP430_PC];
}

/* CPU active/LPM time for the energy stream.  lpm_ns is accrued at each LPM
 * fast-forward; active = elapsed (sim_time_ns) − lpm_ns. */
static void msp_mote_cpu_power_ns(const sim_mote_t *m, int64_t *active_ns,
                                  int64_t *lpm_ns) {
    const msp430_cpu_t *cpu = &MOTE_IMPL(m)->plat.msp.cpu;
    int64_t lpm = cpu->lpm_ns;
    int64_t active = cpu->sim_time_ns - lpm;
    if (active < 0) active = 0;
    if (active_ns) *active_ns = active;
    if (lpm_ns)    *lpm_ns    = lpm;
}

static void msp_mote_step_until(sim_mote_t *m, int64_t target) {
    msp430_step_until(&MOTE_IMPL(m)->plat.msp.cpu, target);
}

static int64_t msp_mote_sync_to_time(sim_mote_t *m, int64_t sim_ns) {
    mixed_node_t *node = MOTE_IMPL(m);
    /* Cap to global sim time — no node should advance past it (Cooja invariant) */
    if (sim_ns > sim_runtime_now_ns(node->env->sim))
        sim_ns = sim_runtime_now_ns(node->env->sim);
    msp430_cpu_t *cpu = &node->plat.msp.cpu;
    int64_t t_us = sim_ns / 1000LL;
    int64_t jump_us = 0;

    if (cpu->last_execute_us >= 0) {
        jump_us = t_us - cpu->last_execute_us;
        if (jump_us < 0) jump_us = 0;
    }

    /* Apply clock deviation (same as the execute tick) */
    double deviation = node->clock_deviation;
    if (deviation != 1.0 && jump_us > 0) {
        double exact = (double)jump_us * deviation;
        jump_us = (int64_t)exact;
        cpu->step_cycle_remainder += exact - (double)jump_us;
        if (cpu->step_cycle_remainder > 1.0) {
            jump_us++;
            cpu->step_cycle_remainder -= 1.0;
        }
    }

    int64_t returned_us = msp430_step_micros(cpu, jump_us, 0);
    /* Cooja's MspMoteTimeEvent.execute(t) performs execute(t, 0): pin the
     * CPU's event-time view to the byte-delivery timestamp after a
     * zero-duration sync. */
    cpu->sim_time_ns = sim_ns;
    cpu->last_execute_us = t_us;
    if (deviation != 1.0 && returned_us > 0)
        returned_us = (int64_t)((double)returned_us / deviation);
    return returned_us;
}

static void msp_mote_rx_byte_sync(sim_mote_t *m, int64_t byte_time_ns) {
    msp_mote_sync_to_time(m, byte_time_ns);
}

static void msp_mote_rx_pre_sync(sim_mote_t *m, int64_t time_ns) {
    msp430_elf_mote_tick(MOTE_IMPL(m), time_ns);
}

static int64_t msp_mote_execute(sim_mote_t *m, int64_t now_ns) {
    mixed_node_t *node = MOTE_IMPL(m);
    sim_radio_bus_t *bus = node->env->radio_bus;
    int idx = node->slot;
    /* MSP430 RF delivery is frame-assembled on the sender side and then
     * delivered from the complete-frame path. */
    sim_radio_bus_set_executing(bus, idx);
    int64_t returned_us = msp430_elf_mote_tick(node, now_ns);
    sim_radio_bus_set_executing(bus, -1);
    if (bus->emu_rx_queue[idx].count > 0)
        sim_radio_bus_drain_rx(bus, node->env->sim, idx);
    /* Match Cooja's MspMote.execute(t, 1): this slice schedules the
     * mote's next normal wakeup itself. */
    return now_ns + (returned_us + 1) * 1000LL;
}

static int64_t msp_mote_sched_hint_ns(const sim_mote_t *m, int64_t base_ns) {
    const msp430_cpu_t *cpu = &MOTE_IMPL(m)->plat.msp.cpu;
    if ((cpu->interrupts_enabled &&
         cpu->serviced_interrupt == -1 &&
         cpu->interrupt_max >= 0) ||
        cpu->next_event_cycle <= cpu->cycles) {
        return base_ns;
    }
    return base_ns + msp430_cycles_to_ns(
        cpu->next_event_cycle - cpu->cycles, cpu->cpu_freq_hz);
}

static int msp_mote_serial_input(sim_mote_t *m, const uint8_t *buf, int len) {
    mixed_node_t *node = MOTE_IMPL(m);
    int idx = node->slot;
    sim_radio_bus_t *bus = node->env->radio_bus;
    msp430_platform_t *plat = &node->plat.msp;
    msp430_usart_t *console = (plat->config->console_usart == 0)
        ? &plat->usart0 : &plat->usart1;
    bool has_dma = (console->dma_trigger != NULL);
    if (!has_dma) {
        if (!console->ie_ptr ||
            !(*console->ie_ptr & console->ie_rx_mask))
            return 0;  /* firmware hasn't enabled UART RX yet */
    }
    int baud_cycles = (int)((int64_t)plat->cpu.cpu_freq_hz * 69 / 1000000);
    if (baud_cycles < 200) baud_cycles = 200;
    int consumed = 0;
    sim_radio_bus_set_executing(bus, idx);
    while (consumed < len) {
        if (!has_dma) {
            /* Wait for RXIFG clear (firmware consumed previous byte) */
            if (console->ifg_ptr &&
                (*console->ifg_ptr & console->ifg_rx_mask))
                break;  /* try again next poll */
        }
        msp430_usart_receive_byte(console, buf[consumed]);
        consumed++;
        m->ops->step_until(m, plat->cpu.cycles + baud_cycles);
    }
    sim_radio_bus_set_executing(bus, -1);
    /* Sync last_execute_us and re-schedule in the event queue (Cooja's
     * requestImmediateWakeup() after serial byte delivery). */
    if (consumed > 0) {
        msp430_cpu_t *cpu = &node->plat.msp.cpu;
        cpu->last_execute_us = (int64_t)msp430_cycles_to_ns(
            cpu->cycles, cpu->cpu_freq_hz) / 1000LL;
        sim_radio_bus_wake_mote(bus, node->env->sim, idx);
    }
    return consumed;
}

static void msp_mote_destroy(sim_mote_t *m) {
    msp430_platform_destroy(&MOTE_IMPL(m)->plat.msp);
}
static void msp_mote_reset_time(sim_mote_t *m, int64_t now_ns) {
    msp430_cpu_t *cpu = &MOTE_IMPL(m)->plat.msp.cpu;
    cpu->sim_time_ns = now_ns;
    cpu->cycles = (uint64_t)now_ns * cpu->cpu_freq_hz / 1000000000ULL;
}

static int msp_mote_ui_radio_state(const sim_mote_t *m) {
    cc2420_radio_state_t rs = MOTE_IMPL(m)->plat.msp.cc2420.state;
    if (rs >= CC2420_TX_CALIBRATE && rs <= CC2420_TX_UNDERFLOW)
        return SIM_RADIO_TX;
    if (rs == CC2420_RX_FRAME)
        return SIM_RADIO_RX;        /* actively receiving data (green) */
    if (rs == CC2420_RX_CALIBRATE || rs == CC2420_RX_SFD_SEARCH)
        return SIM_RADIO_ON;        /* on, listening (gray) */
    return SIM_RADIO_OFF;           /* VREG_OFF, POWER_DOWN, IDLE */
}

/* GPIO input from outside: ports P1..P10, 1-based as in the datasheet;
 * msp430_gpio_set_input_pin raises the pin interrupt the firmware enabled. */
static int msp_mote_set_input_pin(sim_mote_t *m, int port, int pin, int level) {
    msp430_gpio_t *gpio = &MOTE_IMPL(m)->plat.msp.gpio;
    if (port < 1 || port > gpio->num_ports || pin < 0 || pin > 7) return -1;
    msp430_gpio_set_input_pin(gpio, port, pin, level != 0);
    return 0;
}

/* User buttons of the MSP430 boards Contiki-NG drives with a button sensor:
 * Tmote Sky P2.7 and Zolertia Z1 P2.5, both active-low with a pull-up. */
static int msp_mote_button_pin(const sim_mote_t *m, int *port, int *pin, bool *active_low) {
    const char *name = MOTE_IMPL(m)->board ? MOTE_IMPL(m)->board->name : NULL;
    if (!name) return -1;
    if (!strcmp(name, "sky")) { *port = 2; *pin = 7; *active_low = true; return 0; }
    if (!strcmp(name, "z1"))  { *port = 2; *pin = 5; *active_low = true; return 0; }
    return -1;
}

static void msp_mote_ui_leds(const sim_mote_t *m, uint8_t leds[3]) {
    uint8_t p5out = MOTE_IMPL(m)->plat.msp.gpio.ports[4].out;
    leds[0] = (p5out >> 4) & 1;  /* green  = P5.4 */
    leds[1] = (p5out >> 5) & 1;  /* yellow = P5.5 */
    leds[2] = (p5out >> 6) & 1;  /* red    = P5.6 */
}

static void *msp_mote_get_interface(sim_mote_t *m, int iface) {
    if (iface == SIM_MOTE_IFACE_CC2420)
        return &MOTE_IMPL(m)->plat.msp.cc2420;
    if (iface == SIM_MOTE_IFACE_MSP430_CPU)
        return &MOTE_IMPL(m)->plat.msp.cpu;
    return NULL;
}

const sim_mote_ops_t msp430_elf_mote_ops = {
    .kind            = "MSP430",
    .sim_time_ns     = msp_mote_sim_time_ns,
    .cycles          = msp_mote_cycles,
    .freq_hz         = msp_mote_freq_hz,
    .instructions    = msp_mote_instructions,
    .execute         = msp_mote_execute,
    .step_until      = msp_mote_step_until,
    .sched_hint_ns   = msp_mote_sched_hint_ns,
    .sync_to_time    = msp_mote_sync_to_time,
    .serial_input    = msp_mote_serial_input,
    .destroy         = msp_mote_destroy,
    .reset_time      = msp_mote_reset_time,
    .ui_radio_state  = msp_mote_ui_radio_state,
    .ui_leds         = msp_mote_ui_leds,
    .set_input_pin   = msp_mote_set_input_pin,
    .button_pin      = msp_mote_button_pin,
    .get_interface   = msp_mote_get_interface,
    .receive_frame   = NULL, /* per-byte / staged delivery */
    .rx_byte_sync    = msp_mote_rx_byte_sync,
    .rx_pre_sync     = msp_mote_rx_pre_sync,
    .dump_diagnostics = msp430_elf_mote_dump_diagnostics,
    .program_counter = msp_mote_program_counter,
    .cpu_power_ns = msp_mote_cpu_power_ns,
};
