<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Tests</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Tests</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-center">
<b>Total Coverage Summary</b>&nbsp;<br clear=all>
<table align=left>
<tr class="sortablehead">
<td nowrap width=65>SCORE</td><td nowrap width=65>LINE</td><td nowrap width=65>TOGGLE</td><td nowrap width=65>BRANCH</td><td nowrap width=65>GROUP</td></tr><tr>
<td class="s7 cl rt"> 74.48</td>
<td class="s9 cl rt"> 99.71</td>
<td class="s6 cl rt"> 69.80</td>
<td class="s7 cl rt"> 79.94</td>
<td class="s4 cl rt"> 48.45</td>
</tr></table><br clear=all>
<br clear=all>
Total tests in report: 84<hr>
<b>Data from the following tests was used to generate this report</b><br clear=all>
<table align=left>
<tr>
<td>bist_test__PL/simv/test</td>
</tr><tr>
<td>calibrate_test__PL/simv/test</td>
</tr><tr>
<td>ctrl_a_inc_test__PL/simv/test</td>
</tr><tr>
<td>ctrl_s_inc_d_test__PL/simv/test</td>
</tr><tr>
<td>ctrl_s_inc_test__PL/simv/test</td>
</tr><tr>
<td>enable_test__PL/simv/test</td>
</tr><tr>
<td>fail_bist_test__PL/simv/test</td>
</tr><tr>
<td>parity_test__PL/simv/test</td>
</tr><tr>
<td>pl_ram_test__PL/simv/test</td>
</tr><tr>
<td>register_wr_test__PL/simv/test</td>
</tr><tr>
<td>soc_top_test_accum_output_shifted_rounded_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_accum_output_shifted_saturated_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_accumulator_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_add16bit_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_add_8bit_cout_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_add8bit_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_add8bit_ior_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_add_shifted_input_to_the_mul_output_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_and2_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_and6_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_and6reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_andorxor_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_APB_Master_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_d_latch_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_d_latch_rs_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_comb_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_in_not_reg_out_is_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_in_not_reg_with_accum_output_is_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_active_low_async_reset_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_active_low_sync_reset_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_output_is_not_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_with_accum_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_with_accum_output_is_not_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_signed_reg_with_accum_output_is_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_multiplier_accum_with_add_and_sub_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_multiplier_accum_with_add_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_unsigned_comb_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_dsp_mul_unsigned_reg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_eight_mult_20x18_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_eight_mult_20x18_unsigned_regin_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_fir_tap4_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_iir_tap4_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_input_to_adder_and_mul_A_input_wrt_feedback_i_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_instantiate_mul_in_accum_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_load_accum_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mac_32_arst_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mac_32_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mac_32_preacc_clr_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mac_32_preacc_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mac_32_sclr_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mul_and_reflect_input_B_as_registered_out_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_14x10_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_16bit_inreg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_16bit_ioreg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_16bit_outreg_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_16_signed_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_28x20_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_28x20_unsigned_regin_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mult_8bit_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_multiplier_adder_wrt_Reg_input_i_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mux16_1_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mux2_1_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mux4_1_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_mux8_1_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_reg_and_not_reg_input_mul_with_accum_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_systolic_array_matmul_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_three_mult_14x10_unsigned_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_two_mult_14x10_unsigned_regin_FCB/simv/test</td>
</tr><tr>
<td>soc_top_test_xor5_FCB/simv/test</td>
</tr><tr>
<td>split_test__PL/simv/test</td>
</tr><tr>
<td>test_down_counter_test_down_counter_FCB/simv/test</td>
</tr><tr>
<td>test_gray_counter_test_gray_counter_FCB/simv/test</td>
</tr><tr>
<td>test_johnson_counter_test_johnson_counter_FCB/simv/test</td>
</tr><tr>
<td>test_ring_counter_test_ring_counter_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_20_test_shift_reg_20_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_2160_test_shift_reg_2160_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_2161_test_shift_reg_2161_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_21_test_shift_reg_21_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_32_test_shift_reg_32_FCB/simv/test</td>
</tr><tr>
<td>test_shift_reg_test_shift_reg_FCB/simv/test</td>
</tr><tr>
<td>test_up_counter16_async_test_up_counter16_async_FCB/simv/test</td>
</tr><tr>
<td>test_up_counter_sync_test_up_counter_sync_FCB/simv/test</td>
</tr></table></div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
