# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o tb_file -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench ../src/mac.sv ../src/nonsynth_clock_gen.sv ../src/nonsynth_reset_gen.sv ../src/systolic_array.sv ./testbench.sv"
S      4478   413704  1679607870   879654468  1679607870   873654468 "../src/mac.sv"
S       451   409542  1679433260    76760149  1679433260    76760149 "../src/nonsynth_clock_gen.sv"
S      2813   409543  1679433260    76760149  1679433260    76760149 "../src/nonsynth_reset_gen.sv"
S      4358   409545  1679433260    76760149  1679433260    76760149 "../src/systolic_array.sv"
S  12052368   127990  1673562695   266951735  1673403458           0 "/home/aarusso/oss-cad-suite/libexec/verilator_bin"
T      5112   411934  1679610111   191693023  1679610111   191693023 "obj_dir/Vtestbench.cpp"
T      2950   411933  1679610111   191693023  1679610111   191693023 "obj_dir/Vtestbench.h"
T      1788   411945  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench.mk"
T     30914   411932  1679610111   191693023  1679610111   191693023 "obj_dir/Vtestbench__ConstPool_0.cpp"
T      1680   411930  1679610111   190693023  1679610111   190693023 "obj_dir/Vtestbench__Syms.cpp"
T      1515   411931  1679610111   190693023  1679610111   190693023 "obj_dir/Vtestbench__Syms.h"
T     25895   411942  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench__Trace__0.cpp"
T     50403   411941  1679610111   195693023  1679610111   195693023 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      7710   411935  1679610111   191693023  1679610111   191693023 "obj_dir/Vtestbench___024root.h"
T     62572   411940  1679610111   194693023  1679610111   194693023 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     39434   411938  1679610111   192693023  1679610111   192693023 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T     20485   411939  1679610111   193693023  1679610111   193693023 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1566   411937  1679610111   192693023  1679610111   192693023 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   411936  1679610111   192693023  1679610111   192693023 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   411943  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench__main.cpp"
T       827   411946  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench__ver.d"
T         0        0  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench__verFiles.dat"
T      1809   411944  1679610111   196693023  1679610111   196693023 "obj_dir/Vtestbench_classes.mk"
S      6834   413911  1679610098   850693722  1679610098   843693722 "testbench.sv"
