#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Oct 13 12:49:30 2024
# Process ID: 1043582
# Current directory: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj
# Command line: vivado
# Log file: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/vivado.log
# Journal file: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/vivado.jou
# Running On: lywong-thin, OS: Linux, CPU Frequency: 3591.560 MHz, CPU Physical cores: 8, Host memory: 33386 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /mnt/share/tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project cache_test /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test -part xcu280-fsvh2892-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
set_property board_part xilinx.com:au280:part0:1.1 [current_project]
add_files -norecurse -scan_for_includes {/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv /mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_cache_wrapper.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3380] identifier 'tag' is used before its declaration [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:369]
WARNING: [VRFC 10-3380] identifier 'tag' is used before its declaration [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:378]
WARNING: [VRFC 10-3380] identifier 'tag' is used before its declaration [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:398]
WARNING: [VRFC 10-3380] identifier 'tag' is used before its declaration [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:407]
WARNING: [VRFC 10-3380] identifier 'r_w' is used before its declaration [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:431]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:671]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:675]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:679]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:687]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:706]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:710]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:715]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:723]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:753]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:757]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:761]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:769]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:780]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:781]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:782]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:825]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:826]
ERROR: [VRFC 10-2865] module 'cache' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:673]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:677]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:681]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:689]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:708]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:712]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:717]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:725]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:755]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:759]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:763]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:771]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:782]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:783]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:784]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:827]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:828]
ERROR: [VRFC 10-2865] module 'cache' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:677]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:681]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:689]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:708]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:712]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:717]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:725]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:755]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:759]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:763]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:771]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:782]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:783]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:784]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:827]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:828]
ERROR: [VRFC 10-2865] module 'cache' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:827]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:828]
ERROR: [VRFC 10-2865] module 'cache' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
ERROR: [VRFC 10-4982] syntax error near '(' [/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv:18]
ERROR: [VRFC 10-2969] 'ADDR_WIDTH' is not a type [/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv:18]
ERROR: [VRFC 10-2865] module 'sram' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vivado_cache_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_cache_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj vivado_cache_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_cache_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_cache_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vivado_cache_wrapper_behav xil_defaultlib.vivado_cache_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vivado_cache_wrapper_behav xil_defaultlib.vivado_cache_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot vivado_cache_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vivado_cache_wrapper_behav -key {Behavioral:sim_1:Functional:vivado_cache_wrapper} -tclbatch {vivado_cache_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vivado_cache_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vivado_cache_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 13643.785 ; gain = 1300.977 ; free physical = 19530 ; free virtual = 25854
create_bd_design "design_1"
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-2613] The output directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1 for design_1 cannot be found.
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vivado_cache_wrapper vivado_cache_wrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_mng' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_sbd' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axil_mng'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {0.5 -99 -181} [get_bd_cells axi_vip_0]
set_property location {1.5 210 -222} [get_bd_cells vivado_cache_wrapper_0]
set_property location {2 141 -99} [get_bd_cells vivado_cache_wrapper_0]
set_property location {1.5 124 -50} [get_bd_cells vivado_cache_wrapper_0]
set_property location {0.5 -225 -157} [get_bd_cells axi_vip_0]
set_property location {2 100 -50} [get_bd_cells vivado_cache_wrapper_0]
set_property location {1.5 37 -51} [get_bd_cells vivado_cache_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1
endgroup
set_property location {3 342 -33} [get_bd_cells axi_vip_1]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
set_property -dict [list CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.HAS_WSTRB.VALUE_SRC USER CONFIG.HAS_PROT.VALUE_SRC USER] [get_bd_cells axi_vip_1]
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of PROTOCOL will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_PROT will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_WSTRB will be ignored in validation
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_PROT {0} CONFIG.HAS_WSTRB {0} CONFIG.HAS_ARESETN {1}] [get_bd_cells axi_vip_1]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
set_property -dict [list CONFIG.HAS_PROT.VALUE_SRC USER CONFIG.HAS_WSTRB.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_vip_0]
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of PROTOCOL will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_PROT will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_WSTRB will be ignored in validation
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.INTERFACE_MODE {MASTER} CONFIG.HAS_PROT {0} CONFIG.HAS_WSTRB {0}] [get_bd_cells axi_vip_0]
set_property location {2 54 -95} [get_bd_cells vivado_cache_wrapper_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins vivado_cache_wrapper_0/axil_sbd]
connect_bd_intf_net [get_bd_intf_pins vivado_cache_wrapper_0/axil_mng] [get_bd_intf_pins axi_vip_1/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_vip_0/aclk]
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 21983.355 ; gain = 0.000 ; free physical = 17948 ; free virtual = 24274
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 21983.355 ; gain = 0.000 ; free physical = 17945 ; free virtual = 24271
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_vip_1/aclk]
INFO: [BD 5-455] Automation on '/vivado_cache_wrapper_0/clk' will not be run, since it is obsolete due to previously run automations
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE resetn [get_bd_cells /clk_wiz]
INFO: [BoardRule 102-10] create_bd_port -dir I resetn -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /resetn
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /resetn_inv_0
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /resetn_inv_0
INFO: [BoardRule 102-13] connect_bd_net /resetn /resetn_inv_0/Op1
INFO: [BoardRule 102-14] connect_bd_net /resetn_inv_0/Res /clk_wiz/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /resetn
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE resetn [get_bd_cells /clk_wiz_1]
INFO: [BoardRule 102-10] create_bd_port -dir I resetn_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /resetn_0
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /resetn_inv_1
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /resetn_inv_1
INFO: [BoardRule 102-13] connect_bd_net /resetn_0 /resetn_inv_1/Op1
INFO: [BoardRule 102-14] connect_bd_net /resetn_inv_1/Res /clk_wiz_1/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /resetn_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE resetn [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [BoardRule 102-10] create_bd_port -dir I resetn_0_1 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /resetn_0_1
INFO: [BoardRule 102-15] connect_bd_net /resetn_0_1 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /resetn_0_1
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE resetn [get_bd_cells /rst_clk_wiz_100M]
INFO: [BoardRule 102-15] connect_bd_net /resetn_0_1 /rst_clk_wiz_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /resetn_0_1
endgroup
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_nets resetn_1] [get_bd_nets resetn_inv_0_Res] [get_bd_cells resetn_inv_0]
delete_bd_objs [get_bd_nets resetn_0_1] [get_bd_nets resetn_inv_1_Res] [get_bd_cells resetn_inv_1]
delete_bd_objs [get_bd_nets resetn_0_1_1] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_nets clk_100MHz_1_1] [get_bd_nets clk_wiz_1_clk_out1] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_ports resetn]
delete_bd_objs [get_bd_nets clk_100MHz_1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_ports clk_100MHz]
delete_bd_objs [get_bd_ports resetn_0_1]
delete_bd_objs [get_bd_ports resetn_0]
delete_bd_objs [get_bd_ports clk_100MHz_1]
set_property location {1.5 237 -190} [get_bd_cells axi_vip_0]
connect_bd_net [get_bd_pins axi_vip_1/aclk] [get_bd_pins axi_vip_0/aclk]
connect_bd_net [get_bd_pins axi_vip_0/aresetn] [get_bd_pins vivado_cache_wrapper_0/rst_n]
connect_bd_net [get_bd_pins axi_vip_1/aresetn] [get_bd_pins axi_vip_0/aresetn]
create_bd_port -dir I -type clk -freq_hz 100000000 CLK
connect_bd_net [get_bd_ports CLK] [get_bd_pins axi_vip_0/aclk]
startgroup
create_bd_port -dir I -type rst RST
endgroup
connect_bd_net [get_bd_ports RST] [get_bd_pins axi_vip_0/aresetn]
save_bd_design
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vip_1/S_AXI/Reg> is not assigned into address space </vivado_cache_wrapper_0/axil_mng>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </vivado_cache_wrapper_0/axil_sbd/reg0> is not assigned into address space </axi_vip_0/Master_AXI>. Please use Address Editor to either assign or exclude it.
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vivado_cache_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
Exporting to file /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_vivado_cache_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vip_1_0] }
export_ip_user_files -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_vivado_cache_wrapper_0_0_synth_1 design_1_axi_vip_0_0_synth_1 design_1_axi_vip_1_0_synth_1 -jobs 8
[Sun Oct 13 13:41:34 2024] Launched design_1_vivado_cache_wrapper_0_0_synth_1, design_1_axi_vip_0_0_synth_1, design_1_axi_vip_1_0_synth_1...
Run output will be captured here:
design_1_vivado_cache_wrapper_0_0_synth_1: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.runs/design_1_vivado_cache_wrapper_0_0_synth_1/runme.log
design_1_axi_vip_0_0_synth_1: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.runs/design_1_axi_vip_0_0_synth_1/runme.log
design_1_axi_vip_1_0_synth_1: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.runs/design_1_axi_vip_1_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 30603.762 ; gain = 2992.027 ; free physical = 17692 ; free virtual = 24017
export_simulation -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files -ipstatic_source_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/questa} {xcelium=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/xcelium} {vcs=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/vcs} {riviera=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
update_module_reference design_1_vivado_cache_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_mng' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_sbd' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axil_mng'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vivado_cache_wrapper_0_0 to use current project options
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </vivado_cache_wrapper_0/axil_sbd/reg0> is not assigned into address space </axi_vip_0/Master_AXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vip_1/S_AXI/Reg> is not assigned into address space </vivado_cache_wrapper_0/axil_mng>. Please use Address Editor to either assign or exclude it.
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vivado_cache_wrapper_0 .
Exporting to file /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_vivado_cache_wrapper_0_0] }
export_ip_user_files -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_vivado_cache_wrapper_0_0_synth_1 -jobs 8
[Sun Oct 13 14:58:03 2024] Launched design_1_vivado_cache_wrapper_0_0_synth_1...
Run output will be captured here: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.runs/design_1_vivado_cache_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files -ipstatic_source_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/questa} {xcelium=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/xcelium} {vcs=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/vcs} {riviera=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets axi_vip_0_M_AXI]
set_property location {2 645 39} [get_bd_cells vivado_cache_wrapper_0]
set_property location {0.5 88 20} [get_bd_cells axi_vip_0]
update_module_reference design_1_vivado_cache_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_mng' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_sbd' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axil_mng'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vivado_cache_wrapper_0_0 to use current project options
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 34227.094 ; gain = 517.008 ; free physical = 14510 ; free virtual = 20874
generate_target all [get_files  /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vip_0/Master_AXI' to master interface '/axi_vip_0/M_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vip_1/S_AXI/Reg> is not assigned into address space </vivado_cache_wrapper_0/axil_mng>. Please use Address Editor to either assign or exclude it.
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vivado_cache_wrapper_0 .
Exporting to file /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_vivado_cache_wrapper_0_0] }
export_ip_user_files -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_vivado_cache_wrapper_0_0_synth_1 -jobs 8
[Sun Oct 13 15:01:02 2024] Launched design_1_vivado_cache_wrapper_0_0_synth_1...
Run output will be captured here: /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.runs/design_1_vivado_cache_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files -ipstatic_source_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/questa} {xcelium=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/xcelium} {vcs=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/vcs} {riviera=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins axi_vip_0/m_axi_araddr] [get_bd_pins vivado_cache_wrapper_0/axil_araddr_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_araddr> is being overridden by the user with net <axi_vip_0_m_axi_araddr>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_araddr_sbd> is being overridden by the user with net <axi_vip_0_m_axi_araddr>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_arready] [get_bd_pins vivado_cache_wrapper_0/axil_arready_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_arready> is being overridden by the user with net <vivado_cache_wrapper_0_axil_arready_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_arready_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_arready_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_arvalid] [get_bd_pins vivado_cache_wrapper_0/axil_arvalid_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_arvalid> is being overridden by the user with net <axi_vip_0_m_axi_arvalid>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_arvalid_sbd> is being overridden by the user with net <axi_vip_0_m_axi_arvalid>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_awaddr] [get_bd_pins vivado_cache_wrapper_0/axil_awaddr_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_awaddr> is being overridden by the user with net <axi_vip_0_m_axi_awaddr>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_awaddr_sbd> is being overridden by the user with net <axi_vip_0_m_axi_awaddr>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_awready] [get_bd_pins vivado_cache_wrapper_0/axil_awready_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_awready> is being overridden by the user with net <vivado_cache_wrapper_0_axil_awready_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_awready_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_awready_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_awvalid] [get_bd_pins vivado_cache_wrapper_0/axil_awvalid_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_awvalid> is being overridden by the user with net <axi_vip_0_m_axi_awvalid>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_awvalid_sbd> is being overridden by the user with net <axi_vip_0_m_axi_awvalid>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_bready] [get_bd_pins vivado_cache_wrapper_0/axil_bready_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_bready> is being overridden by the user with net <axi_vip_0_m_axi_bready>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_bready_sbd> is being overridden by the user with net <axi_vip_0_m_axi_bready>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_bresp] [get_bd_pins vivado_cache_wrapper_0/axil_bresp_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_bresp> is being overridden by the user with net <vivado_cache_wrapper_0_axil_bresp_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_bresp_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_bresp_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_bvalid] [get_bd_pins vivado_cache_wrapper_0/axil_bvalid_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_bvalid> is being overridden by the user with net <vivado_cache_wrapper_0_axil_bvalid_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_bvalid_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_bvalid_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_rdata] [get_bd_pins vivado_cache_wrapper_0/axil_rdata_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_rdata> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rdata_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_rdata_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rdata_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_rready] [get_bd_pins vivado_cache_wrapper_0/axil_rready_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_rready> is being overridden by the user with net <axi_vip_0_m_axi_rready>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_rready_sbd> is being overridden by the user with net <axi_vip_0_m_axi_rready>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_rresp] [get_bd_pins vivado_cache_wrapper_0/axil_rresp_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_rresp> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rresp_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_rresp_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rresp_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_rvalid] [get_bd_pins vivado_cache_wrapper_0/axil_rvalid_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_rvalid> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rvalid_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_rvalid_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_rvalid_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_wdata] [get_bd_pins vivado_cache_wrapper_0/axil_wdata_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_wdata> is being overridden by the user with net <axi_vip_0_m_axi_wdata>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_wdata_sbd> is being overridden by the user with net <axi_vip_0_m_axi_wdata>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_wready] [get_bd_pins vivado_cache_wrapper_0/axil_wready_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_wready> is being overridden by the user with net <vivado_cache_wrapper_0_axil_wready_sbd>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_wready_sbd> is being overridden by the user with net <vivado_cache_wrapper_0_axil_wready_sbd>. This pin will not be connected as a part of interface connection <axil_sbd>.
connect_bd_net [get_bd_pins axi_vip_0/m_axi_wvalid] [get_bd_pins vivado_cache_wrapper_0/axil_wvalid_sbd]
WARNING: [BD 41-1306] The connection to interface pin </axi_vip_0/m_axi_wvalid> is being overridden by the user with net <axi_vip_0_m_axi_wvalid>. This pin will not be connected as a part of interface connection <M_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </vivado_cache_wrapper_0/axil_wvalid_sbd> is being overridden by the user with net <axi_vip_0_m_axi_wvalid>. This pin will not be connected as a part of interface connection <axil_sbd>.
save_bd_design
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vip_0/Master_AXI' to master interface '/axi_vip_0/M_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vip_1/S_AXI/Reg> is not assigned into address space </vivado_cache_wrapper_0/axil_mng>. Please use Address Editor to either assign or exclude it.
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files -ipstatic_source_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/questa} {xcelium=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/xcelium} {vcs=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/vcs} {riviera=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets axi_vip_0_m_axi_arvalid] [get_bd_nets axi_vip_0_m_axi_wdata] [get_bd_nets vivado_cache_wrapper_0_axil_wready_sbd] [get_bd_nets axi_vip_0_m_axi_araddr] [get_bd_nets vivado_cache_wrapper_0_axil_arready_sbd] [get_bd_nets vivado_cache_wrapper_0_axil_awready_sbd] [get_bd_nets vivado_cache_wrapper_0_axil_rvalid_sbd] [get_bd_nets axi_vip_0_m_axi_awaddr] [get_bd_nets vivado_cache_wrapper_0_axil_rdata_sbd] [get_bd_nets axi_vip_0_m_axi_rready] [get_bd_nets vivado_cache_wrapper_0_axil_bvalid_sbd] [get_bd_nets vivado_cache_wrapper_0_axil_rresp_sbd] [get_bd_nets axi_vip_0_m_axi_bready] [get_bd_nets axi_vip_0_m_axi_wvalid]
set_property location {1 59 25} [get_bd_cells axi_vip_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins vivado_cache_wrapper_0/axil_sbd]
save_bd_design
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_vivado_cache_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_mng' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_sbd' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axil_mng'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vivado_cache_wrapper_0_0 to use current project options
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets axi_vip_0_m_axi_awvalid]
delete_bd_objs [get_bd_nets vivado_cache_wrapper_0_axil_bresp_sbd]
delete_bd_objs [get_bd_intf_nets axi_vip_0_M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins vivado_cache_wrapper_0/axil_sbd]
save_bd_design
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /mnt/share/home/bashista/CIS5710_Cache_Template/cache_axi_verif.sv
update_compile_order -fileset sim_1
set_property top AXI_GPIO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </vivado_cache_wrapper_0/axil_sbd/reg0> is not assigned into address space </axi_vip_0/Master_AXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vip_1/S_AXI/Reg> is not assigned into address space </vivado_cache_wrapper_0/axil_mng>. Please use Address Editor to either assign or exclude it.
Wrote  : </mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vivado_cache_wrapper_0 .
Exporting to file /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files -ipstatic_source_dir /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/questa} {xcelium=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/xcelium} {vcs=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/vcs} {riviera=/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_axi_vip_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_cache_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_cache_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/ip/design_1_vivado_cache_wrapper_0_0/sim/design_1_vivado_cache_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_vivado_cache_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache_axi_verif.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_GPIO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 39083.113 ; gain = 0.000 ; free physical = 14452 ; free virtual = 20827
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /AXI_GPIO_tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /AXI_GPIO_tb/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /AXI_GPIO_tb/slave_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
Error: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL) 490 ns : Received R Beat when there are no AR Commands to be processed.
R Channel BEAT: read_beat   ID:0x0 Last:1 D:0x918a4353 - XIL_AXI_RESP_OKAY 
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_CHANNEL  Scope: axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 11074
Fatal: [My Master VIP_monitor] (axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP) 490 ns : AXI_READ_DATA_BEFORE_ADDRESS: Read data should not be returned before the corresponding read address. RID=0x00000000 with no ADDR Phase.
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_LOOP  Scope: axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 9034
$finish called at time : 490 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 39083.113 ; gain = 0.000 ; free physical = 14394 ; free virtual = 20770
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/clk}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/rst_n}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awaddr_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awvalid_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awready_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wdata_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wvalid_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wready_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bresp_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bvalid_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bready_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_araddr_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arvalid_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arready_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rdata_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rvalid_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rresp_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rready_sbd}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awaddr_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awvalid_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awready_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wdata_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wvalid_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wready_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bresp_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bvalid_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bready_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_araddr_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arvalid_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arready_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rdata_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rresp_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rvalid_mng}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rready_mng}} 
save_wave_config {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
set_property xsim.view /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg [get_filesets sim_1]
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
Error: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL) 490 ns : Received R Beat when there are no AR Commands to be processed.
R Channel BEAT: read_beat   ID:0x0 Last:1 D:0x918a4353 - XIL_AXI_RESP_OKAY 
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_CHANNEL  Scope: axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 11074
Fatal: [My Master VIP_monitor] (axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP) 490 ns : AXI_READ_DATA_BEFORE_ADDRESS: Read data should not be returned before the corresponding read address. RID=0x00000000 with no ADDR Phase.
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_LOOP  Scope: axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 9034
$finish called at time : 490 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14384 ; free virtual = 20760
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/state}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/next_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
Error: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL) 490 ns : Received R Beat when there are no AR Commands to be processed.
R Channel BEAT: read_beat   ID:0x0 Last:1 D:0x918a4353 - XIL_AXI_RESP_OKAY 
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_CHANNEL  Scope: axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 11074
Fatal: [My Master VIP_monitor] (axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP) 490 ns : AXI_READ_DATA_BEFORE_ADDRESS: Read data should not be returned before the corresponding read address. RID=0x00000000 with no ADDR Phase.
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_LOOP  Scope: axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 9034
$finish called at time : 490 ns
save_wave_config {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14352 ; free virtual = 20729
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
Error: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL) 490 ns : Received R Beat when there are no AR Commands to be processed.
R Channel BEAT: read_beat   ID:0x0 Last:1 D:0x918a4353 - XIL_AXI_RESP_OKAY 
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_CHANNEL  Scope: axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_CHANNEL  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 11074
Fatal: [My Master VIP_monitor] (axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP) 490 ns : AXI_READ_DATA_BEFORE_ADDRESS: Read data should not be returned before the corresponding read address. RID=0x00000000 with no ADDR Phase.
Time: 490 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel/R_LOOP  Scope: axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::r_channel .R_LOOP  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 9034
$finish called at time : 490 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14286 ; free virtual = 20663
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 490 ns  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14311 ; free virtual = 20688
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 630 ns : ARVALID id=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14293 ; free virtual = 20669
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 630 ns : ARVALID id=0x00000000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 2 us  Iteration: 1  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14339 ; free virtual = 20716
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 230 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 290 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 290 ns : GNI : XIL_AXI_READ (3) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 350 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 350 ns : GNI : XIL_AXI_READ (6) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 390 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 410 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 410 ns : GNI : XIL_AXI_READ (9) A:0x0000000000000000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 450 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 650 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 710 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000000000004 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 710 ns : GNI : XIL_AXI_READ (16) A:0x0000000000000004 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 730 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 750 ns Started: 730 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 750 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 750 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 40897.957 ; gain = 0.000 ; free physical = 14328 ; free virtual = 20705
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 750 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 750 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache_axi_verif.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_GPIO_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096,ADDR_WIDTH=12)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=18,ADD...
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1,ADDR...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 42179.977 ; gain = 0.000 ; free physical = 14335 ; free virtual = 20711
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 42179.977 ; gain = 0.000 ; free physical = 14318 ; free virtual = 20694
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem}} 
WARNING: [Wavedata 42-489] Can't add object "/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem}} 
WARNING: [Wavedata 42-489] Can't add object "/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram(SIZE=4096)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=26)
Compiling module xil_defaultlib.sram(SIZE=4096,DATA_WIDTH=1)
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 42179.977 ; gain = 0.000 ; free physical = 14372 ; free virtual = 20749
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 42179.977 ; gain = 0.000 ; free physical = 14334 ; free virtual = 20711
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.sram(DATA_WIDTH=26)
Compiling module xil_defaultlib.sram(DATA_WIDTH=1)
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 42430.930 ; gain = 0.000 ; free physical = 14360 ; free virtual = 20737
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 42430.930 ; gain = 0.000 ; free physical = 14335 ; free virtual = 20711
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_1/mem}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/tag_ram_0/mem}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/tag_ram_1}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/valid_ram_0}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/valid_ram_1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/clk}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/addr}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/re}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/data_out}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/data_in}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/we}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/data}} {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_0/mem}} 
current_wave_config {AXI_GPIO_tb_behav.wcfg}
AXI_GPIO_tb_behav.wcfg
add_wave {{/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/data_ram_1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
save_wave_config {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:611]
ERROR: [VRFC 10-2865] module 'cache' ignored due to previous errors [/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.sram(DATA_WIDTH=26)
Compiling module xil_defaultlib.sram(DATA_WIDTH=1)
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 43716.004 ; gain = 0.000 ; free physical = 14240 ; free virtual = 20617
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000040300000 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 43716.004 ; gain = 0.000 ; free physical = 14225 ; free virtual = 20601
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache_axi_verif.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_GPIO_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.sram(DATA_WIDTH=26)
Compiling module xil_defaultlib.sram(DATA_WIDTH=1)
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 44484.012 ; gain = 0.000 ; free physical = 14165 ; free virtual = 20542
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 44484.012 ; gain = 0.000 ; free physical = 14190 ; free virtual = 20566
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_GPIO_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/share/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_GPIO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AXI_GPIO_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/share/home/bashista/CIS5710_Cache_Template/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_GPIO_tb_behav xil_defaultlib.AXI_GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.sram(DATA_WIDTH=26)
Compiling module xil_defaultlib.sram(DATA_WIDTH=1)
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.vivado_cache_wrapper
Compiling module xil_defaultlib.design_1_vivado_cache_wrapper_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_GPIO_tb_behav
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 44484.016 ; gain = 0.000 ; free physical = 14198 ; free virtual = 20575
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_GPIO_tb_behav -key {Behavioral:sim_1:Functional:AXI_GPIO_tb} -tclbatch {AXI_GPIO_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_mng
INFO: [Wavedata 42-564]   Found protocol instance at /AXI_GPIO_tb/DUT/design_1_i//vivado_cache_wrapper_0/axil_sbd
Time resolution is 1 ps
open_wave_config /mnt/share/home/bashista/CIS5710_Cache_Template/vivado_proj/cache_test/AXI_GPIO_tb_behav.wcfg
source AXI_GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.WREADY_one_cycle_chk : XILINX_WREADY_RESET: WREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_WREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
WARNING: 30 ns AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.ARREADY_one_cycle_chk : XILINX_ARREADY_RESET: ARREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_ARREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
INFO: [My Master VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Master VIP_wr_driver] (.axi_vip_pkg.\axi_mst_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block9489_17.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (.axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block10569_67.) 30 ns : run()
INFO: [My Slave VIP_monitor] (.axi_vip_pkg.\axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block8312_3.) 30 ns : run()
INFO: [My Slave VIP_wr_driver] (.axi_vip_pkg.\axi_slv_wr_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block12308_113.) 30 ns : run()
INFO: [My Slave VIP_rd_driver] (.axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::run_phase .Block13800_161.) 30 ns : run()
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 50 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 130 ns : ARVALID >>>
XIL_AXI_READ (3) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 130 ns : GNI : XIL_AXI_READ (3) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 190 ns : ARVALID >>>
XIL_AXI_READ (6) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 190 ns : GNI : XIL_AXI_READ (6) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 230 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 250 ns : ARVALID >>>
XIL_AXI_READ (9) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 250 ns : GNI : XIL_AXI_READ (9) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 290 ns : RVALID (4294967295) id=0x00000000, len   0
INFO: [My Master VIP_rd_driver] (axi_vip_pkg.\axi_mst_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::ar_channel .AR_CHANNEL) 690 ns : ARVALID id=0x00000000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_rd_reactive ) 750 ns : ARVALID >>>
XIL_AXI_READ (16) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::get_and_drive .GET_AND_DRIVE) 750 ns : GNI : XIL_AXI_READ (16) A:0x0000000011111110 ID:0x00000000 len:0x00 XIL_AXI_SIZE_4BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [My Slave VIP_rd_driver] (axi_vip_pkg.\axi_slv_rd_driver(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_PROT=0,C_AXI_HAS_QOS=0,C_AXI_HAS_WSTRB=0)::drive_r_channel ) 770 ns : RVALID (4294967295) id=0x00000000, len   0

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2276
Fatal: AXI4_ERRM_ARADDR_STABLE: ARADDR must remain stable when ARVALID is asserted and ARREADY low. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 44484.016 ; gain = 0.000 ; free physical = 14182 ; free virtual = 20559
run 2 us

Time: 790 ns Started: 770 ns Scope: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2405
Fatal: AXI4_ERRM_ARVALID_STABLE: Once ARVALID is asserted, it must remain asserted until ARREADY is high. Spec: section A3.2.1.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC//AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 790 ns
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 790 ns  Iteration: 0  Process: /AXI_GPIO_tb/DUT/design_1_i/axi_vip_1/inst/IF/PC/Always3109_206  Scope: AXI_GPIO_tb.DUT.design_1_i.axi_vip_1.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 18:01:55 2024...
