/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 23:15:08 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheL2_cycle;
  MOD_Fifo<tUWide> INST_cache_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_cache_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheL2_stb;
  MOD_Reg<tUWide> INST_cache_cacheL2_working;
  MOD_Reg<tUWide> INST_cache_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_cache_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_order_req_first____d1615;
  tUInt8 DEF_cache_cacheI_stb_first__140_BITS_67_TO_36_141__ETC___d1143;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d1136;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d1160;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__136___d1137;
  tUInt8 DEF_x__h62431;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__136_AND_cache_cache_ETC___d1144;
  tUInt8 DEF_cache_cacheL2_stb_first__36_BITS_537_TO_512_37_ETC___d939;
  tUInt8 DEF_NOT_IF_cache_cacheL2_bram_serverAdapter_outDat_ETC___d956;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty____d932;
  tUInt8 DEF_NOT_cache_cacheL2_stb_notEmpty__32___d933;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty__32_AND_cache_cache_ETC___d940;
  tUInt8 DEF_x__h45925;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_36_21_EQ_ETC___d423;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d416;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d440;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__16___d417;
  tUInt8 DEF_x__h30010;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__16_AND_cache_cacheD_ETC___d424;
  tUWide DEF_cache_cacheL2_working___d929;
  tUWide DEF_cache_cacheL2_stb_first____d936;
  tUWide DEF_cache_cacheL2_working_line___d989;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_enqw__ETC___d883;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_ff_fi_ETC___d943;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port0__read____d1606;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port1__read____d304;
  tUWide DEF_cache_cacheI_working___d1133;
  tUWide DEF_cache_cacheD_working___d413;
  tUWide DEF_cache_cacheI_stb_first____d1140;
  tUWide DEF_cache_cacheD_stb_first____d420;
  tUInt32 DEF_cache_cacheI_working_line___d1324;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d1037;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d1147;
  tUInt32 DEF_cache_cacheD_working_line___d604;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d317;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d427;
  tUInt8 DEF_b__h52952;
  tUInt8 DEF_b__h47768;
  tUInt8 DEF_b__h44264;
  tUInt8 DEF_b__h20524;
  tUInt8 DEF_b__h15339;
  tUInt8 DEF_b__h3742;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d1111;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d1063;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1___d909;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d391;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d343;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1___d133;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1400;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d1090;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d1088;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d1087;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d1082;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d1042;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d1040;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d1039;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d1034;
  tUInt8 DEF_cache_cacheL2_memRespQ_notEmpty____d1014;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_3_whas____d888;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_2_whas____d886;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_1_whas____d885;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_outData_ff_i__ETC___d880;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d680;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d370;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d368;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d367;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d362;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d322;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d320;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d319;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d314;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_3_whas____d112;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_2_whas____d110;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_1_whas____d109;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h62387;
  tUInt32 DEF__read_memReq_addr__h29964;
  tUInt32 DEF__read_memReq_addr__h45882;
  tUInt32 DEF_y__h62427;
  tUInt32 DEF_x__h62457;
  tUInt32 DEF_y__h30006;
  tUInt32 DEF_x__h30036;
  tUInt32 DEF_x__h64853;
  tUInt32 DEF_x__h32435;
  tUInt32 DEF__read_tag__h64882;
  tUInt32 DEF_x_wget_tag__h47326;
  tUInt32 DEF_x_first_tag__h58310;
  tUInt32 DEF__read_tag__h32464;
  tUInt32 DEF_x_first_tag__h25887;
  tUInt32 DEF_x_wget_tag__h14897;
  tUInt32 DEF_y__h45921;
  tUInt32 DEF_x__h46106;
  tUInt32 DEF__read_tag__h46135;
  tUInt32 DEF_x_first_tag__h45761;
  tUInt32 DEF_x_wget_tag__h43796;
  tUInt8 DEF_x__h62447;
  tUInt8 DEF_x__h30026;
  tUInt8 DEF_x__h46378;
  tUInt8 DEF_x_first_valid__h45760;
  tUInt8 DEF_x_wget_valid__h43795;
  tUInt8 DEF_x__h67134;
  tUInt8 DEF_x_wget_valid__h47325;
  tUInt8 DEF_x_first_valid__h58309;
  tUInt8 DEF_x__h34716;
  tUInt8 DEF_x_first_valid__h25886;
  tUInt8 DEF_x_wget_valid__h14896;
  tUInt8 DEF_cache_cacheL2_working_29_BIT_538___d930;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_111_BIT_0___d1112;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_063_BIT_0___d1064;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1_09_BIT_0___d910;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_91_BIT_0___d392;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_43_BIT_0___d344;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1_33_BIT_0___d134;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h62426;
  tUInt32 DEF_x__h30005;
  tUInt32 DEF_x__h45920;
  tUInt8 DEF_cache_cacheI_working_133_BITS_71_TO_68_134_EQ_0___d1135;
  tUInt8 DEF_cache_cacheD_working_13_BITS_71_TO_68_14_EQ_0___d415;
  tUInt8 DEF_cache_cacheI_stb_first__140_BITS_67_TO_49_323__ETC___d1326;
  tUInt8 DEF_cache_cacheI_working_133_BITS_67_TO_49_166_EQ__ETC___d1167;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1153;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_49_03_EQ_ETC___d606;
  tUInt8 DEF_cache_cacheD_working_13_BITS_67_TO_49_46_EQ_IF_ETC___d447;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d433;
  tUInt8 DEF_cache_cacheL2_stb_first__36_BITS_537_TO_520_88_ETC___d991;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d949;
  tUInt8 DEF_cache_cacheI_working_line_324_BITS_20_TO_19_36_ETC___d1364;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1159;
  tUInt8 DEF_cache_cacheL2_working_line_89_BITS_531_TO_530__ETC___d1003;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d955;
  tUInt8 DEF_cache_cacheD_working_line_04_BITS_20_TO_19_43__ETC___d644;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d439;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__140_BITS_67_TO_49__ETC___d1327;
  tUInt8 DEF_NOT_cache_cacheL2_stb_first__36_BITS_537_TO_52_ETC___d992;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__20_BITS_67_TO_49_0_ETC___d607;
  tUInt8 DEF_NOT_cache_cacheI_working_133_BITS_71_TO_68_134_ETC___d1193;
  tUInt8 DEF_NOT_cache_cacheL2_working_29_BIT_538_30___d972;
  tUInt8 DEF_NOT_cache_cacheD_working_13_BITS_71_TO_68_14_E_ETC___d473;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h62382;
  tUInt8 DEF__read_offset__h29959;
  tUWide DEF_rv_core_getMMIOReq___d1708;
  tUWide DEF_rv_core_getDReq___d1687;
  tUWide DEF_rv_core_getIReq___d1665;
  tUWide DEF_cache_cacheI_memReqQ_first____d1634;
  tUWide DEF_cache_cacheL2_memReqQ_first____d1600;
  tUWide DEF_cache_cacheD_memReqQ_first____d1642;
  tUWide DEF_cache_cacheL2_bram_memory_read____d916;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port1__read____d151;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port1__read____d160;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port0__read____d149;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port1__read____d168;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port0__read____d158;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port1__read____d176;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port0__read____d166;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port1__read____d184;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port0__read____d174;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port1__read____d192;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port0__read____d182;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port1__read____d200;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port0__read____d190;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port1__read____d208;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port0__read____d198;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port1__read____d216;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port0__read____d206;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port1__read____d224;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port0__read____d214;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port1__read____d232;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port0__read____d222;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port1__read____d240;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port0__read____d230;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port1__read____d248;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port0__read____d238;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port1__read____d256;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port0__read____d246;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port1__read____d264;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port0__read____d254;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port1__read____d272;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port0__read____d262;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port1__read____d280;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port0__read____d270;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port1__read____d288;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port0__read____d278;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port1__read____d296;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port0__read____d286;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port0__read____d294;
  tUWide DEF_cache_cacheI_memRespQ_first____d1413;
  tUWide DEF_cache_cacheI_working_data__h68004;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d1085;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d1186;
  tUWide DEF_cache_cacheI_bram2_memory_read____d1118;
  tUWide DEF_data__h46536;
  tUWide DEF_v__h76145;
  tUWide DEF_cache_cacheD_memRespQ_first____d693;
  tUWide DEF_cache_cacheD_working_data__h35588;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d365;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d466;
  tUWide DEF_cache_cacheD_bram2_memory_read____d398;
  tUWide DEF_x_wget__h3249;
  tUWide DEF_x_first__h3134;
  tUWide DEF_v__h4312;
  tUWide DEF_mmioreq_first____d1725;
  tUWide DEF_dreq___d1701;
  tUWide DEF_ireq___d1676;
  tUWide DEF_cache_cacheL2_working_29_BITS_538_TO_0___d987;
  tUWide DEF_cache_cacheL2_working_29_BITS_537_TO_0___d971;
  tUWide DEF_din_datain_data__h46754;
  tUWide DEF_x3__h75907;
  tUWide DEF_x__h45960;
  tUWide DEF_x_data__h46415;
  tUWide DEF_x_first_data__h45762;
  tUWide DEF_x_wget_data__h43797;
  tUWide DEF_x__h76086;
  tUWide DEF_x__h14189;
  tUWide DEF_x__h13931;
  tUWide DEF_x__h13673;
  tUWide DEF_x__h13415;
  tUWide DEF_x__h13157;
  tUWide DEF_x__h12899;
  tUWide DEF_x__h12641;
  tUWide DEF_x__h12383;
  tUWide DEF_x__h12125;
  tUWide DEF_x__h11867;
  tUWide DEF_x__h11609;
  tUWide DEF_x__h11351;
  tUWide DEF_x__h11093;
  tUWide DEF_x__h10835;
  tUWide DEF_x__h10577;
  tUWide DEF_x__h10319;
  tUWide DEF_x__h10061;
  tUWide DEF_x__h9803;
  tUWide DEF_x__h9545;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_511_TO_480___d1436;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_479_TO_448___d1435;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_447_TO_416___d1433;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_415_TO_384___d1432;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_383_TO_352___d1430;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_351_TO_320___d1429;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_319_TO_288___d1427;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_287_TO_256___d1426;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_255_TO_224___d1424;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_223_TO_192___d1423;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_191_TO_160___d1421;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_159_TO_128___d1420;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_127_TO_96___d1418;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_95_TO_64___d1417;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_63_TO_32___d1415;
  tUInt32 DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0___d1414;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_511_TO_480___d716;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_479_TO_448___d715;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_447_TO_416___d713;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_415_TO_384___d712;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_383_TO_352___d710;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_351_TO_320___d709;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_319_TO_288___d707;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_287_TO_256___d706;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_255_TO_224___d704;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_223_TO_192___d703;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_191_TO_160___d701;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_159_TO_128___d700;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_127_TO_96___d698;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_95_TO_64___d697;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_63_TO_32___d695;
  tUInt32 DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0___d694;
  tUInt32 DEF_x__h62514;
  tUInt32 DEF_x__h30093;
  tUInt32 DEF_x__h70565;
  tUInt32 DEF_x__h38149;
  tUInt8 DEF__read_idx__h45876;
  tUInt8 DEF__read_idx__h62380;
  tUInt8 DEF__read_idx__h29957;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d970;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d969;
  tUWide DEF_v__h75953;
  tUWide DEF_IF_cache_cacheI_working_133_BIT_71_444_THEN_IF_ETC___d1596;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1552;
  tUWide DEF_IF_cache_cacheI_working_133_BIT_70_446_THEN_IF_ETC___d1595;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1576;
  tUWide DEF_IF_cache_cacheI_working_133_BIT_69_447_THEN_IF_ETC___d1594;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1584;
  tUWide DEF_IF_cache_cacheI_working_133_BIT_68_448_THEN_IF_ETC___d1593;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1592;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1437;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d1188;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d1187;
  tUWide DEF_IF_cache_cacheL2_stb_notEmpty__32_AND_cache_ca_ETC___d982;
  tUWide DEF_x__h45975;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d980;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_71_24_THEN_IF_c_ETC___d876;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d832;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_70_26_THEN_IF_c_ETC___d875;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d856;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_69_27_THEN_IF_c_ETC___d874;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d864;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_68_28_THEN_IF_c_ETC___d873;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d872;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d717;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d468;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d467;
  tUWide DEF_IF_cache_mainMem_bram_serverAdapter_outData_ff_ETC___d309;
  tUWide DEF_x__h3347;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_0___d1316;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_1___d1314;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_2___d1311;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_3___d1309;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_4___d1306;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_5___d1304;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_6___d1301;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_7___d1299;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_8___d1296;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_9___d1294;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_10___d1291;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_11___d1289;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_12___d1286;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_13___d1284;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_14___d1281;
  tUInt8 DEF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_15___d1278;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_0___d596;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1___d594;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_2___d591;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_3___d589;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_4___d586;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_5___d584;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_6___d581;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_7___d579;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_8___d576;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_9___d574;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_10___d571;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_11___d569;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_12___d566;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_13___d564;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_14___d561;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_15___d558;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUInt64 DEF__0_CONCAT_cache_cacheI_working_133_BITS_71_TO_6_ETC___d1275;
  tUInt64 DEF__0_CONCAT_cache_cacheD_working_13_BITS_71_TO_68_14___d555;
  tUWide DEF_cache_cacheI_memReqQ_first__634_BITS_537_TO_51_ETC___d1637;
  tUWide DEF_cache_cacheD_memReqQ_first__642_BITS_537_TO_51_ETC___d1645;
  tUWide DEF__1_CONCAT_cache_cacheL2_stb_first__36___d1001;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_324_BITS_18_ETC___d1396;
  tUWide DEF_x_data__h67171;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_04_BITS_18__ETC___d676;
  tUWide DEF_x_data__h34755;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_line_89_BITS_52_ETC___d1011;
  tUWide DEF__0_CONCAT_cache_cacheI_working_133_CONCAT_DONTCARE___d1399;
  tUWide DEF__0_CONCAT_cache_cacheD_working_13_CONCAT_DONTCARE___d679;
  tUWide DEF__2_CONCAT_cache_cacheL2_stb_first__36_BITS_537__ETC___d1000;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_29_BITS_564_TO__ETC___d1026;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_29_BITS_564_TO__ETC___d1030;
  tUWide DEF__1_CONCAT_IF_cache_mainMem_bram_serverAdapter_o_ETC___d310;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_0_rv_port0__read___ETC___d301;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_1_rv_port0__read___ETC___d293;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_2_rv_port0__read___ETC___d285;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_3_rv_port0__read___ETC___d277;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_4_rv_port0__read___ETC___d269;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_5_rv_port0__read___ETC___d261;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_6_rv_port0__read___ETC___d253;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_7_rv_port0__read___ETC___d245;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_8_rv_port0__read___ETC___d237;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_9_rv_port0__read___ETC___d229;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_10_rv_port0__read__ETC___d221;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_11_rv_port0__read__ETC___d213;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_12_rv_port0__read__ETC___d205;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_13_rv_port0__read__ETC___d197;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_14_rv_port0__read__ETC___d189;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_15_rv_port0__read__ETC___d181;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_16_rv_port0__read__ETC___d173;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_18_rv_port0__read__ETC___d157;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_17_rv_port0__read__ETC___d165;
  tUWide DEF__0_CONCAT_DONTCARE___d155;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1591;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1583;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1573;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1541;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1434;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1358;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1355;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1318;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1313;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d871;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d863;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d853;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d821;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d714;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d598;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d593;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d638;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d635;
  tUWide DEF_cache_cacheD_working_data_51_BITS_127_TO_96_56_ETC___d674;
  tUWide DEF_cache_cacheI_working_data_371_BITS_127_TO_96_3_ETC___d1394;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1590;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1582;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1570;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1530;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1431;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1352;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1308;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d870;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d862;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d850;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d810;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d711;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d588;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d632;
  tUWide DEF_cache_cacheD_working_data_51_BITS_255_TO_224_6_ETC___d673;
  tUWide DEF_cache_cacheI_working_data_371_BITS_255_TO_224__ETC___d1393;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1589;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1581;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1567;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1519;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1428;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1349;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1303;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d869;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d861;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d847;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d799;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d708;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d583;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d629;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1588;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1580;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1564;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1508;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1425;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1346;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1298;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d868;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d860;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d844;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d788;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d705;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d578;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d626;
  tUWide DEF_cache_cacheD_working_data_51_BITS_383_TO_352_6_ETC___d672;
  tUWide DEF_cache_cacheI_working_data_371_BITS_383_TO_352__ETC___d1392;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1587;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1579;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1561;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1497;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1422;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1343;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1293;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d867;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d859;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d841;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d777;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d702;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d573;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d623;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1586;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1578;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1558;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1486;
  tUWide DEF_cache_cacheI_memRespQ_first__413_BITS_31_TO_0__ETC___d1419;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1340;
  tUWide DEF_IF_cache_cacheI_working_133_BITS_3_TO_0_270_EQ_ETC___d1288;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d866;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d858;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d838;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d766;
  tUWide DEF_cache_cacheD_memRespQ_first__93_BITS_31_TO_0_9_ETC___d699;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d568;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d620;
  tUWide DEF_rv_core_getIReq_665_BITS_63_TO_38_667_CONCAT_r_ETC___d1670;
  tUWide DEF_rv_core_getDReq_687_BITS_63_TO_38_689_CONCAT_r_ETC___d1692;
  tUWide DEF_cache_cacheD_working_13_BITS_67_TO_4_53_CONCAT_ETC___d554;
  tUWide DEF_cache_cacheI_working_133_BITS_67_TO_4_273_CONC_ETC___d1274;
  tUWide DEF_ireq_676_BITS_67_TO_32_677_CONCAT_cache_respI__ETC___d1679;
  tUWide DEF_dreq_701_BITS_67_TO_32_702_CONCAT_cache_respD__ETC___d1704;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_cache_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_cache_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_cache_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_mainMem_bram_serverAdapter_overRun();
  void RL_cache_mainMem_dl_try_move();
  void RL_cache_mainMem_dl_try_move_1();
  void RL_cache_mainMem_dl_try_move_2();
  void RL_cache_mainMem_dl_try_move_3();
  void RL_cache_mainMem_dl_try_move_4();
  void RL_cache_mainMem_dl_try_move_5();
  void RL_cache_mainMem_dl_try_move_6();
  void RL_cache_mainMem_dl_try_move_7();
  void RL_cache_mainMem_dl_try_move_8();
  void RL_cache_mainMem_dl_try_move_9();
  void RL_cache_mainMem_dl_try_move_10();
  void RL_cache_mainMem_dl_try_move_11();
  void RL_cache_mainMem_dl_try_move_12();
  void RL_cache_mainMem_dl_try_move_13();
  void RL_cache_mainMem_dl_try_move_14();
  void RL_cache_mainMem_dl_try_move_15();
  void RL_cache_mainMem_dl_try_move_16();
  void RL_cache_mainMem_dl_try_move_17();
  void RL_cache_mainMem_dl_try_move_18();
  void RL_cache_mainMem_deq();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_count();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_cache_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_cache_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_cache_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheL2_bram_serverAdapter_overRun();
  void RL_cache_cacheL2_count();
  void RL_cache_cacheL2_req_process();
  void RL_cache_cacheL2_mvStbToL1();
  void RL_cache_cacheL2_startMiss();
  void RL_cache_cacheL2_sendFillReq();
  void RL_cache_cacheL2_waitFillResp_Ld();
  void RL_cache_cacheL2_waitFillResp_St();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_count();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_connectCacheDram();
  void RL_cache_connectDramCache();
  void RL_cache_connectL2L1Cache();
  void RL_cache_connectCacheL1L2Instr();
  void RL_cache_connectCacheL1L2Data();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
