module Queue2_NormalizedInput (
	clock,
	reset,
	io_enq_ready,
	io_enq_valid,
	io_enq_bits_acc_read_resp_data_0_0,
	io_enq_bits_acc_read_resp_data_1_0,
	io_enq_bits_acc_read_resp_data_2_0,
	io_enq_bits_acc_read_resp_data_3_0,
	io_enq_bits_acc_read_resp_data_4_0,
	io_enq_bits_acc_read_resp_data_5_0,
	io_enq_bits_acc_read_resp_data_6_0,
	io_enq_bits_acc_read_resp_data_7_0,
	io_enq_bits_acc_read_resp_data_8_0,
	io_enq_bits_acc_read_resp_data_9_0,
	io_enq_bits_acc_read_resp_data_10_0,
	io_enq_bits_acc_read_resp_data_11_0,
	io_enq_bits_acc_read_resp_data_12_0,
	io_enq_bits_acc_read_resp_data_13_0,
	io_enq_bits_acc_read_resp_data_14_0,
	io_enq_bits_acc_read_resp_data_15_0,
	io_enq_bits_acc_read_resp_fromDMA,
	io_enq_bits_acc_read_resp_scale_bits,
	io_enq_bits_acc_read_resp_igelu_qb,
	io_enq_bits_acc_read_resp_igelu_qc,
	io_enq_bits_acc_read_resp_iexp_qln2,
	io_enq_bits_acc_read_resp_iexp_qln2_inv,
	io_enq_bits_acc_read_resp_act,
	io_enq_bits_acc_read_resp_acc_bank_id,
	io_enq_bits_len,
	io_enq_bits_stats_id,
	io_enq_bits_cmd,
	io_deq_ready,
	io_deq_valid,
	io_deq_bits_acc_read_resp_data_0_0,
	io_deq_bits_acc_read_resp_data_1_0,
	io_deq_bits_acc_read_resp_data_2_0,
	io_deq_bits_acc_read_resp_data_3_0,
	io_deq_bits_acc_read_resp_data_4_0,
	io_deq_bits_acc_read_resp_data_5_0,
	io_deq_bits_acc_read_resp_data_6_0,
	io_deq_bits_acc_read_resp_data_7_0,
	io_deq_bits_acc_read_resp_data_8_0,
	io_deq_bits_acc_read_resp_data_9_0,
	io_deq_bits_acc_read_resp_data_10_0,
	io_deq_bits_acc_read_resp_data_11_0,
	io_deq_bits_acc_read_resp_data_12_0,
	io_deq_bits_acc_read_resp_data_13_0,
	io_deq_bits_acc_read_resp_data_14_0,
	io_deq_bits_acc_read_resp_data_15_0,
	io_deq_bits_acc_read_resp_fromDMA,
	io_deq_bits_acc_read_resp_scale_bits,
	io_deq_bits_acc_read_resp_act,
	io_deq_bits_acc_read_resp_acc_bank_id
);
	input clock;
	input reset;
	output wire io_enq_ready;
	input io_enq_valid;
	input [31:0] io_enq_bits_acc_read_resp_data_0_0;
	input [31:0] io_enq_bits_acc_read_resp_data_1_0;
	input [31:0] io_enq_bits_acc_read_resp_data_2_0;
	input [31:0] io_enq_bits_acc_read_resp_data_3_0;
	input [31:0] io_enq_bits_acc_read_resp_data_4_0;
	input [31:0] io_enq_bits_acc_read_resp_data_5_0;
	input [31:0] io_enq_bits_acc_read_resp_data_6_0;
	input [31:0] io_enq_bits_acc_read_resp_data_7_0;
	input [31:0] io_enq_bits_acc_read_resp_data_8_0;
	input [31:0] io_enq_bits_acc_read_resp_data_9_0;
	input [31:0] io_enq_bits_acc_read_resp_data_10_0;
	input [31:0] io_enq_bits_acc_read_resp_data_11_0;
	input [31:0] io_enq_bits_acc_read_resp_data_12_0;
	input [31:0] io_enq_bits_acc_read_resp_data_13_0;
	input [31:0] io_enq_bits_acc_read_resp_data_14_0;
	input [31:0] io_enq_bits_acc_read_resp_data_15_0;
	input io_enq_bits_acc_read_resp_fromDMA;
	input [31:0] io_enq_bits_acc_read_resp_scale_bits;
	input [31:0] io_enq_bits_acc_read_resp_igelu_qb;
	input [31:0] io_enq_bits_acc_read_resp_igelu_qc;
	input [31:0] io_enq_bits_acc_read_resp_iexp_qln2;
	input [31:0] io_enq_bits_acc_read_resp_iexp_qln2_inv;
	input [2:0] io_enq_bits_acc_read_resp_act;
	input [1:0] io_enq_bits_acc_read_resp_acc_bank_id;
	input [4:0] io_enq_bits_len;
	input io_enq_bits_stats_id;
	input [2:0] io_enq_bits_cmd;
	input io_deq_ready;
	output wire io_deq_valid;
	output wire [31:0] io_deq_bits_acc_read_resp_data_0_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_1_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_2_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_3_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_4_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_5_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_6_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_7_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_8_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_9_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_10_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_11_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_12_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_13_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_14_0;
	output wire [31:0] io_deq_bits_acc_read_resp_data_15_0;
	output wire io_deq_bits_acc_read_resp_fromDMA;
	output wire [31:0] io_deq_bits_acc_read_resp_scale_bits;
	output wire [2:0] io_deq_bits_acc_read_resp_act;
	output wire [1:0] io_deq_bits_acc_read_resp_acc_bank_id;
	wire [549:0] _ram_ext_R0_data;
	reg wrap;
	reg wrap_1;
	reg maybe_full;
	wire ptr_match = wrap == wrap_1;
	wire empty = ptr_match & ~maybe_full;
	wire full = ptr_match & maybe_full;
	wire do_enq = ~full & io_enq_valid;
	wire do_deq = io_deq_ready & ~empty;
	always @(posedge clock)
		if (reset) begin
			wrap <= 1'h0;
			wrap_1 <= 1'h0;
			maybe_full <= 1'h0;
		end
		else begin
			if (do_enq)
				wrap <= wrap - 1'h1;
			if (do_deq)
				wrap_1 <= wrap_1 - 1'h1;
			if (~(do_enq == do_deq))
				maybe_full <= do_enq;
		end
	ram_2x550 ram_ext(
		.R0_addr(wrap_1),
		.R0_en(1'h1),
		.R0_clk(clock),
		.R0_data(_ram_ext_R0_data),
		.W0_addr(wrap),
		.W0_en(do_enq),
		.W0_clk(clock),
		.W0_data({io_enq_bits_acc_read_resp_acc_bank_id, io_enq_bits_acc_read_resp_act, io_enq_bits_acc_read_resp_scale_bits, io_enq_bits_acc_read_resp_fromDMA, io_enq_bits_acc_read_resp_data_15_0, io_enq_bits_acc_read_resp_data_14_0, io_enq_bits_acc_read_resp_data_13_0, io_enq_bits_acc_read_resp_data_12_0, io_enq_bits_acc_read_resp_data_11_0, io_enq_bits_acc_read_resp_data_10_0, io_enq_bits_acc_read_resp_data_9_0, io_enq_bits_acc_read_resp_data_8_0, io_enq_bits_acc_read_resp_data_7_0, io_enq_bits_acc_read_resp_data_6_0, io_enq_bits_acc_read_resp_data_5_0, io_enq_bits_acc_read_resp_data_4_0, io_enq_bits_acc_read_resp_data_3_0, io_enq_bits_acc_read_resp_data_2_0, io_enq_bits_acc_read_resp_data_1_0, io_enq_bits_acc_read_resp_data_0_0})
	);
	assign io_enq_ready = ~full;
	assign io_deq_valid = ~empty;
	assign io_deq_bits_acc_read_resp_data_0_0 = _ram_ext_R0_data[31:0];
	assign io_deq_bits_acc_read_resp_data_1_0 = _ram_ext_R0_data[63:32];
	assign io_deq_bits_acc_read_resp_data_2_0 = _ram_ext_R0_data[95:64];
	assign io_deq_bits_acc_read_resp_data_3_0 = _ram_ext_R0_data[127:96];
	assign io_deq_bits_acc_read_resp_data_4_0 = _ram_ext_R0_data[159:128];
	assign io_deq_bits_acc_read_resp_data_5_0 = _ram_ext_R0_data[191:160];
	assign io_deq_bits_acc_read_resp_data_6_0 = _ram_ext_R0_data[223:192];
	assign io_deq_bits_acc_read_resp_data_7_0 = _ram_ext_R0_data[255:224];
	assign io_deq_bits_acc_read_resp_data_8_0 = _ram_ext_R0_data[287:256];
	assign io_deq_bits_acc_read_resp_data_9_0 = _ram_ext_R0_data[319:288];
	assign io_deq_bits_acc_read_resp_data_10_0 = _ram_ext_R0_data[351:320];
	assign io_deq_bits_acc_read_resp_data_11_0 = _ram_ext_R0_data[383:352];
	assign io_deq_bits_acc_read_resp_data_12_0 = _ram_ext_R0_data[415:384];
	assign io_deq_bits_acc_read_resp_data_13_0 = _ram_ext_R0_data[447:416];
	assign io_deq_bits_acc_read_resp_data_14_0 = _ram_ext_R0_data[479:448];
	assign io_deq_bits_acc_read_resp_data_15_0 = _ram_ext_R0_data[511:480];
	assign io_deq_bits_acc_read_resp_fromDMA = _ram_ext_R0_data[512];
	assign io_deq_bits_acc_read_resp_scale_bits = _ram_ext_R0_data[544:513];
	assign io_deq_bits_acc_read_resp_act = _ram_ext_R0_data[547:545];
	assign io_deq_bits_acc_read_resp_acc_bank_id = _ram_ext_R0_data[549:548];
endmodule
