#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May 31 14:06:44 2025
# Process ID         : 14114
# Current directory  : /home/nami/time_alignment_2stage/work/uvm/sim
# Command line       : xsim -log /home/nami/time_alignment_2stage/work/uvm/logs/simulate.log -mode tcl -source {xsim.dir/work.tb/xsim_script.tcl}
# Log file           : /home/nami/time_alignment_2stage/work/uvm/logs/simulate.log
# Journal file       : /home/nami/time_alignment_2stage/work/uvm/sim/xsim.jou
# Running On         : nami-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency      : 2304.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8078 MB
# Swap memory        : 2243 MB
# Total Virtual      : 10322 MB
# Available Virtual  : 7173 MB
#-----------------------------------------------------------
source xsim.dir/work.tb/xsim_script.tcl
# xsim {work.tb} -testplusarg UVM_TESTNAME=top_test -testplusarg UVM_VERBOSITY=UVM_DEBUG -wdb {/home/nami/time_alignment_2stage/work/uvm/wdb/tb.wdb} -autoloadwcfg -tclbatch {/home/nami/time_alignment_2stage/verification/uvm/scripts/vivado/run.tcl} -onfinish quit -onerror stop -stats -sv_seed 1
Time resolution is 100 ps
source /home/nami/time_alignment_2stage/verification/uvm/scripts/vivado/run.tcl
## set tclStart [clock seconds]
## set scriptsDir [file normalize [file dirname [info script]]]
## puts "This script is located in: $scriptsDir"
This script is located in: /home/nami/time_alignment_2stage/verification/uvm/scripts/vivado
## if { [file exists ${scriptsDir}/probe.tcl] } {
##   source -notrace -quiet ${scriptsDir}/probe.tcl
## }
## run all
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0ns: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0ns: reporter [RNTST] Running test top_test...
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0ns: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19948) @ 0ns: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 0ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=185) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=194) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=203) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=212) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=221) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=230) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=239) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=248) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=257) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=266) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=275) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'common.run' (id=160) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=284) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 0ns: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   19
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[NO_DPI_TSTNAME]     1
[PH_READY_TO_END]    13
[RNTST]     1
[TEST_DONE]     2
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

$finish called at time : 0 fs : File "/tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
exit 0
INFO: Simulation Memory Usage: 286720 KB (Peak: 329312 KB)
INFO: Simulation CPU Usage: 1440 ms
INFO: [Common 17-206] Exiting xsim at Sat May 31 14:06:48 2025...
