{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:42:30 2013 " "Info: Processing started: Sun Dec 01 17:42:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DisplayA_B -c DisplayA_B --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DisplayA_B -c DisplayA_B --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst2\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst2\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst3\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst3\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst4\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst4\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst5\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst5\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dprihvatni_reg:inst\|Dlec:inst6\|inst2~8 " "Warning: Node \"Dprihvatni_reg:inst\|Dlec:inst6\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clock " "Info: Assuming node \"Clock\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8 AB1 Clock 6.200 ns register " "Info: tsu for register \"Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8\" (data pin = \"AB1\", clock pin = \"Clock\") is 6.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.059 ns + Longest pin register " "Info: + Longest pin to register delay is 8.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns AB1 1 PIN PIN_T18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T18; Fanout = 8; PIN Node = 'AB1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB1 } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 96 -136 32 112 "AB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.661 ns) + CELL(0.544 ns) 8.059 ns Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8 2 REG LCCOMB_X1_Y4_N0 7 " "Info: 2: + IC(6.661 ns) + CELL(0.544 ns) = 8.059 ns; Loc. = LCCOMB_X1_Y4_N0; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { AB1 Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 17.35 % ) " "Info: Total cell delay = 1.398 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.661 ns ( 82.65 % ) " "Info: Total interconnect delay = 6.661 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { AB1 Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { AB1 {} AB1~combout {} Dprihvatni_reg:inst|Dlec:inst1|inst2~8 {} } { 0.000ns 0.000ns 6.661ns } { 0.000ns 0.854ns 0.544ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.029 ns + " "Info: + Micro setup delay of destination is 1.029 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.888 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.178 ns) 2.888 ns Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8 3 REG LCCOMB_X1_Y4_N0 7 " "Info: 3: + IC(1.446 ns) + CELL(0.178 ns) = 2.888 ns; Loc. = LCCOMB_X1_Y4_N0; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst1\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 41.69 % ) " "Info: Total cell delay = 1.204 ns ( 41.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.684 ns ( 58.31 % ) " "Info: Total interconnect delay = 1.684 ns ( 58.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst1|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.446ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { AB1 Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { AB1 {} AB1~combout {} Dprihvatni_reg:inst|Dlec:inst1|inst2~8 {} } { 0.000ns 0.000ns 6.661ns } { 0.000ns 0.854ns 0.544ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst1|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst1|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.446ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock HEX2_5 Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 7.707 ns register " "Info: tco from clock \"Clock\" to destination pin \"HEX2_5\" through register \"Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8\" is 7.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.849 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.178 ns) 2.849 ns Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 3 REG LCCOMB_X1_Y24_N18 7 " "Info: 3: + IC(1.407 ns) + CELL(0.178 ns) = 2.849 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.26 % ) " "Info: Total cell delay = 1.204 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 57.74 % ) " "Info: Total interconnect delay = 1.645 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.407ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.858 ns + Longest register pin " "Info: + Longest register to pin delay is 4.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 1 REG LCCOMB_X1_Y24_N18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.542 ns) 1.172 ns BCDto7_seg:inst2\|inst52~71 2 COMB LCCOMB_X1_Y24_N26 1 " "Info: 2: + IC(0.630 ns) + CELL(0.542 ns) = 1.172 ns; Loc. = LCCOMB_X1_Y24_N26; Fanout = 1; COMB Node = 'BCDto7_seg:inst2\|inst52~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 BCDto7_seg:inst2|inst52~71 } "NODE_NAME" } } { "../../Lab3/BCDto7seg/BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { { 976 352 416 1056 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(2.820 ns) 4.858 ns HEX2_5 3 PIN PIN_G6 0 " "Info: 3: + IC(0.866 ns) + CELL(2.820 ns) = 4.858 ns; Loc. = PIN_G6; Fanout = 0; PIN Node = 'HEX2_5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { BCDto7_seg:inst2|inst52~71 HEX2_5 } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 280 592 768 296 "HEX2_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.362 ns ( 69.21 % ) " "Info: Total cell delay = 3.362 ns ( 69.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 30.79 % ) " "Info: Total interconnect delay = 1.496 ns ( 30.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 BCDto7_seg:inst2|inst52~71 HEX2_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} BCDto7_seg:inst2|inst52~71 {} HEX2_5 {} } { 0.000ns 0.630ns 0.866ns } { 0.000ns 0.542ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.407ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 BCDto7_seg:inst2|inst52~71 HEX2_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} BCDto7_seg:inst2|inst52~71 {} HEX2_5 {} } { 0.000ns 0.630ns 0.866ns } { 0.000ns 0.542ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "AB1 HEX0_4 11.746 ns Longest " "Info: Longest tpd from source pin \"AB1\" to destination pin \"HEX0_4\" is 11.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns AB1 1 PIN PIN_T18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T18; Fanout = 8; PIN Node = 'AB1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB1 } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 96 -136 32 112 "AB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.641 ns) + CELL(0.178 ns) 7.673 ns BCDto7_seg:inst4\|inst45~57 2 COMB LCCOMB_X1_Y4_N14 1 " "Info: 2: + IC(6.641 ns) + CELL(0.178 ns) = 7.673 ns; Loc. = LCCOMB_X1_Y4_N14; Fanout = 1; COMB Node = 'BCDto7_seg:inst4\|inst45~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { AB1 BCDto7_seg:inst4|inst45~57 } "NODE_NAME" } } { "../../Lab3/BCDto7seg/BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { { 560 432 496 608 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(2.996 ns) 11.746 ns HEX0_4 3 PIN PIN_T7 0 " "Info: 3: + IC(1.077 ns) + CELL(2.996 ns) = 11.746 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'HEX0_4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { BCDto7_seg:inst4|inst45~57 HEX0_4 } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 568 592 768 584 "HEX0_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.028 ns ( 34.29 % ) " "Info: Total cell delay = 4.028 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.718 ns ( 65.71 % ) " "Info: Total interconnect delay = 7.718 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.746 ns" { AB1 BCDto7_seg:inst4|inst45~57 HEX0_4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.746 ns" { AB1 {} AB1~combout {} BCDto7_seg:inst4|inst45~57 {} HEX0_4 {} } { 0.000ns 0.000ns 6.641ns 1.077ns } { 0.000ns 0.854ns 0.178ns 2.996ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 AB7 Clock -3.557 ns register " "Info: th for register \"Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8\" (data pin = \"AB7\", clock pin = \"Clock\") is -3.557 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 64 64 232 80 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.178 ns) 2.849 ns Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 3 REG LCCOMB_X1_Y24_N18 7 " "Info: 3: + IC(1.407 ns) + CELL(0.178 ns) = 2.849 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.26 % ) " "Info: Total cell delay = 1.204 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 57.74 % ) " "Info: Total interconnect delay = 1.645 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.407ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.406 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns AB7 1 PIN PIN_G5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_G5; Fanout = 8; PIN Node = 'AB7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB7 } "NODE_NAME" } } { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 192 -136 32 208 "AB7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.240 ns) + CELL(0.322 ns) 6.406 ns Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8 2 REG LCCOMB_X1_Y24_N18 7 " "Info: 2: + IC(5.240 ns) + CELL(0.322 ns) = 6.406 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 7; REG Node = 'Dprihvatni_reg:inst\|Dlec:inst7\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { AB7 Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 18.20 % ) " "Info: Total cell delay = 1.166 ns ( 18.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.240 ns ( 81.80 % ) " "Info: Total interconnect delay = 5.240 ns ( 81.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.406 ns" { AB7 Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.406 ns" { AB7 {} AB7~combout {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 5.240ns } { 0.000ns 0.844ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.407ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.406 ns" { AB7 Dprihvatni_reg:inst|Dlec:inst7|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.406 ns" { AB7 {} AB7~combout {} Dprihvatni_reg:inst|Dlec:inst7|inst2~8 {} } { 0.000ns 0.000ns 5.240ns } { 0.000ns 0.844ns 0.322ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:42:32 2013 " "Info: Processing ended: Sun Dec 01 17:42:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
