// Seed: 3999777749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input logic id_2,
    inout logic id_3,
    input tri1 id_4,
    input wire id_5
);
  if (id_4) reg id_7;
  else tri0 id_8 = id_0;
  wire id_9;
  wire id_10, id_11;
  assign id_3 = 1;
  assign id_8 = id_8#(.id_9(1));
  wire id_12;
  reg  id_13 = id_7;
  always_latch begin : LABEL_0
    id_13 <= 1'd0 ? id_2 : 1;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_9
  );
  wire id_14, id_15;
  always id_3 <= 1'b0;
  wire id_16, id_17;
  assign id_1 = 1;
endmodule
