

================================================================
== Vitis HLS Report for 'fftStreamingKernel_2'
================================================================
* Date:           Thu Jan 27 12:43:25 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                    |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_fftStreamingKernelBody_2_fu_96  |fftStreamingKernelBody_2  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |        ?|        ?|         ?|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%fftn_01 = alloca i32 1"   --->   Operation 4 'alloca' 'fftn_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln81 = store i4 0, i4 %fftn_01" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 9 'store' 'store_ln81' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln81 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 10 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%fftn = load i4 %fftn_01" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 11 'load' 'fftn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.65ns)   --->   "%icmp_ln81 = icmp_eq  i4 %fftn, i4 8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 12 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%fftn_3 = add i4 %fftn, i4 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 14 'add' 'fftn_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 15 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln82 = call void @fftStreamingKernelBody.2, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:82]   --->   Operation 16 'call' 'call_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln81 = store i4 %fftn_3, i4 %fftn_01" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 17 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:84]   --->   Operation 18 'ret' 'ret_ln84' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81]   --->   Operation 19 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln82 = call void @fftStreamingKernelBody.2, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:82]   --->   Operation 20 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ssrWideStream4kernelIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ssrWideStream4kernelOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fftn_01           (alloca           ) [ 0111]
specmemcore_ln0   (specmemcore      ) [ 0000]
specmemcore_ln0   (specmemcore      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln81        (store            ) [ 0000]
br_ln81           (br               ) [ 0000]
fftn              (load             ) [ 0000]
icmp_ln81         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
fftn_3            (add              ) [ 0000]
br_ln81           (br               ) [ 0000]
store_ln81        (store            ) [ 0000]
ret_ln84          (ret              ) [ 0000]
specloopname_ln81 (specloopname     ) [ 0000]
call_ln82         (call             ) [ 0000]
br_ln0            (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ssrWideStream4kernelIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ssrWideStream4kernelOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelOut"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_19">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_delayline_Array_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_delayline_Array_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_delayline_Array_18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delayline_Array_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="twiddleObj_twiddleTable_M_imag_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_2"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_count_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_bits_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_delayline_Array_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="control_delayline_Array_16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delayline_Array_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delayline_Array_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStreamingKernelBody.2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="fftn_01_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftn_01/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fftStreamingKernelBody_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="256" slack="0"/>
<pin id="100" dir="0" index="3" bw="2" slack="0"/>
<pin id="101" dir="0" index="4" bw="2" slack="0"/>
<pin id="102" dir="0" index="5" bw="2" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="45" slack="0"/>
<pin id="105" dir="0" index="8" bw="45" slack="0"/>
<pin id="106" dir="0" index="9" bw="45" slack="0"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="32" slack="0"/>
<pin id="109" dir="0" index="12" bw="32" slack="0"/>
<pin id="110" dir="0" index="13" bw="45" slack="0"/>
<pin id="111" dir="0" index="14" bw="45" slack="0"/>
<pin id="112" dir="0" index="15" bw="45" slack="0"/>
<pin id="113" dir="0" index="16" bw="18" slack="0"/>
<pin id="114" dir="0" index="17" bw="2" slack="0"/>
<pin id="115" dir="0" index="18" bw="2" slack="0"/>
<pin id="116" dir="0" index="19" bw="2" slack="0"/>
<pin id="117" dir="0" index="20" bw="1" slack="0"/>
<pin id="118" dir="0" index="21" bw="51" slack="0"/>
<pin id="119" dir="0" index="22" bw="51" slack="0"/>
<pin id="120" dir="0" index="23" bw="51" slack="0"/>
<pin id="121" dir="0" index="24" bw="32" slack="0"/>
<pin id="122" dir="0" index="25" bw="32" slack="0"/>
<pin id="123" dir="0" index="26" bw="32" slack="0"/>
<pin id="124" dir="0" index="27" bw="51" slack="0"/>
<pin id="125" dir="0" index="28" bw="51" slack="0"/>
<pin id="126" dir="0" index="29" bw="51" slack="0"/>
<pin id="127" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln81_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="fftn_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fftn/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln81_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fftn_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fftn_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln81_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="1"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="fftn_01_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="fftn_01 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="96" pin=12"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="96" pin=15"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="96" pin=16"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="96" pin=17"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="96" pin=18"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="96" pin=19"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="96" pin=20"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="96" pin=21"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="96" pin=22"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="96" pin=23"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="96" pin=24"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="96" pin=25"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="96" pin=26"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="96" pin=27"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="96" pin=28"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="96" pin=29"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="78" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="92" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ssrWideStream4kernelOut | {2 3 }
	Port: control_count_V_7 | {2 3 }
	Port: control_bits_V_7 | {2 3 }
	Port: sample_in_read_count_V_7 | {2 3 }
	Port: delay_line_stall_7 | {2 3 }
	Port: delayline_Array_14 | {2 3 }
	Port: delayline_Array_16 | {2 3 }
	Port: delayline_Array_19 | {2 3 }
	Port: control_delayline_Array_17 | {2 3 }
	Port: control_delayline_Array_2 | {2 3 }
	Port: control_delayline_Array_18 | {2 3 }
	Port: delayline_Array_12 | {2 3 }
	Port: delayline_Array_15 | {2 3 }
	Port: delayline_Array_17 | {2 3 }
	Port: control_count_V_6 | {2 3 }
	Port: control_bits_V_6 | {2 3 }
	Port: sample_in_read_count_V_6 | {2 3 }
	Port: delay_line_stall_6 | {2 3 }
	Port: delayline_Array_4 | {2 3 }
	Port: delayline_Array_8 | {2 3 }
	Port: delayline_Array_10 | {2 3 }
	Port: control_delayline_Array_14 | {2 3 }
	Port: control_delayline_Array_15 | {2 3 }
	Port: control_delayline_Array_16 | {2 3 }
	Port: delayline_Array_3 | {2 3 }
	Port: delayline_Array_7 | {2 3 }
	Port: delayline_Array_9 | {2 3 }
 - Input state : 
	Port: fftStreamingKernel.2 : ssrWideStream4kernelIn | {2 3 }
	Port: fftStreamingKernel.2 : control_count_V_7 | {2 3 }
	Port: fftStreamingKernel.2 : control_bits_V_7 | {2 3 }
	Port: fftStreamingKernel.2 : sample_in_read_count_V_7 | {2 3 }
	Port: fftStreamingKernel.2 : delay_line_stall_7 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_14 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_16 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_19 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_17 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_2 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_18 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_12 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_15 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_17 | {2 3 }
	Port: fftStreamingKernel.2 : twiddleObj_twiddleTable_M_imag_V_2 | {2 3 }
	Port: fftStreamingKernel.2 : control_count_V_6 | {2 3 }
	Port: fftStreamingKernel.2 : control_bits_V_6 | {2 3 }
	Port: fftStreamingKernel.2 : sample_in_read_count_V_6 | {2 3 }
	Port: fftStreamingKernel.2 : delay_line_stall_6 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_4 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_8 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_10 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_14 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_15 | {2 3 }
	Port: fftStreamingKernel.2 : control_delayline_Array_16 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_3 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_7 | {2 3 }
	Port: fftStreamingKernel.2 : delayline_Array_9 | {2 3 }
  - Chain level:
	State 1
		store_ln81 : 1
	State 2
		icmp_ln81 : 1
		fftn_3 : 1
		br_ln81 : 2
		store_ln81 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_fftStreamingKernelBody_2_fu_96 |    0    |    14   | 24.4467 |   8475  |   5330  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |            fftn_3_fu_172           |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |          icmp_ln81_fu_166          |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                    |    0    |    14   | 24.4467 |   8475  |   5351  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|fftn_01_reg_183|    4   |
+---------------+--------+
|     Total     |    4   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   14   |   24   |  8475  |  5351  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    4   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   24   |  8479  |  5351  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
