/*
 * Copyright (c) 2010 NVIDIA Corporation.  All rights reserved.
 *
 * NVIDIA Corporation and its licensors retain all intellectual property
 * and proprietary rights in and to this software and related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA Corporation is strictly prohibited.
 */

/**
 * @file nvboot_wb0_sdram_scratch_list.h
 *
 * List macro which defines the scratch register <-> NvBootSdramParams mapping.
 */

#ifndef INCLUDED_NVBOOT_WB0_SDRAM_SCRATCH_LIST_H
#define INCLUDED_NVBOOT_WB0_SDRAM_SCRATCH_LIST_H

#if defined(__cplusplus)
extern "C"
{
#endif
// SDRAM PMC register generated by tool warmboot_code_gen
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE\
                                                                             7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE\
                                                                            15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE    23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE    31:24
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_MRS_0_MRS_ADR_RANGE                   13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_EMRS_0_EMRS_ADR_RANGE                 27:14
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_MRS_0_MRS_BA_RANGE                    29:28
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_CHB_EMC_MRS_0_MRS_DEV_SELECTN_RANGE           31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE\
                                                                             1: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE\
                                                                             3: 2
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE\
                                                                             4: 4
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE\
                                                                             5: 5
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE\
                                                                             6: 6
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_CHB_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH6_0_CHB_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE\
                                                                            15: 8
#define APBDEV_PMC_SCRATCH6_0_CHB_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE\
                                                                            18:16
#define APBDEV_PMC_SCRATCH6_0_CHB_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH6_0_CH1_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_RANGE\
                                                                            22:20
#define APBDEV_PMC_SCRATCH6_0_CH1_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_RANGE\
                                                                            25:23
#define APBDEV_PMC_SCRATCH6_0_CH1_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_RANGE\
                                                                            28:26
#define APBDEV_PMC_SCRATCH6_0_CH1_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_RANGE\
                                                                            31:29

// LPDDR2 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_MRW_0_MRW_OP_RANGE                     7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_MRW_0_MRW_MA_RANGE                    15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_MRW_0_USE_MRW_LONG_CNT_RANGE          16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_MRW_0_USE_MRW_EXT_CNT_RANGE           17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_MRW_0_MRW_DEV_SELECTN_RANGE           19:18
// DDR3 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_EMRS2_0_EMRS2_ADR_RANGE               13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_EMRS_0_EMRS_BA_RANGE                  15:14
// DDR3 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_EMRS_0_EMRS_DEV_SELECTN_RANGE         17:16
// DDR3 only
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_EMRS2_0_EMRS2_BA_RANGE                19:18
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_RANGE\
                                                                            22:20
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_RANGE\
                                                                            25:23
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_RANGE\
                                                                            28:26
#define APBDEV_PMC_SCRATCH7_0_CHB_EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_RANGE\
                                                                            31:29

// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_MRW2_0_MRW2_OP_RANGE                   7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_MRW2_0_MRW2_MA_RANGE                  15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_MRW2_0_USE_MRW2_LONG_CNT_RANGE        16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_MRW2_0_USE_MRW2_EXT_CNT_RANGE         17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_MRW2_0_MRW2_DEV_SELECTN_RANGE         19:18
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_EMRS3_0_EMRS3_ADR_RANGE               13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_EMRS2_0_EMRS2_DEV_SELECTN_RANGE       15:14
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_EMRS3_0_EMRS3_BA_RANGE                17:16
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_EMRS3_0_EMRS3_DEV_SELECTN_RANGE       19:18
#define APBDEV_PMC_SCRATCH8_0_CHB_EMC_TXSRDLL_0_TXSRDLL_RANGE               31:20

// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_MRW3_0_MRW3_OP_RANGE                   7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_MRW3_0_MRW3_MA_RANGE                  15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_MRW3_0_USE_MRW3_LONG_CNT_RANGE        16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_MRW3_0_USE_MRW3_EXT_CNT_RANGE         17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_MRW3_0_MRW3_DEV_SELECTN_RANGE         19:18
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE   13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE\
                                                                            15:14
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE    17:16
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_DSR_VTTGEN_DRV_0_DSR_VTTGEN_E_NO_VTTGEN_RANGE\
                                                                            25:20
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_DSR_VTTGEN_DRV_0_DSR_VTTGEN_DRVDN_RANGE\
                                                                            28:26
#define APBDEV_PMC_SCRATCH9_0_CHB_EMC_DSR_VTTGEN_DRV_0_DSR_VTTGEN_DRVUP_RANGE\
                                                                            31:29

// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRW4_0_MRW4_OP_RANGE                  7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRW4_0_MRW4_MA_RANGE                 15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRW4_0_USE_MRW4_LONG_CNT_RANGE       16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRW4_0_USE_MRW4_EXT_CNT_RANGE        17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRW4_0_MRW4_DEV_SELECTN_RANGE        19:18
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRS_0_USE_MRS_LONG_CNT_RANGE          0: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_MRS_0_USE_MRS_EXT_CNT_RANGE           1: 1
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS_0_USE_EMRS_LONG_CNT_RANGE        2: 2
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS_0_USE_EMRS_EXT_CNT_RANGE         3: 3
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS2_0_USE_EMRS2_LONG_CNT_RANGE      4: 4
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS2_0_USE_EMRS2_EXT_CNT_RANGE       5: 5
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS3_0_USE_EMRS3_LONG_CNT_RANGE      6: 6
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_EMRS3_0_USE_EMRS3_EXT_CNT_RANGE       7: 7
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE\
                                                                             8: 8
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE\
                                                                             9: 9
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE\
                                                                            10:10
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH10_0_CHB_EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE      31:20

#define APBDEV_PMC_SCRATCH11_0_CHB_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_RANGE   7: 0
#define APBDEV_PMC_SCRATCH11_0_CHB_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_RANGE  15: 8
#define APBDEV_PMC_SCRATCH11_0_CHB_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_RANGE  23:16
#define APBDEV_PMC_SCRATCH11_0_CHB_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_RANGE  31:24

#define APBDEV_PMC_SCRATCH12_0_CH1_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_RANGE   7: 0
#define APBDEV_PMC_SCRATCH12_0_CH1_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_RANGE  15: 8
#define APBDEV_PMC_SCRATCH12_0_CH1_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_RANGE  23:16
#define APBDEV_PMC_SCRATCH12_0_CH1_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_RANGE  31:24

#define APBDEV_PMC_SCRATCH13_0_CHB_EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_RANGE    7: 0
#define APBDEV_PMC_SCRATCH13_0_CHB_EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_RANGE   15: 8
#define APBDEV_PMC_SCRATCH13_0_CHB_EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_RANGE   23:16
#define APBDEV_PMC_SCRATCH13_0_CHB_EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_RANGE   31:24

#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP1_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP3_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP5_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP6_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP7_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP8_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP9_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP10_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP11_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP12_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP13_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP14_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKPIGATE_TAP15_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP0_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP1_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP2_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP4_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP5_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP6_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP7_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP8_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP9_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP10_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP11_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP12_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP13_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP14_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH14_0_CHB_EMC_CDB_CNTL_2_0_EMC2PMACRO_CLKNIGATE_TAP15_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH15_0_CHB_MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_RANGE     7: 0
#define APBDEV_PMC_SCRATCH15_0_CHB_MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_RANGE    15: 8
#define APBDEV_PMC_SCRATCH15_0_CHB_MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_RANGE    23:16
#define APBDEV_PMC_SCRATCH15_0_CHB_MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_RANGE    31:24

#define APBDEV_PMC_SCRATCH16_0_CHB_BOOT_ROM_PATCH_DATA_RANGE                31: 0

#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_EN_RANGE        0: 0
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_RANGE  4: 4
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RANGE      6: 5
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_RANGE    10: 7
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_RANGE  12:11
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_RANGE   14:14
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_RANGE\
                                                                            24:15
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_DLL_RESET_RANGE        28:28
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH17_0_CHB_EMC_DEV_SELN_RANGE                       31:30

#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_RANGE\
                                                                             7: 0
#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_RANGE\
                                                                            14: 8
#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_RANGE\
                                                                            25:20
#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH18_0_CHB_MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_RANGE\
                                                                            29:27
#define APBDEV_PMC_SCRATCH18_0_CHB_EMC_ZCAL_WARM_COLD_BOOT_ENABLE_RANGE     31:30

#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_RANGE\
                                                                            27:24
#define APBDEV_PMC_SCRATCH19_0_CHB_EMC_RRD_0_RRD_RANGE                      31:28

#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH22_0_CH1_EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_RANGE\
                                                                            27:24
#define APBDEV_PMC_SCRATCH22_0_CHB_EMC_REXT_0_REXT_RANGE                    31:28

#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH23_0_CH1_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_RANGE\
                                                                            27:24
#define APBDEV_PMC_SCRATCH23_0_CHB_EMC_WDV_0_WDV_RANGE                      31:28

#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_RANGE\
                                                                            27:24
#define APBDEV_PMC_SCRATCH24_0_CHB_EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE\
                                                                            31:28

#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_RANGE    0: 0
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_RANGE     1: 1
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_REF_AFTER_SREF_RANGE          2: 2
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_EARLY_TRFC_8_CLK_RANGE        4: 4
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_PIN_CONFIG_RANGE              6: 5
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_REF_B4_SREF_RANGE            12:12
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_MRR_BYTESEL_RANGE            14:13
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_MRR_BYTESEL_X16_RANGE        16:15
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DSR_STUTTER_ENABLE_RANGE     19:19
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_RANGE    22:21
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_IGNORE_MC_A_BUS_RANGE        25:25
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_CFG_2_0_DRAMC_PRE_B4_ACT_RANGE       26:26
#define APBDEV_PMC_SCRATCH25_0_CHB_EMC_R2W_0_R2W_RANGE                      31:27

#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_PD_VREF_SEL_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_RANGE\
                                                                             6: 4
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_RANGE\
                                                                            15:11
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_PU_VREF_SEL_RANGE\
                                                                            24:21
#define APBDEV_PMC_SCRATCH26_0_CHB_EMC_RC_0_RC_RANGE                        31:25

#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_RANGE\
                                                                            12:10
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_RANGE\
                                                                            18:13
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_SLAVE_MODE_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH27_0_CH1_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH27_0_CHB_EMC_QUSE_EXTRA_0_QUSE_EXTRA_RANGE        29:24
#define APBDEV_PMC_SCRATCH27_0_CHB_EMC_QUSE_EXTRA_0_QUSE_PULLED_MORE_THAN_BL_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH27_0_CHB_EMC_QUSE_EXTRA_0_QUSE_EXTENDED_MORE_THAN_BL_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_RANGE\
                                                                            12:10
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_RANGE\
                                                                            18:13
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_SLAVE_MODE_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH28_0_CHB_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH28_0_CH1_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE0_SEL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH28_0_CH1_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE1_SEL_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH28_0_CH1_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE2_SEL_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH28_0_CH1_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE3_SEL_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_RANGE\
                                                                            13: 0
#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_RANGE\
                                                                            23:14
#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE0_SEL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE1_SEL_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE2_SEL_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH29_0_CHB_EMC_SWIZZLE_RANK0_BYTE_CFG_0_SWZ_RANK0_BYTE3_SEL_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH30_0_CHB_MC_EMEM_ARB_DA_COVERS_0_RC_COVER_RANGE    7: 0
#define APBDEV_PMC_SCRATCH30_0_CHB_MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_RANGE\
                                                                            15: 8
#define APBDEV_PMC_SCRATCH30_0_CHB_MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_RANGE\
                                                                            23:16
#define APBDEV_PMC_SCRATCH30_0_CH1_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE0_SEL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH30_0_CH1_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE1_SEL_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH30_0_CH1_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE2_SEL_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH30_0_CH1_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE3_SEL_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_DQS_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_DQ_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DQ_SEL_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DQS_SEL_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CONFIG_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLL_BYP_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH31_0_CHB_EMC_RFC_0_RFC_RANGE                      31:23

#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_RANGE\
                                                                            18:15
#define APBDEV_PMC_SCRATCH32_0_CH1_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_RANGE\
                                                                            22:19
#define APBDEV_PMC_SCRATCH32_0_CHB_EMC_AR2PDEN_0_AR2PDEN_RANGE              31:23

#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_RANGE\
                                                                            18:15
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_RANGE\
                                                                            22:19
#define APBDEV_PMC_SCRATCH33_0_CHB_EMC_RFC_SLR_0_RFC_SLR_RANGE              31:23

#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE0_VREF_DQS_RANGE\
                                                                             6: 2
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE1_VREF_DQS_RANGE\
                                                                            11: 7
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE2_VREF_DQS_RANGE\
                                                                            16:12
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE3_VREF_DQS_RANGE\
                                                                            21:17
#define APBDEV_PMC_SCRATCH40_0_CHB_EMC_TXSR_0_TXSR_RANGE                    31:22

#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE0_VREF_DQS_RANGE\
                                                                             6: 2
#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE1_VREF_DQS_RANGE\
                                                                            11: 7
#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE2_VREF_DQS_RANGE\
                                                                            16:12
#define APBDEV_PMC_SCRATCH42_0_CH1_EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_BYTE3_VREF_DQS_RANGE\
                                                                            21:17
#define APBDEV_PMC_SCRATCH42_0_CHB_EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE          24:22
#define APBDEV_PMC_SCRATCH42_0_CHB_EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE          27:25
#define APBDEV_PMC_SCRATCH42_0_CHB_EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE           31:28

#define APBDEV_PMC_SCRATCH44_0_CHB_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE\
                                                                             8: 0
#define APBDEV_PMC_SCRATCH44_0_CHB_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE\
                                                                            13: 9
#define APBDEV_PMC_SCRATCH44_0_CHB_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH44_0_CHB_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH44_0_CHB_EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE  31:22

#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE\
                                                                            20: 0
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_ODT_WR_DELAY_RANGE       23:21
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_RANGE     24:24
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_SHARE_ONE_ODT_RANGE      25:25
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_ODT_WR_DURATION_RANGE    29:26
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_ODT_B4_WRITE_RANGE       30:30
#define APBDEV_PMC_SCRATCH45_0_CHB_EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH46_0_CHB_EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE\
                                                                             9: 0
#define APBDEV_PMC_SCRATCH46_0_CHB_EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE\
                                                                            19:10
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_RANGE\
                                                                            26:25
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH46_0_CHB_MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE\
                                                                            31:28

#define APBDEV_PMC_SCRATCH47_0_CHB_EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE\
                                                                             9: 0
#define APBDEV_PMC_SCRATCH47_0_CHB_EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE\
                                                                            19:10
#define APBDEV_PMC_SCRATCH47_0_CHB_MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE\
                                                                            28:20
#define APBDEV_PMC_SCRATCH47_0_CHB_MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH47_0_CHB_MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH47_0_CHB_EMC_EXTRA_MODE_REG_WRITE_ENABLE_RANGE    31:31

#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE3_VREF_DQ_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE2_VREF_DQ_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE1_VREF_DQ_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE0_VREF_DQ_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2CLKPADCTRL2_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_RANGE\
                                                                            24:20
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_XM2CLKPADCTRL2_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_RANGE\
                                                                            29:25
#define APBDEV_PMC_SCRATCH48_0_CHB_EMC_DIG_DLL_PERIOD_WARM_BOOT_RANGE       31:30

#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE3_VREF_DQ_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE2_VREF_DQ_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE1_VREF_DQ_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2DQSPADCTRL4_0_EMC2TMC_CFG_XM2DQS_BYTE0_VREF_DQ_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2CLKPADCTRL2_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_RANGE\
                                                                            24:20
#define APBDEV_PMC_SCRATCH50_0_CH1_EMC_XM2CLKPADCTRL2_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_RANGE\
                                                                            29:25
#define APBDEV_PMC_SCRATCH50_0_CHB_MC_EMC_REG_MODE_RANGE                    31:30

#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_OFFSET_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_OFFSET_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CNTL_PU_OFFSET_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CNTL_PD_OFFSET_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_RANGE\
                                                                            24:20
#define APBDEV_PMC_SCRATCH51_0_CH1_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_RANGE\
                                                                            29:25
#define APBDEV_PMC_SCRATCH51_0_CHB_EMC_CA_TRAINING_ENABLE_RANGE             30:30
#define APBDEV_PMC_SCRATCH51_0_CHB_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE   31:31

#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_OFFSET_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_OFFSET_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CNTL_PU_OFFSET_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CNTL_PD_OFFSET_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_RANGE\
                                                                            24:20
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_RANGE\
                                                                            29:25
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE  30:30
#define APBDEV_PMC_SCRATCH56_0_CHB_EMC_MRS_WARM_BOOT_ENABLE_RANGE           31:31

#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_WAIT_FOR_DISPLAY_READY_B4_CC_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_WAIT_FOR_DISPLAYB_READY_B4_CC_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_INVERT_DQM_RANGE                5: 5
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DSR_VTTGEN_DRV_EN_RANGE         6: 6
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DLY_WR_DQ_HALF_CLOCK_RANGE      7: 7
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_EN_DYNAMIC_PUTERM_RANGE         8: 8
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_PERIODIC_QRST_RANGE             9: 9
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_MAN_PRE_RD_RANGE               10:10
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_MAN_PRE_WR_RANGE               11:11
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_AUTO_PRE_RD_RANGE              12:12
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_AUTO_PRE_WR_RANGE              13:13
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DYN_SELF_REF_RANGE             14:14
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DRAM_ACPD_RANGE                15:15
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DRAM_CLKSTOP_SR_RANGE          16:16
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_CFG_0_DRAM_CLKSTOP_PD_RANGE          17:17
#define APBDEV_PMC_SCRATCH57_0_CHB_EMC_TREFBW_0_TREFBW_RANGE                31:18

#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE        7: 0
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE       15: 8
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_PUTERM_EXTRA_0_PUTERM_EXTRA_RANGE    23:18
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_PUTERM_EXTRA_0_PUTERM_PULLED_MORE_THAN_BL_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_PUTERM_EXTRA_0_PUTERM_EXTENDED_MORE_THAN_BL_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH58_0_CHB_EMC_PUTERM_EXTRA_0_PUTERM_RANGE          31:26

#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_RANGE\
                                                                            13:10
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_RANGE\
                                                                            21:19
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_RANGE\
                                                                            27:25
#define APBDEV_PMC_SCRATCH59_0_CHB_EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_RANGE\
                                                                            30:28
#define APBDEV_PMC_SCRATCH59_0_CHB_AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH60_0_CH1_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH60_0_CH1_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH60_0_CH1_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_RANGE\
                                                                            13:10
#define APBDEV_PMC_SCRATCH60_0_CH1_EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH60_0_CHB_MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH60_0_CHB_EMC_FBIO_CFG5_0_CFG_E_PUTERM_DQ_RANGE    31:31

#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH61_0_CH1_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH61_0_CHB_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE\
                                                                            22:18
#define APBDEV_PMC_SCRATCH61_0_CHB_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE\
                                                                            27:23
#define APBDEV_PMC_SCRATCH61_0_CHB_EMC_WEXT_0_WEXT_RANGE                    31:28

#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_CTT_TERM_CTRL_0_TERM_SLOPE_RANGE     20:18
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_CTT_TERM_CTRL_0_TERM_OFFSET_RANGE    25:21
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_RANGE  26:26
#define APBDEV_PMC_SCRATCH62_0_CHB_EMC_W2R_0_W2R_RANGE                      31:27

#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_RANGE  18:18
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_RANGE   19:19
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_RANGE  21:21
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_RANGE 22:22
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_RANGE 23:23
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE     26:24
#define APBDEV_PMC_SCRATCH63_0_CHB_EMC_R2P_0_R2P_RANGE                      31:27

#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH64_0_CH1_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH64_0_CHB_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE0_SEL_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH64_0_CHB_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE1_SEL_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH64_0_CHB_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE2_SEL_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH64_0_CHB_EMC_SWIZZLE_RANK1_BYTE_CFG_0_SWZ_RANK1_BYTE3_SEL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH64_0_CHB_EMC_RAS_0_RAS_RANGE                      31:26

#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH65_0_CH1_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH65_0_CHB_MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE\
                                                                            25:18
#define APBDEV_PMC_SCRATCH65_0_CHB_EMC_RP_0_RP_RANGE                        31:26

#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_TIMING_CONTROL_WAIT_RANGE            25:18
#define APBDEV_PMC_SCRATCH66_0_CHB_EMC_W2P_0_W2P_RANGE                      31:26

#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH67_0_CH1_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH67_0_CHB_EMC_ZCAL_WARM_BOOT_WAIT_RANGE            25:18
#define APBDEV_PMC_SCRATCH67_0_CHB_EMC_RD_RCD_0_RD_RCD_RANGE                31:26

#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_AUTO_CAL_TIME_RANGE                  25:18
#define APBDEV_PMC_SCRATCH68_0_CHB_EMC_WR_RCD_0_WR_RCD_RANGE                31:26

#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH69_0_CH1_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH69_0_CHB_WARM_BOOT_WAIT_RANGE                     25:18
#define APBDEV_PMC_SCRATCH69_0_CHB_EMC_QUSE_0_QUSE_RANGE                    31:26

#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_PIN_PROGRAM_WAIT_RANGE               25:18
#define APBDEV_PMC_SCRATCH70_0_CHB_EMC_QRST_0_QRST_RANGE                    31:26

#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH71_0_CHB_EMC_TFAW_0_TFAW_RANGE                    24:18
#define APBDEV_PMC_SCRATCH71_0_CH1_EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH72_0_CHB_EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH73_0_CH1_EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH73_0_CHB_EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH74_0_CHB_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH74_0_CH1_EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH74_0_CH1_EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH75_0_CH1_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH75_0_CHB_EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH75_0_CHB_EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH76_0_CHB_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH76_0_CH1_EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH76_0_CH1_EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVDN_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVUP_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVDN_SLWR_RANGE\
                                                                            13:10
#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVUP_SLWF_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH77_0_CHB_EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVDN_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVUP_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVDN_SLWR_RANGE\
                                                                            13:10
#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_XM2CMDPADCTRL3_0_EMC2PMACRO_CFG_XM2CNTL_DRVUP_SLWF_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_RANGE\
                                                                            24:18
#define APBDEV_PMC_SCRATCH78_0_CH1_EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH79_0_CHB_EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE\
                                                                            15: 0
#define APBDEV_PMC_SCRATCH79_0_CHB_EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH79_0_CHB_EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_RANGE\
                                                                            23:17
#define APBDEV_PMC_SCRATCH79_0_CHB_MC_EMEM_ARB_TIMING_RP_0_RP_RANGE         30:24
#define APBDEV_PMC_SCRATCH79_0_CHB_EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_RANGE   31:31

#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_REFRESH_0_REFRESH_LO_RANGE            5: 0
#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_REFRESH_0_REFRESH_RANGE              15: 6
#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_CMDQ_0_RW_DEPTH_RANGE                20:16
#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_CMDQ_0_ACT_DEPTH_RANGE               23:21
#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_CMDQ_0_PRE_DEPTH_RANGE               26:24
#define APBDEV_PMC_SCRATCH80_0_CHB_EMC_CMDQ_0_RW_WD_DEPTH_RANGE             31:27

#define APBDEV_PMC_SCRATCH81_0_CHB_EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE  15: 0
#define APBDEV_PMC_SCRATCH81_0_CHB_EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE\
                                                                            31:16

#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLKBUF0_CONFIG_RANGE\
                                                                             9: 7
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLKBUF1_CONFIG_RANGE\
                                                                            12:10
#define APBDEV_PMC_SCRATCH82_0_CHB_EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLKBUF2_CONFIG_RANGE\
                                                                            15:13
#define APBDEV_PMC_SCRATCH82_0_CH1_EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH82_0_CH1_EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH83_0_CHB_EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH83_0_CHB_EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH83_0_CHB_EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH83_0_CHB_EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH84_0_CH1_EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH84_0_CH1_EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH84_0_CH1_EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH84_0_CH1_EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH85_0_CHB_EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH85_0_CHB_EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH85_0_CHB_EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH85_0_CHB_EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH86_0_CH1_EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH86_0_CH1_EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH86_0_CH1_EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH86_0_CH1_EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH87_0_CHB_EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH87_0_CHB_EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH87_0_CH1_EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH87_0_CH1_EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH88_0_CHB_EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH88_0_CHB_EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH88_0_CHB_EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH88_0_CHB_EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH89_0_CH1_EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH89_0_CH1_EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH89_0_CHB_EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH89_0_CHB_EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH90_0_CH1_EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH90_0_CH1_EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH90_0_CH1_EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH90_0_CH1_EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH91_0_CHB_EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH91_0_CHB_EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH91_0_CH1_EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH91_0_CH1_EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH92_0_CHB_EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH92_0_CHB_EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH92_0_CH1_EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH92_0_CH1_EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH93_0_CHB_EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH93_0_CHB_EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH93_0_CHB_EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH93_0_CHB_EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH94_0_CH1_EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH94_0_CH1_EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH94_0_CH1_EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH94_0_CH1_EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH95_0_CHB_EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH95_0_CHB_EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH95_0_CH1_EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH95_0_CH1_EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH96_0_CHB_EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH96_0_CHB_EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH96_0_CH1_EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH96_0_CH1_EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH97_0_CHB_EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH97_0_CHB_EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH97_0_CH1_EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH97_0_CH1_EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH98_0_CHB_EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH98_0_CHB_EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH98_0_CHB_EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH98_0_CHB_EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH99_0_CH1_EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH99_0_CH1_EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH99_0_CHB_EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH99_0_CHB_EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH100_0_CH1_EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH100_0_CH1_EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH100_0_CHB_EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH100_0_CHB_EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH101_0_CH1_EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH101_0_CH1_EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH101_0_CHB_EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH101_0_CHB_EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH102_0_CH1_EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH102_0_CH1_EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH102_0_CHB_EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE\
                                                                            31:16

#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP0_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP1_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP2_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP3_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP4_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP5_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP6_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH103_0_CH1_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP7_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP0_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP1_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP2_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP3_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP4_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP5_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP6_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH103_0_CHB_EMC_CDB_CNTL_1_0_EMC2PMACRO_SEL_PI_TAP7_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH104_0_CH1_EMC_DLL_XFORM_ADDR0_0_XFORM_ADDR0_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH104_0_CH1_EMC_DLL_XFORM_ADDR0_0_XFORM_ADDR0_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH104_0_CHB_EMC_DLL_XFORM_ADDR0_0_XFORM_ADDR0_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH104_0_CHB_EMC_DLL_XFORM_ADDR0_0_XFORM_ADDR0_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH105_0_CHB_EMC_DLL_XFORM_ADDR1_0_XFORM_ADDR1_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH105_0_CHB_EMC_DLL_XFORM_ADDR1_0_XFORM_ADDR1_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH105_0_CH1_EMC_DLL_XFORM_ADDR1_0_XFORM_ADDR1_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH105_0_CH1_EMC_DLL_XFORM_ADDR1_0_XFORM_ADDR1_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH106_0_CH1_EMC_DLL_XFORM_ADDR2_0_XFORM_ADDR2_MULT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH106_0_CH1_EMC_DLL_XFORM_ADDR2_0_XFORM_ADDR2_OFFS_RANGE\
                                                                            15: 5
#define APBDEV_PMC_SCRATCH106_0_CHB_EMC_DLL_XFORM_ADDR2_0_XFORM_ADDR2_MULT_RANGE\
                                                                            20:16
#define APBDEV_PMC_SCRATCH106_0_CHB_EMC_DLL_XFORM_ADDR2_0_XFORM_ADDR2_OFFS_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH107_0_CHB_BOOT_ROM_PATCH_CONTROL_RANGE            15: 0
#define APBDEV_PMC_SCRATCH107_0_CHB_SWIZZLE_RANK_BYTE_ENCODE_RANGE          31:16

#define APBDEV_PMC_SCRATCH108_0_CHB_MC_EMEM_ARB_TIMING_RC_0_RC_RANGE         6: 0
#define APBDEV_PMC_SCRATCH108_0_CHB_MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE      13: 7
#define APBDEV_PMC_SCRATCH108_0_CHB_MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH108_0_CHB_EMC_RDV_0_RDV_RANGE                     26:21
#define APBDEV_PMC_SCRATCH108_0_CHB_EMC_QSAFE_0_QSAFE_RANGE                 31:27

#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_PDEX2WR_0_PDEX2WR_RANGE              5: 0
#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_PDEX2RD_0_PDEX2RD_RANGE             11: 6
#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE         17:12
#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_ACT2PDEN_0_ACT2PDEN_RANGE           23:18
#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_RW2PDEN_0_RW2PDEN_RANGE             29:24
#define APBDEV_PMC_SCRATCH109_0_CHB_EMC_FBIO_CFG5_0_DRAM_TYPE_RANGE         31:30

#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_TCKE_0_TCKE_RANGE                    5: 0
#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_TRPAB_0_TRPAB_RANGE                 11: 6
#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_CTT_0_CTT_RANGE                     17:12
#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_EINPUT_0_EINPUT_RANGE               23:18
#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_TCKESR_0_TCKESR_RANGE               29:24
#define APBDEV_PMC_SCRATCH110_0_CHB_EMC_FBIO_CFG5_0_DRAM_BURST_RANGE        31:30

#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_TPD_0_TPD_RANGE                      5: 0
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_RDV_MASK_0_RDV_MASK_RANGE           11: 6
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_RANGE\
                                                                            17:12
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_DAT_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_DAT_PM_PHASE_SHIFT_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_1T_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_1T_PM_PHASE_SHIFT_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_2T_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_2T_PM_PHASE_SHIFT_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_DAT_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_DAT_PM_PHASE_SHIFT_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_1T_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_1T_PM_PHASE_SHIFT_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_2T_PM2PAD_FLOP_BYPASS_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH111_0_CH1_EMC_XM2CMDPADCTRL4_0_EMC2PMACRO_CFG_2T_PM_PHASE_SHIFT_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_FBIO_CFG5_0_CTT_TERMINATION_RANGE   30:30
#define APBDEV_PMC_SCRATCH111_0_CHB_EMC_FBIO_CFG5_0_DQS_PULLD_RANGE         31:31

#define APBDEV_PMC_SCRATCH112_0_CHB_MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE       5: 0
#define APBDEV_PMC_SCRATCH112_0_CHB_MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE      11: 6
#define APBDEV_PMC_SCRATCH112_0_CHB_MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE\
                                                                            17:12
#define APBDEV_PMC_SCRATCH112_0_CHB_MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE      23:18
#define APBDEV_PMC_SCRATCH112_0_CHB_MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE      29:24
#define APBDEV_PMC_SCRATCH112_0_CHB_EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH112_0_CHB_EMC_FBIO_CFG5_0_CFG_QUSE_EXTEND_HALF_CLK_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH113_0_CHB_EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE        4: 0
#define APBDEV_PMC_SCRATCH113_0_CHB_EMC_TCLKSTOP_0_TCLKSTOP_RANGE            9: 5
#define APBDEV_PMC_SCRATCH113_0_CHB_EMC_IBDLY_0_IBDLY_RANGE                 14:10
#define APBDEV_PMC_SCRATCH113_0_CHB_MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE      19:15
#define APBDEV_PMC_SCRATCH113_0_CHB_MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE      24:20
#define APBDEV_PMC_SCRATCH113_0_CHB_MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_RANGE\
                                                                            29:25
#define APBDEV_PMC_SCRATCH113_0_CHB_EMC_FBIO_CFG5_0_CMD_2T_TIMING_RANGE     30:30
#define APBDEV_PMC_SCRATCH113_0_CHB_EMC_FBIO_CFG5_0_LPDDRX_ADR_PIN_SWIZZLE_EN_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_RANGE  2: 2
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_R2R_0_R2R_RANGE                      7: 4
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_W2W_0_W2W_RANGE                     11: 8
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_WDV_MASK_0_WDV_MASK_RANGE           15:12
#define APBDEV_PMC_SCRATCH114_0_CHB_MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE      19:16
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_FBIO_CFG6_0_CFG_QUSE_LATE_RANGE     22:20
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE\
                                                                            25:23
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_CTT_DURATION_0_CTT_DURATION_RANGE   28:26
#define APBDEV_PMC_SCRATCH114_0_CHB_EMC_EXTRA_REFRES_NUM_RANGE              31:29

#define APBDEV_PMC_SCRATCH115_0_CHB_MEMORY_TYPE_RANGE                        2: 0
#define APBDEV_PMC_SCRATCH115_0_CHB_EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RANGE\
                                                                             5: 3

// macros for variables with different names but sharing the same registers
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE \
        EMC_MRS_0_MRS_DEV_SELECTN_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE \
        EMC_MRS_0_USE_MRS_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE \
        EMC_MRS_0_USE_MRS_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE \
        EMC_MRS_0_MRS_BA_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE \
        EMC_MRS_0_MRS_ADR_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE

// End of generated code by warmboot_code_gen

/**
 * SDRAM_PMC_FIELDS(_) - A list macro which defines the information needed
 *     when processing SDRAM parameters stored in PMC scratch registers.
 *
 * Each entry defines (n, d, r, f, p):
 *   @param n scratch register number
 *   @param d register domain (hardware block)
 *   @param r register name
 *   @param f register field
 *   @param p field name in NvBootSdramParams structure
 */

// SDRAM register field packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_FIELDS(_) \
    _( 6, CHB, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_DIVISOR, EmcClockSource) \
    _( 6, CHB, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_SRC, EmcClockSource) \
    _( 6, CHB, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_INVERT_DCD, EmcClockSource) \
    _( 6, CH1, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ0_DLYIN_TRM, Ch1EmcXm2DqPadCtrl2) \
    _( 6, CH1, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ1_DLYIN_TRM, Ch1EmcXm2DqPadCtrl2) \
    _( 6, CH1, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ2_DLYIN_TRM, Ch1EmcXm2DqPadCtrl2) \
    _( 6, CH1, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ3_DLYIN_TRM, Ch1EmcXm2DqPadCtrl2) \
    _( 7, CHB, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ0_DLYIN_TRM, EmcXm2DqPadCtrl2) \
    _( 7, CHB, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ1_DLYIN_TRM, EmcXm2DqPadCtrl2) \
    _( 7, CHB, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ2_DLYIN_TRM, EmcXm2DqPadCtrl2) \
    _( 7, CHB, EMC, XM2DQPADCTRL2, EMC2TMC_CFG_XM2DQ3_DLYIN_TRM, EmcXm2DqPadCtrl2) \
    _( 8, CHB, EMC, TXSRDLL, TXSRDLL, EmcTxsrDll) \
    _( 9, CHB, EMC, DSR_VTTGEN_DRV, DSR_VTTGEN_E_NO_VTTGEN, EmcDsrVttgenDrv) \
    _( 9, CHB, EMC, DSR_VTTGEN_DRV, DSR_VTTGEN_DRVDN, EmcDsrVttgenDrv) \
    _( 9, CHB, EMC, DSR_VTTGEN_DRV, DSR_VTTGEN_DRVUP, EmcDsrVttgenDrv) \
    _(10, CHB, EMC, TXDSRVTTGEN, TXDSRVTTGEN, EmcTxdsrvttgen) \
    _(11, CHB, EMC, FBIO_SPARE, CFG_FBIO_SPARE_3, EmcFbioSpare) \
    _(11, CHB, EMC, FBIO_SPARE, CFG_FBIO_SPARE_2, EmcFbioSpare) \
    _(11, CHB, EMC, FBIO_SPARE, CFG_FBIO_SPARE_1, EmcFbioSpare) \
    _(11, CHB, EMC, FBIO_SPARE, CFG_FBIO_SPARE_0, EmcFbioSpare) \
    _(12, CH1, EMC, FBIO_SPARE, CFG_FBIO_SPARE_3, Ch1EmcFbioSpare) \
    _(12, CH1, EMC, FBIO_SPARE, CFG_FBIO_SPARE_2, Ch1EmcFbioSpare) \
    _(12, CH1, EMC, FBIO_SPARE, CFG_FBIO_SPARE_1, Ch1EmcFbioSpare) \
    _(12, CH1, EMC, FBIO_SPARE, CFG_FBIO_SPARE_0, Ch1EmcFbioSpare) \
    _(13, CHB, EMC, CFG_RSV, CFG_RESERVED_BYTE0, EmcCfgRsv) \
    _(13, CHB, EMC, CFG_RSV, CFG_RESERVED_BYTE1, EmcCfgRsv) \
    _(13, CHB, EMC, CFG_RSV, CFG_RESERVED_BYTE2, EmcCfgRsv) \
    _(13, CHB, EMC, CFG_RSV, CFG_RESERVED_BYTE3, EmcCfgRsv) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP0, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP1, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP2, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP3, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP4, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP5, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP6, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP7, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP8, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP9, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP10, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP11, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP12, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP13, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP14, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKPIGATE_TAP15, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP0, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP1, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP2, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP3, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP4, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP5, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP6, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP7, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP8, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP9, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP10, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP11, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP12, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP13, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP14, EmcCdbCntl2) \
    _(14, CHB, EMC, CDB_CNTL_2, EMC2PMACRO_CLKNIGATE_TAP15, EmcCdbCntl2) \
    _(15, CHB, MC, EMEM_ARB_DA_TURNS, R2R_TURN, McEmemArbDaTurns) \
    _(15, CHB, MC, EMEM_ARB_DA_TURNS, W2W_TURN, McEmemArbDaTurns) \
    _(15, CHB, MC, EMEM_ARB_DA_TURNS, R2W_TURN, McEmemArbDaTurns) \
    _(15, CHB, MC, EMEM_ARB_DA_TURNS, W2R_TURN, McEmemArbDaTurns) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_EN, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_OVERRIDE_EN, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_STALL_ALL_TRAFFIC, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_STALL_RW_UNTIL_LOCK, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_LOWSPEED, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_MODE, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_UDSET, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_TESTSEL, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_QUSE_TESTOUT, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_TESTEN, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_OVERRIDE_VAL, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_ALARM_DISABLE, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_LOCK_LIMIT, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, DLL_RESET, EmcCfgDigDll) \
    _(17, CHB, EMC, CFG_DIG_DLL, CFG_DLL_USE_OVERRIDE_UNTIL_LOCK, EmcCfgDigDll) \
    _(18, CHB, MC, EMEM_ARB_MISC0, BC2AA_HOLDOFF_THRESHOLD, McEmemArbMisc0) \
    _(18, CHB, MC, EMEM_ARB_MISC0, PRIORITY_INVERSION_THRESHOLD, McEmemArbMisc0) \
    _(18, CHB, MC, EMEM_ARB_MISC0, PRIORITY_INVERSION_ISO_THRESHOLD, McEmemArbMisc0) \
    _(18, CHB, MC, EMEM_ARB_MISC0, EXPIRING_SOON_SLACK_THRESHOLD, McEmemArbMisc0) \
    _(18, CHB, MC, EMEM_ARB_MISC0, MC_EMC_SAME_FREQ, McEmemArbMisc0) \
    _(18, CHB, MC, EMEM_ARB_MISC0, ATOMS_PER_DVFS_PULSE, McEmemArbMisc0) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF, EmcXm2DqsPadCtrl) \
    _(19, CHB, EMC, RRD, RRD, EmcRrd) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM, Ch1EmcXm2DqsPadCtrl) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM, Ch1EmcXm2DqsPadCtrl) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN, Ch1EmcXm2DqsPadCtrl) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP, Ch1EmcXm2DqsPadCtrl) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR, Ch1EmcXm2DqsPadCtrl) \
    _(22, CH1, EMC, XM2DQSPADCTRL, EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF, Ch1EmcXm2DqsPadCtrl) \
    _(22, CHB, EMC, REXT, REXT, EmcRext) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM, Ch1EmcXm2DqPadCtrl) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM, Ch1EmcXm2DqPadCtrl) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN, Ch1EmcXm2DqPadCtrl) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP, Ch1EmcXm2DqPadCtrl) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR, Ch1EmcXm2DqPadCtrl) \
    _(23, CH1, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF, Ch1EmcXm2DqPadCtrl) \
    _(23, CHB, EMC, WDV, WDV, EmcWdv) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, XM2DQPADCTRL, EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF, EmcXm2DqPadCtrl) \
    _(24, CHB, EMC, BURST_REFRESH_NUM, BURST_REFRESH_NUM, EmcBurstRefreshNum) \
    _(25, CHB, EMC, CFG_2, CLKCHANGE_REQ_ENABLE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, CLKCHANGE_PD_ENABLE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, REF_AFTER_SREF, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DIS_STP_OB_CLK_DURING_NON_WR, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, EARLY_TRFC_8_CLK, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, PIN_CONFIG, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DONT_GEN_EARLY_TRFC_DONE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DIS_CNTR_WITH_CFG_TIMING_UPDATE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, USE_PER_DEVICE_DLY_TRIM_IB, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, USE_PER_DEVICE_DLY_TRIM_OB, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DONT_GEN_EARLY_MRS_DONE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, REF_B4_SREF, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, MRR_BYTESEL, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, MRR_BYTESEL_X16, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, ISSUE_PCHGALL_AFTER_REF, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, CHK_PDEX2RD_TO_START_WR, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DSR_STUTTER_ENABLE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, ALLOW_REF_DURING_CC_PRE_EXE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DRAMC_WD_CHK_POLICY, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, IGNORE_MC_A_BUS, EmcCfg2) \
    _(25, CHB, EMC, CFG_2, DRAMC_PRE_B4_ACT, EmcCfg2) \
    _(25, CHB, EMC, R2W, R2W, EmcR2w) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_PD_VREF_SEL, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_BIAS_SEL, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_E_DDR3, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_E_PWRD, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, CFG_XM2COMP_VREF_CAL_EN, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_E_TESTOUT, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, CFG_XM2COMP_DRVDN, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, CFG_XM2COMP_DRVUP, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_PU_VREF_SEL, EmcXm2CompPadCtrl) \
    _(26, CHB, EMC, RC, RC, EmcRc) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PU_OFFSET, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PD_OFFSET, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_STEP, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_E_CAL_UPDATE, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_SLAVE_MODE, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTOCAL_SLW_OVERRIDE, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_ENABLE, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_OVERRIDE, Ch1EmcAutoCalConfig) \
    _(27, CH1, EMC, AUTO_CAL_CONFIG, AUTO_CAL_START, Ch1EmcAutoCalConfig) \
    _(27, CHB, EMC, QUSE_EXTRA, QUSE_EXTRA, EmcQUseExtra) \
    _(27, CHB, EMC, QUSE_EXTRA, QUSE_PULLED_MORE_THAN_BL, EmcQUseExtra) \
    _(27, CHB, EMC, QUSE_EXTRA, QUSE_EXTENDED_MORE_THAN_BL, EmcQUseExtra) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PU_OFFSET, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PD_OFFSET, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_STEP, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_E_CAL_UPDATE, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_SLAVE_MODE, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTOCAL_SLW_OVERRIDE, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_ENABLE, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_OVERRIDE, EmcAutoCalConfig) \
    _(28, CHB, EMC, AUTO_CAL_CONFIG, AUTO_CAL_START, EmcAutoCalConfig) \
    _(28, CH1, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE0_SEL, Ch1EmcSwizzleRank0ByteCfg) \
    _(28, CH1, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE1_SEL, Ch1EmcSwizzleRank0ByteCfg) \
    _(28, CH1, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE2_SEL, Ch1EmcSwizzleRank0ByteCfg) \
    _(28, CH1, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE3_SEL, Ch1EmcSwizzleRank0ByteCfg) \
    _(29, CHB, EMC, ZCAL_INTERVAL, ZCAL_INTERVAL_HI, EmcZcalInterval) \
    _(29, CHB, EMC, ZCAL_INTERVAL, ZCAL_INTERVAL_LO, EmcZcalInterval) \
    _(29, CHB, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE0_SEL, EmcSwizzleRank0ByteCfg) \
    _(29, CHB, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE1_SEL, EmcSwizzleRank0ByteCfg) \
    _(29, CHB, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE2_SEL, EmcSwizzleRank0ByteCfg) \
    _(29, CHB, EMC, SWIZZLE_RANK0_BYTE_CFG, SWZ_RANK0_BYTE3_SEL, EmcSwizzleRank0ByteCfg) \
    _(30, CHB, MC, EMEM_ARB_DA_COVERS, RC_COVER, McEmemArbDaCovers) \
    _(30, CHB, MC, EMEM_ARB_DA_COVERS, RCD_R_COVER, McEmemArbDaCovers) \
    _(30, CHB, MC, EMEM_ARB_DA_COVERS, RCD_W_COVER, McEmemArbDaCovers) \
    _(30, CH1, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE0_SEL, Ch1EmcSwizzleRank1ByteCfg) \
    _(30, CH1, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE1_SEL, Ch1EmcSwizzleRank1ByteCfg) \
    _(30, CH1, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE2_SEL, Ch1EmcSwizzleRank1ByteCfg) \
    _(30, CH1, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE3_SEL, Ch1EmcSwizzleRank1ByteCfg) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_RX_FT_REC, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_BYPASS, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_PREEMP, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_VREF_DQ, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_CLKSEL_DQ, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_CLKSEL_DQS, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_DDR3, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_RX_DLI_EN, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_SCHMT_DQS, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_PWRD, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_E_SCHMT_DQ, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_RX_DQ_SEL, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_RX_DQS_SEL, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_CONFIG, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, XM2DQSPADCTRL2, EMC2TMC_CFG_XM2DQS_QUSE_DLL_BYP, EmcXm2DqsPadCtrl2) \
    _(31, CHB, EMC, RFC, RFC, EmcRfc) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_PREEMP, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_PWRD, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_DDR3, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVDN, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVUP, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR, Ch1EmcXm2ClkPadCtrl) \
    _(32, CH1, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF, Ch1EmcXm2ClkPadCtrl) \
    _(32, CHB, EMC, AR2PDEN, AR2PDEN, EmcAr2Pden) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_PREEMP, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_PWRD, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2TMC_CFG_XM2CLK_E_DDR3, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVDN, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVUP, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, XM2CLKPADCTRL, EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF, EmcXm2ClkPadCtrl) \
    _(33, CHB, EMC, RFC_SLR, RFC_SLR, EmcRfcSlr) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE0_VREF_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE1_VREF_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE2_VREF_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE3_VREF_DQS, EmcXm2DqsPadCtrl3) \
    _(40, CHB, EMC, TXSR, TXSR, EmcTxsr) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE0_VREF_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE1_VREF_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE2_VREF_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CH1, EMC, XM2DQSPADCTRL3, EMC2PMACRO_CFG_XM2DQS_BYTE3_VREF_DQS, Ch1EmcXm2DqsPadCtrl3) \
    _(42, CHB, EMC, MC2EMCQ, MCREQ_DEPTH, EmcMc2EmcQ) \
    _(42, CHB, EMC, MC2EMCQ, MCACT_DEPTH, EmcMc2EmcQ) \
    _(42, CHB, EMC, MC2EMCQ, MCWD_DEPTH, EmcMc2EmcQ) \
    _(44, CHB, MC, EMEM_ARB_CFG, CYCLES_PER_UPDATE, McEmemArbCfg) \
    _(44, CHB, MC, EMEM_ARB_CFG, EXTRA_TICKS_PER_UPDATE, McEmemArbCfg) \
    _(44, CHB, MC, EMEM_ARB_CFG, CYCLES_PER_UPDATE_FRACTION, McEmemArbCfg) \
    _(44, CHB, MC, EMEM_ARB_CFG, EXTRA_TICKS_PER_UPDATE_FRACTION, McEmemArbCfg) \
    _(44, CHB, EMC, ZCAL_WAIT_CNT, ZCAL_WAIT_CNT, EmcZcalWaitCnt) \
    _(45, CHB, EMC, AUTO_CAL_INTERVAL, AUTO_CAL_INTERVAL, EmcAutoCalInterval) \
    _(45, CHB, EMC, ODT_WRITE, ODT_WR_DELAY, EmcOdtWrite) \
    _(45, CHB, EMC, ODT_WRITE, DRIVE_BOTH_ODT, EmcOdtWrite) \
    _(45, CHB, EMC, ODT_WRITE, SHARE_ONE_ODT, EmcOdtWrite) \
    _(45, CHB, EMC, ODT_WRITE, ODT_WR_DURATION, EmcOdtWrite) \
    _(45, CHB, EMC, ODT_WRITE, ODT_B4_WRITE, EmcOdtWrite) \
    _(45, CHB, EMC, ODT_WRITE, ENABLE_ODT_DURING_WRITE, EmcOdtWrite) \
    _(46, CHB, EMC, MRS_WAIT_CNT2, MRS_EXT1_WAIT_CNT, EmcMrsWaitCnt2) \
    _(46, CHB, EMC, MRS_WAIT_CNT2, MRS_EXT2_WAIT_CNT, EmcMrsWaitCnt2) \
    _(46, CHB, MC, EMEM_ARB_MISC1, INCLUDE_OTHER_CHANNEL_IDLE, McEmemArbMisc1) \
    _(46, CHB, MC, EMEM_ARB_MISC1, INCLUDE_OTHER_CHANNEL_IDLE_PD, McEmemArbMisc1) \
    _(46, CHB, MC, EMEM_ARB_MISC1, EXPIRING_SOON_SLACK_THRESHOLD_PD, McEmemArbMisc1) \
    _(46, CHB, MC, EMEM_ARB_MISC1, REFRESH_ACK_THRESHOLD_USAGE, McEmemArbMisc1) \
    _(46, CHB, MC, EMEM_ARB_MISC1, COALESCE_FOR_PERFORMANCE, McEmemArbMisc1) \
    _(46, CHB, MC, EMEM_ARB_MISC1, DEADLOCK_PREVENTION_SLACK_THRESHOLD, McEmemArbMisc1) \
    _(47, CHB, EMC, MRS_WAIT_CNT, MRS_SHORT_WAIT_CNT, EmcMrsWaitCnt) \
    _(47, CHB, EMC, MRS_WAIT_CNT, MRS_LONG_WAIT_CNT, EmcMrsWaitCnt) \
    _(47, CHB, MC, EMEM_ARB_OUTSTANDING_REQ, ARB_MAX_OUTSTANDING, McEmemArbOutstandingReq) \
    _(47, CHB, MC, EMEM_ARB_OUTSTANDING_REQ, LIMIT_DURING_HOLDOFF_OVERRIDE, McEmemArbOutstandingReq) \
    _(47, CHB, MC, EMEM_ARB_OUTSTANDING_REQ, LIMIT_OUTSTANDING, McEmemArbOutstandingReq) \
    _(48, CHB, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE3_VREF_DQ, EmcXm2DqsPadCtrl4) \
    _(48, CHB, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE2_VREF_DQ, EmcXm2DqsPadCtrl4) \
    _(48, CHB, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE1_VREF_DQ, EmcXm2DqsPadCtrl4) \
    _(48, CHB, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE0_VREF_DQ, EmcXm2DqsPadCtrl4) \
    _(48, CHB, EMC, XM2CLKPADCTRL2, EMC2TMC_CFG_XM2CLK_DLY_TRM_N, EmcXm2ClkPadCtrl2) \
    _(48, CHB, EMC, XM2CLKPADCTRL2, EMC2TMC_CFG_XM2CLK_DLY_TRM_P, EmcXm2ClkPadCtrl2) \
    _(50, CH1, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE3_VREF_DQ, Ch1EmcXm2DqsPadCtrl4) \
    _(50, CH1, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE2_VREF_DQ, Ch1EmcXm2DqsPadCtrl4) \
    _(50, CH1, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE1_VREF_DQ, Ch1EmcXm2DqsPadCtrl4) \
    _(50, CH1, EMC, XM2DQSPADCTRL4, EMC2TMC_CFG_XM2DQS_BYTE0_VREF_DQ, Ch1EmcXm2DqsPadCtrl4) \
    _(50, CH1, EMC, XM2CLKPADCTRL2, EMC2TMC_CFG_XM2CLK_DLY_TRM_N, Ch1EmcXm2ClkPadCtrl2) \
    _(50, CH1, EMC, XM2CLKPADCTRL2, EMC2TMC_CFG_XM2CLK_DLY_TRM_P, Ch1EmcXm2ClkPadCtrl2) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PU_OFFSET, Ch1EmcAutoCalConfig2) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PD_OFFSET, Ch1EmcAutoCalConfig2) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CNTL_PU_OFFSET, Ch1EmcAutoCalConfig2) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CNTL_PD_OFFSET, Ch1EmcAutoCalConfig2) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PU_OFFSET, Ch1EmcAutoCalConfig3) \
    _(51, CH1, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PD_OFFSET, Ch1EmcAutoCalConfig3) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PU_OFFSET, EmcAutoCalConfig2) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PD_OFFSET, EmcAutoCalConfig2) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CNTL_PU_OFFSET, EmcAutoCalConfig2) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CNTL_PD_OFFSET, EmcAutoCalConfig2) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PU_OFFSET, EmcAutoCalConfig3) \
    _(56, CHB, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PD_OFFSET, EmcAutoCalConfig3) \
    _(57, CHB, EMC, CFG, EMC2PMACRO_CFG_BYPASS_ADDRPIPE, EmcCfg) \
    _(57, CHB, EMC, CFG, EMC2PMACRO_CFG_BYPASS_DATAPIPE1, EmcCfg) \
    _(57, CHB, EMC, CFG, EMC2PMACRO_CFG_BYPASS_DATAPIPE2, EmcCfg) \
    _(57, CHB, EMC, CFG, WAIT_FOR_DISPLAY_READY_B4_CC, EmcCfg) \
    _(57, CHB, EMC, CFG, WAIT_FOR_DISPLAYB_READY_B4_CC, EmcCfg) \
    _(57, CHB, EMC, CFG, INVERT_DQM, EmcCfg) \
    _(57, CHB, EMC, CFG, DSR_VTTGEN_DRV_EN, EmcCfg) \
    _(57, CHB, EMC, CFG, DLY_WR_DQ_HALF_CLOCK, EmcCfg) \
    _(57, CHB, EMC, CFG, EN_DYNAMIC_PUTERM, EmcCfg) \
    _(57, CHB, EMC, CFG, PERIODIC_QRST, EmcCfg) \
    _(57, CHB, EMC, CFG, MAN_PRE_RD, EmcCfg) \
    _(57, CHB, EMC, CFG, MAN_PRE_WR, EmcCfg) \
    _(57, CHB, EMC, CFG, AUTO_PRE_RD, EmcCfg) \
    _(57, CHB, EMC, CFG, AUTO_PRE_WR, EmcCfg) \
    _(57, CHB, EMC, CFG, DYN_SELF_REF, EmcCfg) \
    _(57, CHB, EMC, CFG, DRAM_ACPD, EmcCfg) \
    _(57, CHB, EMC, CFG, DRAM_CLKSTOP_SR, EmcCfg) \
    _(57, CHB, EMC, CFG, DRAM_CLKSTOP_PD, EmcCfg) \
    _(57, CHB, EMC, TREFBW, TREFBW, EmcTRefBw) \
    _(58, CHB, EMC, ZCAL_MRW_CMD, ZQ_MRW_OP, EmcZcalMrwCmd) \
    _(58, CHB, EMC, ZCAL_MRW_CMD, ZQ_MRW_MA, EmcZcalMrwCmd) \
    _(58, CHB, EMC, ZCAL_MRW_CMD, ZQ_MRW_DEV_SELECTN, EmcZcalMrwCmd) \
    _(58, CHB, EMC, PUTERM_EXTRA, PUTERM_EXTRA, EmcPutermExtra) \
    _(58, CHB, EMC, PUTERM_EXTRA, PUTERM_PULLED_MORE_THAN_BL, EmcPutermExtra) \
    _(58, CHB, EMC, PUTERM_EXTRA, PUTERM_EXTENDED_MORE_THAN_BL, EmcPutermExtra) \
    _(58, CHB, EMC, PUTERM_EXTRA, PUTERM, EmcPutermExtra) \
    _(59, CHB, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVDN, EmcXm2CmdPadCtrl2) \
    _(59, CHB, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVUP, EmcXm2CmdPadCtrl2) \
    _(59, CHB, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR, EmcXm2CmdPadCtrl2) \
    _(59, CHB, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF, EmcXm2CmdPadCtrl2) \
    _(59, CHB, EMC, XM2VTTGENPADCTRL, EMC2TMC_CFG_XM2VTTGEN_E_DDR3, EmcXm2VttGenPadCtrl) \
    _(59, CHB, EMC, XM2VTTGENPADCTRL, EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL, EmcXm2VttGenPadCtrl) \
    _(59, CHB, EMC, XM2VTTGENPADCTRL, EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL, EmcXm2VttGenPadCtrl) \
    _(59, CHB, EMC, XM2VTTGENPADCTRL, EMC2TMC_CFG_XM2VTTGEN_DRVDN, EmcXm2VttGenPadCtrl) \
    _(59, CHB, EMC, XM2VTTGENPADCTRL, EMC2TMC_CFG_XM2VTTGEN_DRVUP, EmcXm2VttGenPadCtrl) \
    _(60, CH1, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVDN, Ch1EmcXm2CmdPadCtrl2) \
    _(60, CH1, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVUP, Ch1EmcXm2CmdPadCtrl2) \
    _(60, CH1, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR, Ch1EmcXm2CmdPadCtrl2) \
    _(60, CH1, EMC, XM2CMDPADCTRL2, EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF, Ch1EmcXm2CmdPadCtrl2) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ARB_EMEM_AP_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ARB_HUM_FIFO_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ARB_EMEM_COALESCE_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ALLOC_ONE_BQ_PER_CLIENT, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, OBSERVED_DIRECTION_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, SCALE_LA_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, FORCE_COALESCING_WRITES_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, FORCE_COALESCING_READS_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, EXPIRE_UPDATE_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, MERGE_FDC_OVERRIDE, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ENABLE_EARLY_ACK_HINTS_ONLY, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ENABLE_EARLY_ACK_SCOREBOARD, McEmemArbOverride) \
    _(60, CHB, MC, EMEM_ARB_OVERRIDE, ENABLE_EARLY_ACK, McEmemArbOverride) \
    _(60, CHB, EMC, FBIO_CFG5, CFG_E_PUTERM_DQ, EmcFbioCfg5) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT0_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT1_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT2_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT3_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT4_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CH1, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT5_SEL, Ch1EmcSwizzleRank0Byte0) \
    _(61, CHB, MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_LOW, McEmemArbRing1Throttle) \
    _(61, CHB, MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_HIGH, McEmemArbRing1Throttle) \
    _(61, CHB, EMC, WEXT, WEXT, EmcWext) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT0_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT1_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT2_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT3_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT4_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT5_SEL, EmcSwizzleRank0Byte0) \
    _(62, CHB, EMC, CTT_TERM_CTRL, TERM_SLOPE, EmcCttTermCtrl) \
    _(62, CHB, EMC, CTT_TERM_CTRL, TERM_OFFSET, EmcCttTermCtrl) \
    _(62, CHB, EMC, CTT_TERM_CTRL, TERM_OVERRIDE, EmcCttTermCtrl) \
    _(62, CHB, EMC, W2R, W2R, EmcW2r) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT0_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT1_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT2_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT3_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT4_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT5_SEL, EmcSwizzleRank0Byte1) \
    _(63, CHB, EMC, SEL_DPD_CTRL, CLK_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, CA_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, RESET_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, ODT_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, DATA_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, QUSE_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(63, CHB, EMC, SEL_DPD_CTRL, SEL_DPD_DLY, EmcSelDpdCtrl) \
    _(63, CHB, EMC, R2P, R2P, EmcR2p) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT0_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT1_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT2_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT3_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT4_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CH1, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT5_SEL, Ch1EmcSwizzleRank0Byte1) \
    _(64, CHB, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE0_SEL, EmcSwizzleRank1ByteCfg) \
    _(64, CHB, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE1_SEL, EmcSwizzleRank1ByteCfg) \
    _(64, CHB, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE2_SEL, EmcSwizzleRank1ByteCfg) \
    _(64, CHB, EMC, SWIZZLE_RANK1_BYTE_CFG, SWZ_RANK1_BYTE3_SEL, EmcSwizzleRank1ByteCfg) \
    _(64, CHB, EMC, RAS, RAS, EmcRas) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT0_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT1_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT2_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT3_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT4_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CH1, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT5_SEL, Ch1EmcSwizzleRank0Byte2) \
    _(65, CHB, MC, EMEM_ARB_RSV, EMEM_ARB_RESERVED_BYTE0, McEmemArbRsv) \
    _(65, CHB, EMC, RP, RP, EmcRp) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT0_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT1_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT2_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT3_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT4_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT5_SEL, EmcSwizzleRank0Byte2) \
    _(66, CHB, EMC, W2P, W2P, EmcW2p) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT0_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT1_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT2_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT3_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT4_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CH1, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT5_SEL, Ch1EmcSwizzleRank0Byte3) \
    _(67, CHB, EMC, RD_RCD, RD_RCD, EmcRdRcd) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT0_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT1_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT2_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT3_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT4_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT5_SEL, EmcSwizzleRank0Byte3) \
    _(68, CHB, EMC, WR_RCD, WR_RCD, EmcWrRcd) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT0_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT1_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT2_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT3_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT4_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CH1, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT5_SEL, Ch1EmcSwizzleRank1Byte0) \
    _(69, CHB, EMC, QUSE, QUSE, EmcQUse) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT0_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT1_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT2_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT3_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT4_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT5_SEL, EmcSwizzleRank1Byte0) \
    _(70, CHB, EMC, QRST, QRST, EmcQRst) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT0_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT1_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT2_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT3_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT4_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CH1, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT5_SEL, Ch1EmcSwizzleRank1Byte1) \
    _(71, CHB, EMC, TFAW, TFAW, EmcTfaw) \
    _(71, CH1, EMC, DLI_TRIM_TXDQS0, EMC2PMACRO_CFG_TXDQS0_DLI, Ch1EmcDliTrimTxDqs0) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT0_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT1_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT2_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT3_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT4_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT5_SEL, EmcSwizzleRank1Byte1) \
    _(72, CHB, EMC, DLI_TRIM_TXDQS0, EMC2PMACRO_CFG_TXDQS0_DLI, EmcDliTrimTxDqs0) \
    _(72, CHB, EMC, DLI_TRIM_TXDQS1, EMC2PMACRO_CFG_TXDQS1_DLI, EmcDliTrimTxDqs1) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT0_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT1_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT2_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT3_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT4_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT5_SEL, Ch1EmcSwizzleRank1Byte2) \
    _(73, CH1, EMC, DLI_TRIM_TXDQS1, EMC2PMACRO_CFG_TXDQS1_DLI, Ch1EmcDliTrimTxDqs1) \
    _(73, CHB, EMC, DLI_TRIM_TXDQS2, EMC2PMACRO_CFG_TXDQS2_DLI, EmcDliTrimTxDqs2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT0_SEL, EmcSwizzleRank1Byte2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT1_SEL, EmcSwizzleRank1Byte2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT2_SEL, EmcSwizzleRank1Byte2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT3_SEL, EmcSwizzleRank1Byte2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT4_SEL, EmcSwizzleRank1Byte2) \
    _(74, CHB, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT5_SEL, EmcSwizzleRank1Byte2) \
    _(74, CH1, EMC, DLI_TRIM_TXDQS2, EMC2PMACRO_CFG_TXDQS2_DLI, Ch1EmcDliTrimTxDqs2) \
    _(74, CH1, EMC, DLI_TRIM_TXDQS3, EMC2PMACRO_CFG_TXDQS3_DLI, Ch1EmcDliTrimTxDqs3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT0_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT1_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT2_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT3_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT4_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CH1, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT5_SEL, Ch1EmcSwizzleRank1Byte3) \
    _(75, CHB, EMC, DLI_TRIM_TXDQS3, EMC2PMACRO_CFG_TXDQS3_DLI, EmcDliTrimTxDqs3) \
    _(75, CHB, EMC, DLI_TRIM_TXDQS4, EMC2PMACRO_CFG_TXDQS4_DLI, EmcDliTrimTxDqs4) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT0_SEL, EmcSwizzleRank1Byte3) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT1_SEL, EmcSwizzleRank1Byte3) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT2_SEL, EmcSwizzleRank1Byte3) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT3_SEL, EmcSwizzleRank1Byte3) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT4_SEL, EmcSwizzleRank1Byte3) \
    _(76, CHB, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT5_SEL, EmcSwizzleRank1Byte3) \
    _(76, CH1, EMC, DLI_TRIM_TXDQS4, EMC2PMACRO_CFG_TXDQS4_DLI, Ch1EmcDliTrimTxDqs4) \
    _(76, CH1, EMC, DLI_TRIM_TXDQS5, EMC2PMACRO_CFG_TXDQS5_DLI, Ch1EmcDliTrimTxDqs5) \
    _(77, CHB, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVDN, EmcXm2CmdPadCtrl3) \
    _(77, CHB, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVUP, EmcXm2CmdPadCtrl3) \
    _(77, CHB, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVDN_SLWR, EmcXm2CmdPadCtrl3) \
    _(77, CHB, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVUP_SLWF, EmcXm2CmdPadCtrl3) \
    _(77, CHB, EMC, DLI_TRIM_TXDQS5, EMC2PMACRO_CFG_TXDQS5_DLI, EmcDliTrimTxDqs5) \
    _(77, CHB, EMC, DLI_TRIM_TXDQS6, EMC2PMACRO_CFG_TXDQS6_DLI, EmcDliTrimTxDqs6) \
    _(78, CH1, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVDN, Ch1EmcXm2CmdPadCtrl3) \
    _(78, CH1, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVUP, Ch1EmcXm2CmdPadCtrl3) \
    _(78, CH1, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVDN_SLWR, Ch1EmcXm2CmdPadCtrl3) \
    _(78, CH1, EMC, XM2CMDPADCTRL3, EMC2PMACRO_CFG_XM2CNTL_DRVUP_SLWF, Ch1EmcXm2CmdPadCtrl3) \
    _(78, CH1, EMC, DLI_TRIM_TXDQS6, EMC2PMACRO_CFG_TXDQS6_DLI, Ch1EmcDliTrimTxDqs6) \
    _(78, CH1, EMC, DLI_TRIM_TXDQS7, EMC2PMACRO_CFG_TXDQS7_DLI, Ch1EmcDliTrimTxDqs7) \
    _(79, CHB, EMC, DYN_SELF_REF_CONTROL, DSR_THRESHOLD, EmcDynSelfRefControl) \
    _(79, CHB, EMC, DYN_SELF_REF_CONTROL, DSR_PER_DEVICE, EmcDynSelfRefControl) \
    _(79, CHB, EMC, DLI_TRIM_TXDQS7, EMC2PMACRO_CFG_TXDQS7_DLI, EmcDliTrimTxDqs7) \
    _(79, CHB, MC, EMEM_ARB_TIMING_RP, RP, McEmemArbTimingRp) \
    _(79, CHB, EMC, FBIO_CFG5, DIFFERENTIAL_DQS, EmcFbioCfg5) \
    _(80, CHB, EMC, REFRESH, REFRESH_LO, EmcRefresh) \
    _(80, CHB, EMC, REFRESH, REFRESH, EmcRefresh) \
    _(80, CHB, EMC, CMDQ, RW_DEPTH, EmcCmdQ) \
    _(80, CHB, EMC, CMDQ, ACT_DEPTH, EmcCmdQ) \
    _(80, CHB, EMC, CMDQ, PRE_DEPTH, EmcCmdQ) \
    _(80, CHB, EMC, CMDQ, RW_WD_DEPTH, EmcCmdQ) \
    _(81, CHB, EMC, ACPD_CONTROL, ACPD_THRESHOLD, EmcAcpdControl) \
    _(81, CHB, EMC, CFG_DIG_DLL_PERIOD, CFG_DLL_RUN_PERIOD, EmcCfgDigDllPeriod) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_E_PWRD, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_E_BYPASS, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_E_PREEMP, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_CLK_SEL, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_E_DDR3, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2RESET_E_DDR3, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, CFG_XM2CMD_CAL_SELECT, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_CLKBUF0_CONFIG, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_CLKBUF1_CONFIG, EmcXm2CmdPadCtrl) \
    _(82, CHB, EMC, XM2CMDPADCTRL, EMC2TMC_CFG_XM2CMD_CLKBUF2_CONFIG, EmcXm2CmdPadCtrl) \
    _(82, CH1, EMC, DLL_XFORM_DQS0, XFORM_DQS0_MULT, Ch1EmcDllXformDqs0) \
    _(82, CH1, EMC, DLL_XFORM_DQS0, XFORM_DQS0_OFFS, Ch1EmcDllXformDqs0) \
    _(83, CHB, EMC, DLL_XFORM_DQS0, XFORM_DQS0_MULT, EmcDllXformDqs0) \
    _(83, CHB, EMC, DLL_XFORM_DQS0, XFORM_DQS0_OFFS, EmcDllXformDqs0) \
    _(83, CHB, EMC, DLL_XFORM_DQS1, XFORM_DQS1_MULT, EmcDllXformDqs1) \
    _(83, CHB, EMC, DLL_XFORM_DQS1, XFORM_DQS1_OFFS, EmcDllXformDqs1) \
    _(84, CH1, EMC, DLL_XFORM_DQS1, XFORM_DQS1_MULT, Ch1EmcDllXformDqs1) \
    _(84, CH1, EMC, DLL_XFORM_DQS1, XFORM_DQS1_OFFS, Ch1EmcDllXformDqs1) \
    _(84, CH1, EMC, DLL_XFORM_DQS2, XFORM_DQS2_MULT, Ch1EmcDllXformDqs2) \
    _(84, CH1, EMC, DLL_XFORM_DQS2, XFORM_DQS2_OFFS, Ch1EmcDllXformDqs2) \
    _(85, CHB, EMC, DLL_XFORM_DQS2, XFORM_DQS2_MULT, EmcDllXformDqs2) \
    _(85, CHB, EMC, DLL_XFORM_DQS2, XFORM_DQS2_OFFS, EmcDllXformDqs2) \
    _(85, CHB, EMC, DLL_XFORM_DQS3, XFORM_DQS3_MULT, EmcDllXformDqs3) \
    _(85, CHB, EMC, DLL_XFORM_DQS3, XFORM_DQS3_OFFS, EmcDllXformDqs3) \
    _(86, CH1, EMC, DLL_XFORM_DQS3, XFORM_DQS3_MULT, Ch1EmcDllXformDqs3) \
    _(86, CH1, EMC, DLL_XFORM_DQS3, XFORM_DQS3_OFFS, Ch1EmcDllXformDqs3) \
    _(86, CH1, EMC, DLL_XFORM_DQS4, XFORM_DQS4_MULT, Ch1EmcDllXformDqs4) \
    _(86, CH1, EMC, DLL_XFORM_DQS4, XFORM_DQS4_OFFS, Ch1EmcDllXformDqs4) \
    _(87, CHB, EMC, DLL_XFORM_DQS4, XFORM_DQS4_MULT, EmcDllXformDqs4) \
    _(87, CHB, EMC, DLL_XFORM_DQS4, XFORM_DQS4_OFFS, EmcDllXformDqs4) \
    _(87, CH1, EMC, DLL_XFORM_DQS5, XFORM_DQS5_MULT, Ch1EmcDllXformDqs5) \
    _(87, CH1, EMC, DLL_XFORM_DQS5, XFORM_DQS5_OFFS, Ch1EmcDllXformDqs5) \
    _(88, CHB, EMC, DLL_XFORM_DQS5, XFORM_DQS5_MULT, EmcDllXformDqs5) \
    _(88, CHB, EMC, DLL_XFORM_DQS5, XFORM_DQS5_OFFS, EmcDllXformDqs5) \
    _(88, CHB, EMC, DLL_XFORM_DQS6, XFORM_DQS6_MULT, EmcDllXformDqs6) \
    _(88, CHB, EMC, DLL_XFORM_DQS6, XFORM_DQS6_OFFS, EmcDllXformDqs6) \
    _(89, CH1, EMC, DLL_XFORM_DQS6, XFORM_DQS6_MULT, Ch1EmcDllXformDqs6) \
    _(89, CH1, EMC, DLL_XFORM_DQS6, XFORM_DQS6_OFFS, Ch1EmcDllXformDqs6) \
    _(89, CHB, EMC, DLL_XFORM_DQS7, XFORM_DQS7_MULT, EmcDllXformDqs7) \
    _(89, CHB, EMC, DLL_XFORM_DQS7, XFORM_DQS7_OFFS, EmcDllXformDqs7) \
    _(90, CH1, EMC, DLL_XFORM_DQS7, XFORM_DQS7_MULT, Ch1EmcDllXformDqs7) \
    _(90, CH1, EMC, DLL_XFORM_DQS7, XFORM_DQS7_OFFS, Ch1EmcDllXformDqs7) \
    _(90, CH1, EMC, DLL_XFORM_QUSE0, XFORM_QUSE0_MULT, Ch1EmcDllXformQUse0) \
    _(90, CH1, EMC, DLL_XFORM_QUSE0, XFORM_QUSE0_OFFS, Ch1EmcDllXformQUse0) \
    _(91, CHB, EMC, DLL_XFORM_QUSE0, XFORM_QUSE0_MULT, EmcDllXformQUse0) \
    _(91, CHB, EMC, DLL_XFORM_QUSE0, XFORM_QUSE0_OFFS, EmcDllXformQUse0) \
    _(91, CH1, EMC, DLL_XFORM_QUSE1, XFORM_QUSE1_MULT, Ch1EmcDllXformQUse1) \
    _(91, CH1, EMC, DLL_XFORM_QUSE1, XFORM_QUSE1_OFFS, Ch1EmcDllXformQUse1) \
    _(92, CHB, EMC, DLL_XFORM_QUSE1, XFORM_QUSE1_MULT, EmcDllXformQUse1) \
    _(92, CHB, EMC, DLL_XFORM_QUSE1, XFORM_QUSE1_OFFS, EmcDllXformQUse1) \
    _(92, CH1, EMC, DLL_XFORM_QUSE2, XFORM_QUSE2_MULT, Ch1EmcDllXformQUse2) \
    _(92, CH1, EMC, DLL_XFORM_QUSE2, XFORM_QUSE2_OFFS, Ch1EmcDllXformQUse2) \
    _(93, CHB, EMC, DLL_XFORM_QUSE2, XFORM_QUSE2_MULT, EmcDllXformQUse2) \
    _(93, CHB, EMC, DLL_XFORM_QUSE2, XFORM_QUSE2_OFFS, EmcDllXformQUse2) \
    _(93, CHB, EMC, DLL_XFORM_QUSE3, XFORM_QUSE3_MULT, EmcDllXformQUse3) \
    _(93, CHB, EMC, DLL_XFORM_QUSE3, XFORM_QUSE3_OFFS, EmcDllXformQUse3) \
    _(94, CH1, EMC, DLL_XFORM_QUSE3, XFORM_QUSE3_MULT, Ch1EmcDllXformQUse3) \
    _(94, CH1, EMC, DLL_XFORM_QUSE3, XFORM_QUSE3_OFFS, Ch1EmcDllXformQUse3) \
    _(94, CH1, EMC, DLL_XFORM_QUSE4, XFORM_QUSE4_MULT, Ch1EmcDllXformQUse4) \
    _(94, CH1, EMC, DLL_XFORM_QUSE4, XFORM_QUSE4_OFFS, Ch1EmcDllXformQUse4) \
    _(95, CHB, EMC, DLL_XFORM_QUSE4, XFORM_QUSE4_MULT, EmcDllXformQUse4) \
    _(95, CHB, EMC, DLL_XFORM_QUSE4, XFORM_QUSE4_OFFS, EmcDllXformQUse4) \
    _(95, CH1, EMC, DLL_XFORM_QUSE5, XFORM_QUSE5_MULT, Ch1EmcDllXformQUse5) \
    _(95, CH1, EMC, DLL_XFORM_QUSE5, XFORM_QUSE5_OFFS, Ch1EmcDllXformQUse5) \
    _(96, CHB, EMC, DLL_XFORM_QUSE5, XFORM_QUSE5_MULT, EmcDllXformQUse5) \
    _(96, CHB, EMC, DLL_XFORM_QUSE5, XFORM_QUSE5_OFFS, EmcDllXformQUse5) \
    _(96, CH1, EMC, DLL_XFORM_QUSE6, XFORM_QUSE6_MULT, Ch1EmcDllXformQUse6) \
    _(96, CH1, EMC, DLL_XFORM_QUSE6, XFORM_QUSE6_OFFS, Ch1EmcDllXformQUse6) \
    _(97, CHB, EMC, DLL_XFORM_QUSE6, XFORM_QUSE6_MULT, EmcDllXformQUse6) \
    _(97, CHB, EMC, DLL_XFORM_QUSE6, XFORM_QUSE6_OFFS, EmcDllXformQUse6) \
    _(97, CH1, EMC, DLL_XFORM_QUSE7, XFORM_QUSE7_MULT, Ch1EmcDllXformQUse7) \
    _(97, CH1, EMC, DLL_XFORM_QUSE7, XFORM_QUSE7_OFFS, Ch1EmcDllXformQUse7) \
    _(98, CHB, EMC, DLL_XFORM_QUSE7, XFORM_QUSE7_MULT, EmcDllXformQUse7) \
    _(98, CHB, EMC, DLL_XFORM_QUSE7, XFORM_QUSE7_OFFS, EmcDllXformQUse7) \
    _(98, CHB, EMC, DLL_XFORM_DQ0, XFORM_TXDQ0_MULT, EmcDllXformDq0) \
    _(98, CHB, EMC, DLL_XFORM_DQ0, XFORM_TXDQ0_OFFS, EmcDllXformDq0) \
    _(99, CH1, EMC, DLL_XFORM_DQ0, XFORM_TXDQ0_MULT, Ch1EmcDllXformDq0) \
    _(99, CH1, EMC, DLL_XFORM_DQ0, XFORM_TXDQ0_OFFS, Ch1EmcDllXformDq0) \
    _(99, CHB, EMC, DLL_XFORM_DQ1, XFORM_TXDQ1_MULT, EmcDllXformDq1) \
    _(99, CHB, EMC, DLL_XFORM_DQ1, XFORM_TXDQ1_OFFS, EmcDllXformDq1) \
    _(100, CH1, EMC, DLL_XFORM_DQ1, XFORM_TXDQ1_MULT, Ch1EmcDllXformDq1) \
    _(100, CH1, EMC, DLL_XFORM_DQ1, XFORM_TXDQ1_OFFS, Ch1EmcDllXformDq1) \
    _(100, CHB, EMC, DLL_XFORM_DQ2, XFORM_TXDQ2_MULT, EmcDllXformDq2) \
    _(100, CHB, EMC, DLL_XFORM_DQ2, XFORM_TXDQ2_OFFS, EmcDllXformDq2) \
    _(101, CH1, EMC, DLL_XFORM_DQ2, XFORM_TXDQ2_MULT, Ch1EmcDllXformDq2) \
    _(101, CH1, EMC, DLL_XFORM_DQ2, XFORM_TXDQ2_OFFS, Ch1EmcDllXformDq2) \
    _(101, CHB, EMC, DLL_XFORM_DQ3, XFORM_TXDQ3_MULT, EmcDllXformDq3) \
    _(101, CHB, EMC, DLL_XFORM_DQ3, XFORM_TXDQ3_OFFS, EmcDllXformDq3) \
    _(102, CH1, EMC, DLL_XFORM_DQ3, XFORM_TXDQ3_MULT, Ch1EmcDllXformDq3) \
    _(102, CH1, EMC, DLL_XFORM_DQ3, XFORM_TXDQ3_OFFS, Ch1EmcDllXformDq3) \
    _(102, CHB, EMC, PRE_REFRESH_REQ_CNT, PRE_REF_REQ_CNT, EmcPreRefreshReqCnt) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP0, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP1, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP2, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP3, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP4, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP5, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP6, Ch1EmcCdbCntl1) \
    _(103, CH1, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP7, Ch1EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP0, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP1, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP2, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP3, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP4, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP5, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP6, EmcCdbCntl1) \
    _(103, CHB, EMC, CDB_CNTL_1, EMC2PMACRO_SEL_PI_TAP7, EmcCdbCntl1) \
    _(104, CH1, EMC, DLL_XFORM_ADDR0, XFORM_ADDR0_MULT, Ch1EmcDllXformAddr0) \
    _(104, CH1, EMC, DLL_XFORM_ADDR0, XFORM_ADDR0_OFFS, Ch1EmcDllXformAddr0) \
    _(104, CHB, EMC, DLL_XFORM_ADDR0, XFORM_ADDR0_MULT, EmcDllXformAddr0) \
    _(104, CHB, EMC, DLL_XFORM_ADDR0, XFORM_ADDR0_OFFS, EmcDllXformAddr0) \
    _(105, CHB, EMC, DLL_XFORM_ADDR1, XFORM_ADDR1_MULT, EmcDllXformAddr1) \
    _(105, CHB, EMC, DLL_XFORM_ADDR1, XFORM_ADDR1_OFFS, EmcDllXformAddr1) \
    _(105, CH1, EMC, DLL_XFORM_ADDR1, XFORM_ADDR1_MULT, Ch1EmcDllXformAddr1) \
    _(105, CH1, EMC, DLL_XFORM_ADDR1, XFORM_ADDR1_OFFS, Ch1EmcDllXformAddr1) \
    _(106, CH1, EMC, DLL_XFORM_ADDR2, XFORM_ADDR2_MULT, Ch1EmcDllXformAddr2) \
    _(106, CH1, EMC, DLL_XFORM_ADDR2, XFORM_ADDR2_OFFS, Ch1EmcDllXformAddr2) \
    _(106, CHB, EMC, DLL_XFORM_ADDR2, XFORM_ADDR2_MULT, EmcDllXformAddr2) \
    _(106, CHB, EMC, DLL_XFORM_ADDR2, XFORM_ADDR2_OFFS, EmcDllXformAddr2) \
    _(108, CHB, MC, EMEM_ARB_TIMING_RC, RC, McEmemArbTimingRc) \
    _(108, CHB, MC, EMEM_ARB_TIMING_FAW, FAW, McEmemArbTimingFaw) \
    _(108, CHB, MC, EMEM_ARB_TIMING_WAP2PRE, WAP2PRE, McEmemArbTimingWap2Pre) \
    _(108, CHB, EMC, RDV, RDV, EmcRdv) \
    _(108, CHB, EMC, QSAFE, QSAFE, EmcQSafe) \
    _(109, CHB, EMC, PDEX2WR, PDEX2WR, EmcPdEx2Wr) \
    _(109, CHB, EMC, PDEX2RD, PDEX2RD, EmcPdEx2Rd) \
    _(109, CHB, EMC, PCHG2PDEN, PCHG2PDEN, EmcPChg2Pden) \
    _(109, CHB, EMC, ACT2PDEN, ACT2PDEN, EmcAct2Pden) \
    _(109, CHB, EMC, RW2PDEN, RW2PDEN, EmcRw2Pden) \
    _(109, CHB, EMC, FBIO_CFG5, DRAM_TYPE, EmcFbioCfg5) \
    _(110, CHB, EMC, TCKE, TCKE, EmcTcke) \
    _(110, CHB, EMC, TRPAB, TRPAB, EmcTrpab) \
    _(110, CHB, EMC, CTT, CTT, EmcCtt) \
    _(110, CHB, EMC, EINPUT, EINPUT, EmcEInput) \
    _(110, CHB, EMC, TCKESR, TCKESR, EmcTckesr) \
    _(110, CHB, EMC, FBIO_CFG5, DRAM_BURST, EmcFbioCfg5) \
    _(111, CHB, EMC, TPD, TPD, EmcTpd) \
    _(111, CHB, EMC, RDV_MASK, RDV_MASK, EmcRdvMask) \
    _(111, CHB, EMC, XM2VTTGENPADCTRL2, EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN, EmcXm2VttGenPadCtrl2) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_DAT_PM2PAD_FLOP_BYPASS, EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_DAT_PM_PHASE_SHIFT, EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_1T_PM2PAD_FLOP_BYPASS, EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_1T_PM_PHASE_SHIFT, EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_2T_PM2PAD_FLOP_BYPASS, EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_2T_PM_PHASE_SHIFT, EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_DAT_PM2PAD_FLOP_BYPASS, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_DAT_PM_PHASE_SHIFT, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_1T_PM2PAD_FLOP_BYPASS, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_1T_PM_PHASE_SHIFT, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_2T_PM2PAD_FLOP_BYPASS, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CH1, EMC, XM2CMDPADCTRL4, EMC2PMACRO_CFG_2T_PM_PHASE_SHIFT, Ch1EmcXm2CmdPadCtrl4) \
    _(111, CHB, EMC, FBIO_CFG5, CTT_TERMINATION, EmcFbioCfg5) \
    _(111, CHB, EMC, FBIO_CFG5, DQS_PULLD, EmcFbioCfg5) \
    _(112, CHB, MC, EMEM_ARB_TIMING_RCD, RCD, McEmemArbTimingRcd) \
    _(112, CHB, MC, EMEM_ARB_TIMING_RAS, RAS, McEmemArbTimingRas) \
    _(112, CHB, MC, EMEM_ARB_TIMING_RAP2PRE, RAP2PRE, McEmemArbTimingRap2Pre) \
    _(112, CHB, MC, EMEM_ARB_TIMING_R2W, R2W, McEmemArbTimingR2W) \
    _(112, CHB, MC, EMEM_ARB_TIMING_W2R, W2R, McEmemArbTimingW2R) \
    _(112, CHB, EMC, FBIO_CFG5, DISABLE_CONCURRENT_AUTOPRE, EmcFbioCfg5) \
    _(112, CHB, EMC, FBIO_CFG5, CFG_QUSE_EXTEND_HALF_CLK, EmcFbioCfg5) \
    _(113, CHB, EMC, TCLKSTABLE, TCLKSTABLE, EmcTClkStable) \
    _(113, CHB, EMC, TCLKSTOP, TCLKSTOP, EmcTClkStop) \
    _(113, CHB, EMC, IBDLY, IBDLY, EmcIbdly) \
    _(113, CHB, MC, EMEM_ARB_TIMING_R2R, R2R, McEmemArbTimingR2R) \
    _(113, CHB, MC, EMEM_ARB_TIMING_W2W, W2W, McEmemArbTimingW2W) \
    _(113, CHB, MC, EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT, EMEM_CHANNEL_MASK_PROPAGATION_COUNT, McEmemAdrCfgChannelMaskPropagationCount) \
    _(113, CHB, EMC, FBIO_CFG5, CMD_2T_TIMING, EmcFbioCfg5) \
    _(113, CHB, EMC, FBIO_CFG5, LPDDRX_ADR_PIN_SWIZZLE_EN, EmcFbioCfg5) \
    _(114, CHB, EMC, CLKEN_OVERRIDE, CMDQ_CLKEN_OVR, EmcClkenOverride) \
    _(114, CHB, EMC, CLKEN_OVERRIDE, DRAMC_CLKEN_OVR, EmcClkenOverride) \
    _(114, CHB, EMC, CLKEN_OVERRIDE, RR_CLKEN_OVR, EmcClkenOverride) \
    _(114, CHB, EMC, CLKEN_OVERRIDE, STATS_CLKEN_OVR, EmcClkenOverride) \
    _(114, CHB, EMC, R2R, R2R, EmcR2r) \
    _(114, CHB, EMC, W2W, W2W, EmcW2w) \
    _(114, CHB, EMC, WDV_MASK, WDV_MASK, EmcWdvMask) \
    _(114, CHB, MC, EMEM_ARB_TIMING_RRD, RRD, McEmemArbTimingRrd) \
    _(114, CHB, EMC, FBIO_CFG6, CFG_QUSE_LATE, EmcFbioCfg6) \
    _(114, CHB, EMC, EINPUT_DURATION, EINPUT_DURATION, EmcEInputDuration) \
    _(114, CHB, EMC, CTT_DURATION, CTT_DURATION, EmcCttDuration) \
    _(115, CHB, EMC, FBIO_CFG5, EMC2PMACRO_CFG_QUSE_MODE, EmcFbioCfg5) \

// LPDDR2 only register field packing list
#define LPDDR2_PMC_FIELDS(_) \
    _( 5, CHB, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_MA, EmcMrwLpddr2ZcalWarmBoot) \
    _( 5, CHB, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_OP, EmcMrwLpddr2ZcalWarmBoot) \
    _( 5, CHB, EMC, WARM_BOOT_MRW_EXTRA, MRW_MA, EmcWarmBootMrwExtra) \
    _( 5, CHB, EMC, WARM_BOOT_MRW_EXTRA, MRW_OP, EmcWarmBootMrwExtra) \
    _( 6, CHB, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_DEV_SELECTN, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, CHB, EMC, WARM_BOOT_MRW_EXTRA, MRW_DEV_SELECTN, EmcWarmBootMrwExtra) \
    _( 6, CHB, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_LONG_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, CHB, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_EXT_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, CHB, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_LONG_CNT, EmcWarmBootMrwExtra) \
    _( 6, CHB, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_EXT_CNT, EmcWarmBootMrwExtra) \
    _( 7, CHB, EMC, MRW, MRW_OP, EmcMrw1) \
    _( 7, CHB, EMC, MRW, MRW_MA, EmcMrw1) \
    _( 7, CHB, EMC, MRW, USE_MRW_LONG_CNT, EmcMrw1) \
    _( 7, CHB, EMC, MRW, USE_MRW_EXT_CNT, EmcMrw1) \
    _( 7, CHB, EMC, MRW, MRW_DEV_SELECTN, EmcMrw1) \
    _( 8, CHB, EMC, MRW2, MRW2_OP, EmcMrw2) \
    _( 8, CHB, EMC, MRW2, MRW2_MA, EmcMrw2) \
    _( 8, CHB, EMC, MRW2, USE_MRW2_LONG_CNT, EmcMrw2) \
    _( 8, CHB, EMC, MRW2, USE_MRW2_EXT_CNT, EmcMrw2) \
    _( 8, CHB, EMC, MRW2, MRW2_DEV_SELECTN, EmcMrw2) \
    _( 9, CHB, EMC, MRW3, MRW3_OP, EmcMrw3) \
    _( 9, CHB, EMC, MRW3, MRW3_MA, EmcMrw3) \
    _( 9, CHB, EMC, MRW3, USE_MRW3_LONG_CNT, EmcMrw3) \
    _( 9, CHB, EMC, MRW3, USE_MRW3_EXT_CNT, EmcMrw3) \
    _( 9, CHB, EMC, MRW3, MRW3_DEV_SELECTN, EmcMrw3) \
    _(10, CHB, EMC, MRW4, MRW4_OP, EmcMrw4) \
    _(10, CHB, EMC, MRW4, MRW4_MA, EmcMrw4) \
    _(10, CHB, EMC, MRW4, USE_MRW4_LONG_CNT, EmcMrw4) \
    _(10, CHB, EMC, MRW4, USE_MRW4_EXT_CNT, EmcMrw4) \
    _(10, CHB, EMC, MRW4, MRW4_DEV_SELECTN, EmcMrw4) \

// DDR3 only register field packing list
#define DDR3_PMC_FIELDS(_) \
    _( 5, CHB, EMC, MRS, MRS_ADR, EmcMrs) \
    _( 5, CHB, EMC, EMRS, EMRS_ADR, EmcEmrs) \
    _( 5, CHB, EMC, MRS, MRS_BA, EmcMrs) \
    _( 5, CHB, EMC, MRS, MRS_DEV_SELECTN, EmcMrs) \
    _( 7, CHB, EMC, EMRS2, EMRS2_ADR, EmcEmrs2) \
    _( 7, CHB, EMC, EMRS, EMRS_BA, EmcEmrs) \
    _( 7, CHB, EMC, EMRS, EMRS_DEV_SELECTN, EmcEmrs) \
    _( 7, CHB, EMC, EMRS2, EMRS2_BA, EmcEmrs2) \
    _( 8, CHB, EMC, EMRS3, EMRS3_ADR, EmcEmrs3) \
    _( 8, CHB, EMC, EMRS2, EMRS2_DEV_SELECTN, EmcEmrs2) \
    _( 8, CHB, EMC, EMRS3, EMRS3_BA, EmcEmrs3) \
    _( 8, CHB, EMC, EMRS3, EMRS3_DEV_SELECTN, EmcEmrs3) \
    _( 9, CHB, EMC, WARM_BOOT_MRS_EXTRA, MRS_ADR, EmcWarmBootMrsExtra) \
    _( 9, CHB, EMC, WARM_BOOT_MRS_EXTRA, MRS_DEV_SELECTN, EmcWarmBootMrsExtra) \
    _( 9, CHB, EMC, WARM_BOOT_MRS_EXTRA, MRS_BA, EmcWarmBootMrsExtra) \
    _( 9, CHB, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_DEV_SELECTN, EmcZqCalDdr3WarmBoot) \
    _(10, CHB, EMC, MRS, USE_MRS_LONG_CNT, EmcMrs) \
    _(10, CHB, EMC, MRS, USE_MRS_EXT_CNT, EmcMrs) \
    _(10, CHB, EMC, EMRS, USE_EMRS_LONG_CNT, EmcEmrs) \
    _(10, CHB, EMC, EMRS, USE_EMRS_EXT_CNT, EmcEmrs) \
    _(10, CHB, EMC, EMRS2, USE_EMRS2_LONG_CNT, EmcEmrs2) \
    _(10, CHB, EMC, EMRS2, USE_EMRS2_EXT_CNT, EmcEmrs2) \
    _(10, CHB, EMC, EMRS3, USE_EMRS3_LONG_CNT, EmcEmrs3) \
    _(10, CHB, EMC, EMRS3, USE_EMRS3_EXT_CNT, EmcEmrs3) \
    _(10, CHB, EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_EXT_CNT, EmcWarmBootMrsExtra) \
    _(10, CHB, EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_LONG_CNT, EmcWarmBootMrsExtra) \
    _(10, CHB, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_CMD, EmcZqCalDdr3WarmBoot) \
    _(10, CHB, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_LENGTH, EmcZqCalDdr3WarmBoot) \

// SDRAM value packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_VALUES(_) \
    _(16, NvU32, CHB_BOOT_ROM_PATCH_DATA, BootRomPatchData) \
    _(17, NvU32, CHB_EMC_DEV_SELN, EmcDevSelect) \
    _(18, NvU32, CHB_EMC_ZCAL_WARM_COLD_BOOT_ENABLE, EmcZcalWarmColdBootEnables) \
    _(47, NvU32, CHB_EMC_EXTRA_MODE_REG_WRITE_ENABLE, EmcWarmBootExtraModeRegWriteEnable) \
    _(48, NvU32, CHB_EMC_DIG_DLL_PERIOD_WARM_BOOT, EmcCfgDigDllPeriodWarmBoot) \
    _(50, NvU32, CHB_MC_EMC_REG_MODE, McEmcRegMode) \
    _(51, NvU32, CHB_EMC_CA_TRAINING_ENABLE, EmcCaTrainingEnable) \
    _(51, NvU32, CHB_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, McClkenOverrideAllWarmBoot) \
    _(56, NvU32, CHB_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, EmcClkenOverrideAllWarmBoot) \
    _(56, NvU32, CHB_EMC_MRS_WARM_BOOT_ENABLE, EmcMrsWarmBootEnable) \
    _(59, NvU32, CHB_AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE, AhbArbitrationXbarCtrlMemInitDone) \
    _(66, NvU32, CHB_EMC_TIMING_CONTROL_WAIT, EmcTimingControlWait) \
    _(67, NvU32, CHB_EMC_ZCAL_WARM_BOOT_WAIT, EmcZcalWarmBootWait) \
    _(68, NvU32, CHB_EMC_AUTO_CAL_TIME, EmcAutoCalWait) \
    _(69, NvU32, CHB_WARM_BOOT_WAIT, WarmBootWait) \
    _(70, NvU32, CHB_EMC_PIN_PROGRAM_WAIT, EmcPinProgramWait) \
    _(107, NvU32, CHB_BOOT_ROM_PATCH_CONTROL, BootRomPatchControl) \
    _(107, NvU32, CHB_SWIZZLE_RANK_BYTE_ENCODE, SwizzleRankByteEncode) \
    _(114, NvU32, CHB_EMC_EXTRA_REFRES_NUM, EmcExtraRefreshNum) \
    _(115, NvBootMemoryType, CHB_MEMORY_TYPE, MemoryType) \

// End of generated code by warmboot_code_gen
//
//
//
// SDRAM PMC SECURE register generated by tool warmboot_secure_code_gen
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA0_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA1_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA2_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR0_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR1_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR2_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH8_0_CH1_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR3_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH8_0_CHB_EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE    28:28
#define APBDEV_PMC_SECURE_SCRATCH8_0_CHB_EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_RANGE\
                                                                            29:29
#define APBDEV_PMC_SECURE_SCRATCH8_0_CHB_MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE\
                                                                            30:30
#define APBDEV_PMC_SECURE_SCRATCH8_0_CHB_MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_RANGE\
                                                                            31:31
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA0_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA1_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_BA2_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR0_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR1_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR2_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_EMC_ADDR_SWIZZLE_STACK1A_0_SWZ_STACK1_ADR3_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH9_0_CHB_MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE\
                                                                            28:28
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR4_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR5_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR6_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR7_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR8_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR9_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH10_0_CH1_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR14_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR4_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR5_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR6_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR7_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR8_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR9_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH11_0_CHB_EMC_ADDR_SWIZZLE_STACK2A_0_SWZ_STACK2_ADR14_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH12_0_CHB_MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SECURE_SCRATCH12_0_CHB_MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SECURE_SCRATCH12_0_CHB_MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE\
                                                                            23: 2
#define APBDEV_PMC_SECURE_SCRATCH12_0_CHB_MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE\
                                                                            30:24
#define APBDEV_PMC_SECURE_SCRATCH13_0_CHB_MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE\
                                                                            21: 0
#define APBDEV_PMC_SECURE_SCRATCH13_0_CHB_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE\
                                                                            24:22
#define APBDEV_PMC_SECURE_SCRATCH13_0_CHB_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE\
                                                                            26:25
#define APBDEV_PMC_SECURE_SCRATCH13_0_CHB_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE\
                                                                            30:27
#define APBDEV_PMC_SECURE_SCRATCH14_0_CHB_MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE\
                                                                            21: 0
#define APBDEV_PMC_SECURE_SCRATCH14_0_CHB_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE\
                                                                            24:22
#define APBDEV_PMC_SECURE_SCRATCH14_0_CHB_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE\
                                                                            26:25
#define APBDEV_PMC_SECURE_SCRATCH14_0_CHB_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE\
                                                                            30:27
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR10_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR11_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR12_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR13_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_RESETN_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_CAS_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_RAS_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH15_0_CH1_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_WE_RANGE\
                                                                            31:28
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR10_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR11_RANGE\
                                                                             7: 4
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR12_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_ADR13_RANGE\
                                                                            15:12
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK1B_0_SWZ_STACK1_RESETN_RANGE\
                                                                            19:16
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_CAS_RANGE\
                                                                            23:20
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_RAS_RANGE\
                                                                            27:24
#define APBDEV_PMC_SECURE_SCRATCH16_0_CHB_EMC_ADDR_SWIZZLE_STACK2B_0_SWZ_STACK2_WE_RANGE\
                                                                            31:28
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_RANGE\
                                                                            10:10
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_RANGE\
                                                                            11:11
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_RANGE\
                                                                            12:12
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_RANGE\
                                                                            13:13
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_RANGE\
                                                                            14:14
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_RANGE\
                                                                            15:15
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_RANGE\
                                                                            16:16
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_RANGE\
                                                                            17:17
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_RANGE\
                                                                            18:18
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_RANGE\
                                                                            19:19
#define APBDEV_PMC_SECURE_SCRATCH17_0_CHB_MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE\
                                                                            31:20
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CS0_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CS1_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CKE0_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CKE1_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_ODT0_RANGE\
                                                                            14:12
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_ODT1_RANGE\
                                                                            17:15
#define APBDEV_PMC_SECURE_SCRATCH18_0_CHB_MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE  30:18
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CS0_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CS1_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CKE0_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_CKE1_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_ODT0_RANGE\
                                                                            14:12
#define APBDEV_PMC_SECURE_SCRATCH19_0_CH1_EMC_ADDR_SWIZZLE_STACK3_0_SWZ_STACK3_ODT1_RANGE\
                                                                            17:15
#define APBDEV_PMC_SECURE_SCRATCH19_0_CHB_MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE\
                                                                            29:18
#define APBDEV_PMC_SECURE_SCRATCH20_0_CHB_MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE\
                                                                            11: 0
#define APBDEV_PMC_SECURE_SCRATCH20_0_CHB_MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE\
                                                                            23:12

// End of generated code by warmboot_secure_code_gen


// SDRAM register field packing list generated by tool warmboot_secure_code_gen
#define SDRAM_PMC_SECURE_FIELDS(_) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA0, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA1, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA2, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR0, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR1, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR2, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CH1, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR3, Ch1EmcAddrSwizzleStack1a) \
    _( 8, CHB, EMC, ADR_CFG, EMEM_NUMDEV, EmcAdrCfg) \
    _( 8, CHB, EMC, ADR_CFG, EMEM_ROW_MSB_ON_CS1, EmcAdrCfg) \
    _( 8, CHB, MC, EMEM_ADR_CFG, EMEM_NUMDEV, McEmemAdrCfg) \
    _( 8, CHB, MC, VIDEO_PROTECT_REG_CTRL, VIDEO_PROTECT_WRITE_ACCESS, McVideoProtectWriteAccess) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA0, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA1, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_BA2, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR0, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR1, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR2, EmcAddrSwizzleStack1a) \
    _( 9, CHB, EMC, ADDR_SWIZZLE_STACK1A, SWZ_STACK1_ADR3, EmcAddrSwizzleStack1a) \
    _( 9, CHB, MC, SEC_CARVEOUT_REG_CTRL, SEC_CARVEOUT_WRITE_ACCESS, McSecCarveoutProtectWriteAccess) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR4, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR5, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR6, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR7, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR8, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR9, Ch1EmcAddrSwizzleStack2a) \
    _(10, CH1, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR14, Ch1EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR4, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR5, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR6, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR7, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR8, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR9, EmcAddrSwizzleStack2a) \
    _(11, CHB, EMC, ADDR_SWIZZLE_STACK2A, SWZ_STACK2_ADR14, EmcAddrSwizzleStack2a) \
    _(12, CHB, MC, EMEM_ADR_CFG_BANK_MASK_0, EMEM_BANK_ADD_PA_13_11, McEmemAdrCfgBankMask0) \
    _(12, CHB, MC, EMEM_ADR_CFG_BANK_MASK_0, EMEM_BANK_ADD_PA_18_16, McEmemAdrCfgBankMask0) \
    _(12, CHB, MC, EMEM_ADR_CFG_BANK_MASK_0, EMEM_BANK_MASK_0, McEmemAdrCfgBankMask0) \
    _(12, CHB, MC, EMEM_ADR_CFG_CHANNEL_MASK, EMEM_CHANNEL_MASK, McEmemAdrCfgChannelMask) \
    _(13, CHB, MC, EMEM_ADR_CFG_BANK_MASK_1, EMEM_BANK_MASK_1, McEmemAdrCfgBankMask1) \
    _(13, CHB, MC, EMEM_ADR_CFG_DEV0, EMEM_DEV0_COLWIDTH, McEmemAdrCfgDev0) \
    _(13, CHB, MC, EMEM_ADR_CFG_DEV0, EMEM_DEV0_BANKWIDTH, McEmemAdrCfgDev0) \
    _(13, CHB, MC, EMEM_ADR_CFG_DEV0, EMEM_DEV0_DEVSIZE, McEmemAdrCfgDev0) \
    _(14, CHB, MC, EMEM_ADR_CFG_BANK_MASK_2, EMEM_BANK_MASK_2, McEmemAdrCfgBankMask2) \
    _(14, CHB, MC, EMEM_ADR_CFG_DEV1, EMEM_DEV1_COLWIDTH, McEmemAdrCfgDev1) \
    _(14, CHB, MC, EMEM_ADR_CFG_DEV1, EMEM_DEV1_BANKWIDTH, McEmemAdrCfgDev1) \
    _(14, CHB, MC, EMEM_ADR_CFG_DEV1, EMEM_DEV1_DEVSIZE, McEmemAdrCfgDev1) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR10, Ch1EmcAddrSwizzleStack1b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR11, Ch1EmcAddrSwizzleStack1b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR12, Ch1EmcAddrSwizzleStack1b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR13, Ch1EmcAddrSwizzleStack1b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_RESETN, Ch1EmcAddrSwizzleStack1b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_CAS, Ch1EmcAddrSwizzleStack2b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_RAS, Ch1EmcAddrSwizzleStack2b) \
    _(15, CH1, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_WE, Ch1EmcAddrSwizzleStack2b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR10, EmcAddrSwizzleStack1b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR11, EmcAddrSwizzleStack1b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR12, EmcAddrSwizzleStack1b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_ADR13, EmcAddrSwizzleStack1b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK1B, SWZ_STACK1_RESETN, EmcAddrSwizzleStack1b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_CAS, EmcAddrSwizzleStack2b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_RAS, EmcAddrSwizzleStack2b) \
    _(16, CHB, EMC, ADDR_SWIZZLE_STACK2B, SWZ_STACK2_WE, EmcAddrSwizzleStack2b) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, AVPC_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, DC_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, DCB_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, EPP_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, G2_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, HC_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, HDA_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, ISP_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, MPCORE_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, MPCORELP_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, MSENC_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, NV_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, PPCS_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, VDE_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, VI_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, XUSB_HOST_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, XUSB_DEV_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, EMUCIF_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, TSEC_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_VPR_OVERRIDE, PPCS1_VPR_OVERRIDE, McVideoProtectVprOverride) \
    _(17, CHB, MC, VIDEO_PROTECT_BOM, VIDEO_PROTECT_BOM, McVideoProtectBom) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CS0, EmcAddrSwizzleStack3) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CS1, EmcAddrSwizzleStack3) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CKE0, EmcAddrSwizzleStack3) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CKE1, EmcAddrSwizzleStack3) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_ODT0, EmcAddrSwizzleStack3) \
    _(18, CHB, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_ODT1, EmcAddrSwizzleStack3) \
    _(18, CHB, MC, EMEM_CFG, EMEM_SIZE_MB, McEmemCfg) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CS0, Ch1EmcAddrSwizzleStack3) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CS1, Ch1EmcAddrSwizzleStack3) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CKE0, Ch1EmcAddrSwizzleStack3) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_CKE1, Ch1EmcAddrSwizzleStack3) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_ODT0, Ch1EmcAddrSwizzleStack3) \
    _(19, CH1, EMC, ADDR_SWIZZLE_STACK3, SWZ_STACK3_ODT1, Ch1EmcAddrSwizzleStack3) \
    _(19, CHB, MC, VIDEO_PROTECT_SIZE_MB, VIDEO_PROTECT_SIZE_MB, McVideoProtectSizeMb) \
    _(20, CHB, MC, SEC_CARVEOUT_BOM, SEC_CARVEOUT_BOM, McSecCarveoutBom) \
    _(20, CHB, MC, SEC_CARVEOUT_SIZE_MB, SEC_CARVEOUT_SIZE_MB, McSecCarveoutSizeMb) \

// SDRAM value packing list generated by tool warmboot_secure_code_gen
#define SDRAM_PMC_SECURE_VALUES(_) \

// End of generated code by warmboot_secure_code_gen



//    _(102, NvU32, CHB_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_USE_PLLM_UD, EmcClockUsePllMUD)

#if defined(__cplusplus)
}
#endif

#endif // INCLUDED_NVBOOT_WB0_SDRAM_SCRATCH_LIST_H
