<stg><name>nondf_kernel_cov_x0</name>


<trans_list>

<trans id="599" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="11" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="17" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="19" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="28" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="34" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="118" op_0_bw="64">
<![CDATA[
:0 %mean_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="64">
<![CDATA[
:1 %data_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="64">
<![CDATA[
:2 %data_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="64">
<![CDATA[
:3 %data_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="64">
<![CDATA[
:4 %data_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="64">
<![CDATA[
:5 %data_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="64">
<![CDATA[
:6 %data_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="64">
<![CDATA[
:7 %data_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
:8 %data_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="64">
<![CDATA[
:9 %data_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="128" op_0_bw="64">
<![CDATA[
:10 %data_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="64">
<![CDATA[
:11 %data_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="64">
<![CDATA[
:12 %data_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="64">
<![CDATA[
:13 %data_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="64">
<![CDATA[
:14 %data_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_13"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="64">
<![CDATA[
:15 %data_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_14"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="64">
<![CDATA[
:16 %data_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="119" op_0_bw="64">
<![CDATA[
:17 %cov_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="cov_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln29, void, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln29 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln29 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln29 = br i1 %icmp_ln29, void %.split20, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1721

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="7">
<![CDATA[
.split20:1 %empty = trunc i7 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split20:2 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="7">
<![CDATA[
.split20:3 %trunc_ln31 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split20:5 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split20:6 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln35 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_5 = phi i7 %add_ln30, void %.split18633, i7 0, void %.split20

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln30 = add i7 %j_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
:2 %zext_ln31 = zext i7 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln31 = add i8 %tmp_3, i8 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
:4 %zext_ln31_1 = zext i8 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %data_V_0_addr = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %data_V_1_addr = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_2_addr = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %data_V_3_addr = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %data_V_4_addr = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %data_V_5_addr = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %data_V_6_addr = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_6_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %data_V_7_addr = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_7_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_V_8_addr = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_8_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_V_9_addr = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_9_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_V_10_addr = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_10_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_V_11_addr = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %data_V_12_addr = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %data_V_13_addr = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_13_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %data_V_14_addr = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_14_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %data_V_15_addr = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="data_V_15_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="7">
<![CDATA[
:21 %zext_ln30 = zext i7 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22 %icmp_ln30 = icmp_eq  i7 %j_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:23 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24 %br_ln30 = br i1 %icmp_ln30, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:1 %add_ln208 = add i12 %tmp_s, i12 %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
.split18:2 %zext_ln208 = zext i12 %add_ln208

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:3 %xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="xout_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="12">
<![CDATA[
.split18:4 %xout_load = load i12 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1720

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="12">
<![CDATA[
.split18:4 %xout_load = load i12 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="512">
<![CDATA[
.split18:5 %trunc_ln208 = trunc i512 %xout_load

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split18:6 %switch_ln31 = switch i4 %trunc_ln31, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch30:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch29:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch28:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch27:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch26:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch25:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch24:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch23:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch22:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch21:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch20:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch19:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch18:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch17:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch16:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch31:0 %store_ln31 = store i128 %trunc_ln208, i8 %data_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln31 = br void %.split18633

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split18633:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0 %j = phi i7 %add_ln35, void, i7 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1 %add_ln35 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
.preheader2:2 %zext_ln35 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:3 %zext_ln35_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4 %icmp_ln35 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6 %br_ln35 = br i1 %icmp_ln35, void %.split16, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1726

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:1 %mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="mean_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.split16:2 %br_ln38 = br void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln43 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i7 %add_ln38, void %.split14, i7 0, void %.split16

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16

]]></Node>
<StgValue><ssdm name="add_i3113"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln38 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln38 = icmp_eq  i7 %i_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln38 = br i1 %icmp_ln38, void %.split14, void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="7">
<![CDATA[
.split14:1 %trunc_ln691 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:3 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_6, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split14:4 %tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split14:5 %add_ln691_18 = add i8 %tmp_5, i8 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="8">
<![CDATA[
.split14:6 %zext_ln691_2 = zext i8 %add_ln691_18

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:7 %data_V_0_addr_4 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_0_addr_4"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:8 %data_V_1_addr_4 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_1_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:9 %data_V_2_addr_4 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_2_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:10 %data_V_3_addr_4 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_3_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:11 %data_V_4_addr_4 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_4_addr_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:12 %data_V_5_addr_4 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_5_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:13 %data_V_6_addr_4 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_6_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:14 %data_V_7_addr_4 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_7_addr_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:15 %data_V_8_addr_4 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_8_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:16 %data_V_9_addr_4 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_9_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:17 %data_V_10_addr_4 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_10_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:18 %data_V_11_addr_4 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_11_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:19 %data_V_12_addr_4 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_12_addr_4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:20 %data_V_13_addr_4 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_13_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:21 %data_V_14_addr_4 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_14_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:22 %data_V_15_addr_4 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="data_V_15_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="8">
<![CDATA[
.split14:23 %data_V_0_load_2 = load i8 %data_V_0_addr_4

]]></Node>
<StgValue><ssdm name="data_V_0_load_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="8">
<![CDATA[
.split14:24 %data_V_1_load_2 = load i8 %data_V_1_addr_4

]]></Node>
<StgValue><ssdm name="data_V_1_load_2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="8">
<![CDATA[
.split14:25 %data_V_2_load_2 = load i8 %data_V_2_addr_4

]]></Node>
<StgValue><ssdm name="data_V_2_load_2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="8">
<![CDATA[
.split14:26 %data_V_3_load_2 = load i8 %data_V_3_addr_4

]]></Node>
<StgValue><ssdm name="data_V_3_load_2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="8">
<![CDATA[
.split14:27 %data_V_4_load_2 = load i8 %data_V_4_addr_4

]]></Node>
<StgValue><ssdm name="data_V_4_load_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
.split14:28 %data_V_5_load_2 = load i8 %data_V_5_addr_4

]]></Node>
<StgValue><ssdm name="data_V_5_load_2"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="8">
<![CDATA[
.split14:29 %data_V_6_load_2 = load i8 %data_V_6_addr_4

]]></Node>
<StgValue><ssdm name="data_V_6_load_2"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="8">
<![CDATA[
.split14:30 %data_V_7_load_2 = load i8 %data_V_7_addr_4

]]></Node>
<StgValue><ssdm name="data_V_7_load_2"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="8">
<![CDATA[
.split14:31 %data_V_8_load_2 = load i8 %data_V_8_addr_4

]]></Node>
<StgValue><ssdm name="data_V_8_load_2"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="8">
<![CDATA[
.split14:32 %data_V_9_load_2 = load i8 %data_V_9_addr_4

]]></Node>
<StgValue><ssdm name="data_V_9_load_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="8">
<![CDATA[
.split14:33 %data_V_10_load_2 = load i8 %data_V_10_addr_4

]]></Node>
<StgValue><ssdm name="data_V_10_load_2"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="8">
<![CDATA[
.split14:34 %data_V_11_load_2 = load i8 %data_V_11_addr_4

]]></Node>
<StgValue><ssdm name="data_V_11_load_2"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="8">
<![CDATA[
.split14:35 %data_V_12_load_2 = load i8 %data_V_12_addr_4

]]></Node>
<StgValue><ssdm name="data_V_12_load_2"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="8">
<![CDATA[
.split14:36 %data_V_13_load_2 = load i8 %data_V_13_addr_4

]]></Node>
<StgValue><ssdm name="data_V_13_load_2"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="8">
<![CDATA[
.split14:37 %data_V_14_load_2 = load i8 %data_V_14_addr_4

]]></Node>
<StgValue><ssdm name="data_V_14_load_2"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="8">
<![CDATA[
.split14:38 %data_V_15_load_2 = load i8 %data_V_15_addr_4

]]></Node>
<StgValue><ssdm name="data_V_15_load_2"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="118" op_0_bw="118" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln3 = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="118" op_1_bw="6">
<![CDATA[
:1 %store_ln693 = store i118 %trunc_ln3, i6 %mean_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4">
<![CDATA[
.split14:2 %zext_ln691 = zext i4 %trunc_ln691

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="8">
<![CDATA[
.split14:23 %data_V_0_load_2 = load i8 %data_V_0_addr_4

]]></Node>
<StgValue><ssdm name="data_V_0_load_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="8">
<![CDATA[
.split14:24 %data_V_1_load_2 = load i8 %data_V_1_addr_4

]]></Node>
<StgValue><ssdm name="data_V_1_load_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="8">
<![CDATA[
.split14:25 %data_V_2_load_2 = load i8 %data_V_2_addr_4

]]></Node>
<StgValue><ssdm name="data_V_2_load_2"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="8">
<![CDATA[
.split14:26 %data_V_3_load_2 = load i8 %data_V_3_addr_4

]]></Node>
<StgValue><ssdm name="data_V_3_load_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="8">
<![CDATA[
.split14:27 %data_V_4_load_2 = load i8 %data_V_4_addr_4

]]></Node>
<StgValue><ssdm name="data_V_4_load_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
.split14:28 %data_V_5_load_2 = load i8 %data_V_5_addr_4

]]></Node>
<StgValue><ssdm name="data_V_5_load_2"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="8">
<![CDATA[
.split14:29 %data_V_6_load_2 = load i8 %data_V_6_addr_4

]]></Node>
<StgValue><ssdm name="data_V_6_load_2"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="8">
<![CDATA[
.split14:30 %data_V_7_load_2 = load i8 %data_V_7_addr_4

]]></Node>
<StgValue><ssdm name="data_V_7_load_2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="8">
<![CDATA[
.split14:31 %data_V_8_load_2 = load i8 %data_V_8_addr_4

]]></Node>
<StgValue><ssdm name="data_V_8_load_2"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="8">
<![CDATA[
.split14:32 %data_V_9_load_2 = load i8 %data_V_9_addr_4

]]></Node>
<StgValue><ssdm name="data_V_9_load_2"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="8">
<![CDATA[
.split14:33 %data_V_10_load_2 = load i8 %data_V_10_addr_4

]]></Node>
<StgValue><ssdm name="data_V_10_load_2"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="8">
<![CDATA[
.split14:34 %data_V_11_load_2 = load i8 %data_V_11_addr_4

]]></Node>
<StgValue><ssdm name="data_V_11_load_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="8">
<![CDATA[
.split14:35 %data_V_12_load_2 = load i8 %data_V_12_addr_4

]]></Node>
<StgValue><ssdm name="data_V_12_load_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="8">
<![CDATA[
.split14:36 %data_V_13_load_2 = load i8 %data_V_13_addr_4

]]></Node>
<StgValue><ssdm name="data_V_13_load_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="8">
<![CDATA[
.split14:37 %data_V_14_load_2 = load i8 %data_V_14_addr_4

]]></Node>
<StgValue><ssdm name="data_V_14_load_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="8">
<![CDATA[
.split14:38 %data_V_15_load_2 = load i8 %data_V_15_addr_4

]]></Node>
<StgValue><ssdm name="data_V_15_load_2"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="64">
<![CDATA[
.split14:39 %tmp_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i64, i128 %data_V_0_load_2, i128 %data_V_1_load_2, i128 %data_V_2_load_2, i128 %data_V_3_load_2, i128 %data_V_4_load_2, i128 %data_V_5_load_2, i128 %data_V_6_load_2, i128 %data_V_7_load_2, i128 %data_V_8_load_2, i128 %data_V_9_load_2, i128 %data_V_10_load_2, i128 %data_V_11_load_2, i128 %data_V_12_load_2, i128 %data_V_13_load_2, i128 %data_V_14_load_2, i128 %data_V_15_load_2, i64 %zext_ln691

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1687

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split14:40 %add_ln691 = add i128 %tmp_1, i128 %add_i3113

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.split14:41 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_5 = phi i7 %add_ln43, void, i7 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1 %add_ln43 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2 %icmp_ln43 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln43 = br i1 %icmp_ln43, void %.split12, void %.preheader31.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_256

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="7">
<![CDATA[
.split12:1 %trunc_ln692 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln692"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="4">
<![CDATA[
.split12:2 %zext_ln692 = zext i4 %trunc_ln692

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:3 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_5, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split12:4 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.split12:5 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:0 %br_ln50 = br void %.preheader31

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_6 = phi i7 %add_ln44, void %.split10594, i7 0, void %.split12

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln44 = add i7 %j_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln44 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="7">
<![CDATA[
:3 %zext_ln692_2 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln692_2"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln692 = add i8 %tmp_4, i8 %zext_ln692_2

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
:5 %zext_ln692_3 = zext i8 %add_ln692

]]></Node>
<StgValue><ssdm name="zext_ln692_3"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %data_V_0_addr_1 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_0_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_1_addr_1 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_1_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %data_V_2_addr_1 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_2_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %data_V_3_addr_1 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_3_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %data_V_4_addr_1 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_4_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %data_V_5_addr_1 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_5_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %data_V_6_addr_1 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_6_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_V_7_addr_1 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_7_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_V_8_addr_1 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_8_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_V_9_addr_1 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_9_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_V_10_addr_1 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_10_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %data_V_11_addr_1 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_11_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %data_V_12_addr_1 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_12_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %data_V_13_addr_1 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_13_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %data_V_14_addr_1 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_14_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %data_V_15_addr_1 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln692_3

]]></Node>
<StgValue><ssdm name="data_V_15_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22 %icmp_ln44 = icmp_eq  i7 %j_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:23 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24 %br_ln44 = br i1 %icmp_ln44, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="8">
<![CDATA[
.split10:4 %data_V_0_load_3 = load i8 %data_V_0_addr_1

]]></Node>
<StgValue><ssdm name="data_V_0_load_3"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="8">
<![CDATA[
.split10:5 %data_V_1_load_3 = load i8 %data_V_1_addr_1

]]></Node>
<StgValue><ssdm name="data_V_1_load_3"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="8">
<![CDATA[
.split10:6 %data_V_2_load_3 = load i8 %data_V_2_addr_1

]]></Node>
<StgValue><ssdm name="data_V_2_load_3"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="8">
<![CDATA[
.split10:7 %data_V_3_load_3 = load i8 %data_V_3_addr_1

]]></Node>
<StgValue><ssdm name="data_V_3_load_3"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="8">
<![CDATA[
.split10:8 %data_V_4_load_3 = load i8 %data_V_4_addr_1

]]></Node>
<StgValue><ssdm name="data_V_4_load_3"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="8">
<![CDATA[
.split10:9 %data_V_5_load_3 = load i8 %data_V_5_addr_1

]]></Node>
<StgValue><ssdm name="data_V_5_load_3"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="8">
<![CDATA[
.split10:10 %data_V_6_load_3 = load i8 %data_V_6_addr_1

]]></Node>
<StgValue><ssdm name="data_V_6_load_3"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="8">
<![CDATA[
.split10:11 %data_V_7_load_3 = load i8 %data_V_7_addr_1

]]></Node>
<StgValue><ssdm name="data_V_7_load_3"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="8">
<![CDATA[
.split10:12 %data_V_8_load_3 = load i8 %data_V_8_addr_1

]]></Node>
<StgValue><ssdm name="data_V_8_load_3"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="8">
<![CDATA[
.split10:13 %data_V_9_load_3 = load i8 %data_V_9_addr_1

]]></Node>
<StgValue><ssdm name="data_V_9_load_3"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="8">
<![CDATA[
.split10:14 %data_V_10_load_3 = load i8 %data_V_10_addr_1

]]></Node>
<StgValue><ssdm name="data_V_10_load_3"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="8">
<![CDATA[
.split10:15 %data_V_11_load_3 = load i8 %data_V_11_addr_1

]]></Node>
<StgValue><ssdm name="data_V_11_load_3"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="8">
<![CDATA[
.split10:16 %data_V_12_load_3 = load i8 %data_V_12_addr_1

]]></Node>
<StgValue><ssdm name="data_V_12_load_3"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="128" op_0_bw="8">
<![CDATA[
.split10:17 %data_V_13_load_3 = load i8 %data_V_13_addr_1

]]></Node>
<StgValue><ssdm name="data_V_13_load_3"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="8">
<![CDATA[
.split10:18 %data_V_14_load_3 = load i8 %data_V_14_addr_1

]]></Node>
<StgValue><ssdm name="data_V_14_load_3"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8">
<![CDATA[
.split10:19 %data_V_15_load_3 = load i8 %data_V_15_addr_1

]]></Node>
<StgValue><ssdm name="data_V_15_load_3"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %mean_V_addr_2 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="mean_V_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="8">
<![CDATA[
.split10:4 %data_V_0_load_3 = load i8 %data_V_0_addr_1

]]></Node>
<StgValue><ssdm name="data_V_0_load_3"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="8">
<![CDATA[
.split10:5 %data_V_1_load_3 = load i8 %data_V_1_addr_1

]]></Node>
<StgValue><ssdm name="data_V_1_load_3"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="8">
<![CDATA[
.split10:6 %data_V_2_load_3 = load i8 %data_V_2_addr_1

]]></Node>
<StgValue><ssdm name="data_V_2_load_3"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="8">
<![CDATA[
.split10:7 %data_V_3_load_3 = load i8 %data_V_3_addr_1

]]></Node>
<StgValue><ssdm name="data_V_3_load_3"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="8">
<![CDATA[
.split10:8 %data_V_4_load_3 = load i8 %data_V_4_addr_1

]]></Node>
<StgValue><ssdm name="data_V_4_load_3"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="8">
<![CDATA[
.split10:9 %data_V_5_load_3 = load i8 %data_V_5_addr_1

]]></Node>
<StgValue><ssdm name="data_V_5_load_3"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="8">
<![CDATA[
.split10:10 %data_V_6_load_3 = load i8 %data_V_6_addr_1

]]></Node>
<StgValue><ssdm name="data_V_6_load_3"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="8">
<![CDATA[
.split10:11 %data_V_7_load_3 = load i8 %data_V_7_addr_1

]]></Node>
<StgValue><ssdm name="data_V_7_load_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="8">
<![CDATA[
.split10:12 %data_V_8_load_3 = load i8 %data_V_8_addr_1

]]></Node>
<StgValue><ssdm name="data_V_8_load_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="8">
<![CDATA[
.split10:13 %data_V_9_load_3 = load i8 %data_V_9_addr_1

]]></Node>
<StgValue><ssdm name="data_V_9_load_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="8">
<![CDATA[
.split10:14 %data_V_10_load_3 = load i8 %data_V_10_addr_1

]]></Node>
<StgValue><ssdm name="data_V_10_load_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="8">
<![CDATA[
.split10:15 %data_V_11_load_3 = load i8 %data_V_11_addr_1

]]></Node>
<StgValue><ssdm name="data_V_11_load_3"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="8">
<![CDATA[
.split10:16 %data_V_12_load_3 = load i8 %data_V_12_addr_1

]]></Node>
<StgValue><ssdm name="data_V_12_load_3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="128" op_0_bw="8">
<![CDATA[
.split10:17 %data_V_13_load_3 = load i8 %data_V_13_addr_1

]]></Node>
<StgValue><ssdm name="data_V_13_load_3"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="8">
<![CDATA[
.split10:18 %data_V_14_load_3 = load i8 %data_V_14_addr_1

]]></Node>
<StgValue><ssdm name="data_V_14_load_3"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8">
<![CDATA[
.split10:19 %data_V_15_load_3 = load i8 %data_V_15_addr_1

]]></Node>
<StgValue><ssdm name="data_V_15_load_3"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="64">
<![CDATA[
.split10:20 %tmp_2 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i64, i128 %data_V_0_load_3, i128 %data_V_1_load_3, i128 %data_V_2_load_3, i128 %data_V_3_load_3, i128 %data_V_4_load_3, i128 %data_V_5_load_3, i128 %data_V_6_load_3, i128 %data_V_7_load_3, i128 %data_V_8_load_3, i128 %data_V_9_load_3, i128 %data_V_10_load_3, i128 %data_V_11_load_3, i128 %data_V_12_load_3, i128 %data_V_13_load_3, i128 %data_V_14_load_3, i128 %data_V_15_load_3, i64 %zext_ln692

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1194

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="118">
<![CDATA[
.split10:3 %mean_V_load_cast = zext i118 %mean_V_load

]]></Node>
<StgValue><ssdm name="mean_V_load_cast"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split10:21 %sub_ln692 = sub i128 %tmp_2, i128 %mean_V_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split10:22 %switch_ln692 = switch i4 %trunc_ln692, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln692"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="294" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln692 = store i128 %sub_ln692, i8 %data_V_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln692" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln692 = br void %.split10594

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split10594:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader31:0 %i_7 = phi i7 %add_ln47, void, i7 0, void %.preheader31.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader31:1 %add_ln47 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
.preheader31:2 %zext_ln50 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="7">
<![CDATA[
.preheader31:3 %zext_ln50_1 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="7">
<![CDATA[
.preheader31:4 %trunc_ln50 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader31:5 %tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader31:6 %icmp_ln47 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:8 %br_ln47 = br i1 %icmp_ln47, void %.split8, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1167

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.split8:1 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln208 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_7 = phi i7 %add_ln48, void, i7 0, void %.split8

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln48 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="7">
<![CDATA[
:2 %zext_ln50_2 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="7">
<![CDATA[
:3 %zext_ln50_3 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln50_3"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln50 = add i12 %tmp_16_cast, i12 %zext_ln50_3

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln50_4 = zext i12 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="cov_V_addr"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="7">
<![CDATA[
:7 %trunc_ln54 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:8 %tmp_18_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln54, i6 0

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9 %add_ln54 = add i12 %tmp_18_cast, i12 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="12">
<![CDATA[
:10 %zext_ln54 = zext i12 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %cov_V_addr_4 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="cov_V_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12 %icmp_ln48 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:13 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln48 = br i1 %icmp_ln48, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1725

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.split6:1 %br_ln51 = br void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k = phi i7 %add_ln51, void %.split4, i7 0, void %.split6

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %conv3_i21_1512 = phi i128 %add_ln691_17, void %.split4, i128 0, void %.split6

]]></Node>
<StgValue><ssdm name="conv3_i21_1512"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln51 = br i1 %tmp, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:0 %add_ln51 = add i7 %k, i7 16

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:2 %lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %k, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split4:3 %tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:4 %add_ln215 = add i8 %tmp_6, i8 %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="8">
<![CDATA[
.split4:5 %zext_ln215 = zext i8 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %data_V_0_addr_2 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_0_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:7 %add_ln215_2 = add i8 %tmp_6, i8 %zext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="8">
<![CDATA[
.split4:8 %zext_ln215_2 = zext i8 %add_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:9 %data_V_0_addr_3 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_0_addr_3"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %data_V_1_addr_2 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_1_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %data_V_1_addr_3 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_1_addr_3"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %data_V_2_addr_2 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_2_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:13 %data_V_2_addr_3 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_2_addr_3"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:14 %data_V_3_addr_2 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_3_addr_2"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %data_V_3_addr_3 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_3_addr_3"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:20 %data_V_6_addr_2 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_6_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %data_V_6_addr_3 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_6_addr_3"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %data_V_7_addr_2 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_7_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:23 %data_V_7_addr_3 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_7_addr_3"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:24 %data_V_8_addr_2 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_8_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %data_V_8_addr_3 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_8_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %data_V_9_addr_2 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_9_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %data_V_9_addr_3 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_9_addr_3"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:28 %data_V_10_addr_2 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_10_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %data_V_10_addr_3 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_10_addr_3"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:30 %data_V_11_addr_2 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_11_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %data_V_11_addr_3 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_11_addr_3"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:36 %data_V_14_addr_2 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_14_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %data_V_14_addr_3 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_14_addr_3"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:38 %data_V_15_addr_2 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_15_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %data_V_15_addr_3 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_15_addr_3"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="8">
<![CDATA[
.split4:40 %data_V_0_load = load i8 %data_V_0_addr_2

]]></Node>
<StgValue><ssdm name="data_V_0_load"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="128" op_0_bw="8">
<![CDATA[
.split4:41 %data_V_0_load_1 = load i8 %data_V_0_addr_3

]]></Node>
<StgValue><ssdm name="data_V_0_load_1"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="128" op_0_bw="8">
<![CDATA[
.split4:43 %data_V_1_load = load i8 %data_V_1_addr_2

]]></Node>
<StgValue><ssdm name="data_V_1_load"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
.split4:44 %data_V_1_load_1 = load i8 %data_V_1_addr_3

]]></Node>
<StgValue><ssdm name="data_V_1_load_1"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="128" op_0_bw="8">
<![CDATA[
.split4:46 %data_V_2_load = load i8 %data_V_2_addr_2

]]></Node>
<StgValue><ssdm name="data_V_2_load"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="128" op_0_bw="8">
<![CDATA[
.split4:47 %data_V_2_load_1 = load i8 %data_V_2_addr_3

]]></Node>
<StgValue><ssdm name="data_V_2_load_1"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="8">
<![CDATA[
.split4:49 %data_V_3_load = load i8 %data_V_3_addr_2

]]></Node>
<StgValue><ssdm name="data_V_3_load"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
.split4:50 %data_V_3_load_1 = load i8 %data_V_3_addr_3

]]></Node>
<StgValue><ssdm name="data_V_3_load_1"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="128" op_0_bw="8">
<![CDATA[
.split4:58 %data_V_6_load = load i8 %data_V_6_addr_2

]]></Node>
<StgValue><ssdm name="data_V_6_load"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="128" op_0_bw="8">
<![CDATA[
.split4:59 %data_V_6_load_1 = load i8 %data_V_6_addr_3

]]></Node>
<StgValue><ssdm name="data_V_6_load_1"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="128" op_0_bw="8">
<![CDATA[
.split4:61 %data_V_7_load = load i8 %data_V_7_addr_2

]]></Node>
<StgValue><ssdm name="data_V_7_load"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="8">
<![CDATA[
.split4:62 %data_V_7_load_1 = load i8 %data_V_7_addr_3

]]></Node>
<StgValue><ssdm name="data_V_7_load_1"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="8">
<![CDATA[
.split4:64 %data_V_8_load = load i8 %data_V_8_addr_2

]]></Node>
<StgValue><ssdm name="data_V_8_load"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="128" op_0_bw="8">
<![CDATA[
.split4:65 %data_V_8_load_1 = load i8 %data_V_8_addr_3

]]></Node>
<StgValue><ssdm name="data_V_8_load_1"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="128" op_0_bw="8">
<![CDATA[
.split4:67 %data_V_9_load = load i8 %data_V_9_addr_2

]]></Node>
<StgValue><ssdm name="data_V_9_load"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="8">
<![CDATA[
.split4:68 %data_V_9_load_1 = load i8 %data_V_9_addr_3

]]></Node>
<StgValue><ssdm name="data_V_9_load_1"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="8">
<![CDATA[
.split4:70 %data_V_10_load = load i8 %data_V_10_addr_2

]]></Node>
<StgValue><ssdm name="data_V_10_load"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="128" op_0_bw="8">
<![CDATA[
.split4:71 %data_V_10_load_1 = load i8 %data_V_10_addr_3

]]></Node>
<StgValue><ssdm name="data_V_10_load_1"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="8">
<![CDATA[
.split4:73 %data_V_11_load = load i8 %data_V_11_addr_2

]]></Node>
<StgValue><ssdm name="data_V_11_load"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="8">
<![CDATA[
.split4:74 %data_V_11_load_1 = load i8 %data_V_11_addr_3

]]></Node>
<StgValue><ssdm name="data_V_11_load_1"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="8">
<![CDATA[
.split4:82 %data_V_14_load = load i8 %data_V_14_addr_2

]]></Node>
<StgValue><ssdm name="data_V_14_load"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="128" op_0_bw="8">
<![CDATA[
.split4:83 %data_V_14_load_1 = load i8 %data_V_14_addr_3

]]></Node>
<StgValue><ssdm name="data_V_14_load_1"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8">
<![CDATA[
.split4:85 %data_V_15_load = load i8 %data_V_15_addr_2

]]></Node>
<StgValue><ssdm name="data_V_15_load"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="128" op_0_bw="8">
<![CDATA[
.split4:86 %data_V_15_load_1 = load i8 %data_V_15_addr_3

]]></Node>
<StgValue><ssdm name="data_V_15_load_1"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="257" op_0_bw="128">
<![CDATA[
:0 %zext_ln693 = zext i128 %conv3_i21_1512

]]></Node>
<StgValue><ssdm name="zext_ln693"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:16 %data_V_4_addr_2 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_4_addr_2"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %data_V_4_addr_3 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_4_addr_3"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %data_V_5_addr_2 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_5_addr_2"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %data_V_5_addr_3 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_5_addr_3"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:32 %data_V_12_addr_2 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_12_addr_2"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %data_V_12_addr_3 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_12_addr_3"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:34 %data_V_13_addr_2 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_13_addr_2"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %data_V_13_addr_3 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_13_addr_3"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="8">
<![CDATA[
.split4:40 %data_V_0_load = load i8 %data_V_0_addr_2

]]></Node>
<StgValue><ssdm name="data_V_0_load"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="128" op_0_bw="8">
<![CDATA[
.split4:41 %data_V_0_load_1 = load i8 %data_V_0_addr_3

]]></Node>
<StgValue><ssdm name="data_V_0_load_1"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="128" op_0_bw="8">
<![CDATA[
.split4:43 %data_V_1_load = load i8 %data_V_1_addr_2

]]></Node>
<StgValue><ssdm name="data_V_1_load"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
.split4:44 %data_V_1_load_1 = load i8 %data_V_1_addr_3

]]></Node>
<StgValue><ssdm name="data_V_1_load_1"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="128" op_0_bw="8">
<![CDATA[
.split4:46 %data_V_2_load = load i8 %data_V_2_addr_2

]]></Node>
<StgValue><ssdm name="data_V_2_load"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="128" op_0_bw="8">
<![CDATA[
.split4:47 %data_V_2_load_1 = load i8 %data_V_2_addr_3

]]></Node>
<StgValue><ssdm name="data_V_2_load_1"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="8">
<![CDATA[
.split4:49 %data_V_3_load = load i8 %data_V_3_addr_2

]]></Node>
<StgValue><ssdm name="data_V_3_load"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
.split4:50 %data_V_3_load_1 = load i8 %data_V_3_addr_3

]]></Node>
<StgValue><ssdm name="data_V_3_load_1"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="8">
<![CDATA[
.split4:52 %data_V_4_load = load i8 %data_V_4_addr_2

]]></Node>
<StgValue><ssdm name="data_V_4_load"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="128" op_0_bw="8">
<![CDATA[
.split4:53 %data_V_4_load_1 = load i8 %data_V_4_addr_3

]]></Node>
<StgValue><ssdm name="data_V_4_load_1"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="128" op_0_bw="8">
<![CDATA[
.split4:55 %data_V_5_load = load i8 %data_V_5_addr_2

]]></Node>
<StgValue><ssdm name="data_V_5_load"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="128" op_0_bw="8">
<![CDATA[
.split4:56 %data_V_5_load_1 = load i8 %data_V_5_addr_3

]]></Node>
<StgValue><ssdm name="data_V_5_load_1"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="128" op_0_bw="8">
<![CDATA[
.split4:58 %data_V_6_load = load i8 %data_V_6_addr_2

]]></Node>
<StgValue><ssdm name="data_V_6_load"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="128" op_0_bw="8">
<![CDATA[
.split4:59 %data_V_6_load_1 = load i8 %data_V_6_addr_3

]]></Node>
<StgValue><ssdm name="data_V_6_load_1"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="128" op_0_bw="8">
<![CDATA[
.split4:61 %data_V_7_load = load i8 %data_V_7_addr_2

]]></Node>
<StgValue><ssdm name="data_V_7_load"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="8">
<![CDATA[
.split4:62 %data_V_7_load_1 = load i8 %data_V_7_addr_3

]]></Node>
<StgValue><ssdm name="data_V_7_load_1"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="8">
<![CDATA[
.split4:64 %data_V_8_load = load i8 %data_V_8_addr_2

]]></Node>
<StgValue><ssdm name="data_V_8_load"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="128" op_0_bw="8">
<![CDATA[
.split4:65 %data_V_8_load_1 = load i8 %data_V_8_addr_3

]]></Node>
<StgValue><ssdm name="data_V_8_load_1"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="128" op_0_bw="8">
<![CDATA[
.split4:67 %data_V_9_load = load i8 %data_V_9_addr_2

]]></Node>
<StgValue><ssdm name="data_V_9_load"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="8">
<![CDATA[
.split4:68 %data_V_9_load_1 = load i8 %data_V_9_addr_3

]]></Node>
<StgValue><ssdm name="data_V_9_load_1"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="8">
<![CDATA[
.split4:70 %data_V_10_load = load i8 %data_V_10_addr_2

]]></Node>
<StgValue><ssdm name="data_V_10_load"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="128" op_0_bw="8">
<![CDATA[
.split4:71 %data_V_10_load_1 = load i8 %data_V_10_addr_3

]]></Node>
<StgValue><ssdm name="data_V_10_load_1"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="8">
<![CDATA[
.split4:73 %data_V_11_load = load i8 %data_V_11_addr_2

]]></Node>
<StgValue><ssdm name="data_V_11_load"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="8">
<![CDATA[
.split4:74 %data_V_11_load_1 = load i8 %data_V_11_addr_3

]]></Node>
<StgValue><ssdm name="data_V_11_load_1"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="8">
<![CDATA[
.split4:76 %data_V_12_load = load i8 %data_V_12_addr_2

]]></Node>
<StgValue><ssdm name="data_V_12_load"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="8">
<![CDATA[
.split4:77 %data_V_12_load_1 = load i8 %data_V_12_addr_3

]]></Node>
<StgValue><ssdm name="data_V_12_load_1"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="8">
<![CDATA[
.split4:79 %data_V_13_load = load i8 %data_V_13_addr_2

]]></Node>
<StgValue><ssdm name="data_V_13_load"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="128" op_0_bw="8">
<![CDATA[
.split4:80 %data_V_13_load_1 = load i8 %data_V_13_addr_3

]]></Node>
<StgValue><ssdm name="data_V_13_load_1"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="8">
<![CDATA[
.split4:82 %data_V_14_load = load i8 %data_V_14_addr_2

]]></Node>
<StgValue><ssdm name="data_V_14_load"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="128" op_0_bw="8">
<![CDATA[
.split4:83 %data_V_14_load_1 = load i8 %data_V_14_addr_3

]]></Node>
<StgValue><ssdm name="data_V_14_load_1"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8">
<![CDATA[
.split4:85 %data_V_15_load = load i8 %data_V_15_addr_2

]]></Node>
<StgValue><ssdm name="data_V_15_load"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="128" op_0_bw="8">
<![CDATA[
.split4:86 %data_V_15_load_1 = load i8 %data_V_15_addr_3

]]></Node>
<StgValue><ssdm name="data_V_15_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="459" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:42 %mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:45 %mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_1"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:48 %mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_2"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:51 %mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_3"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="8">
<![CDATA[
.split4:52 %data_V_4_load = load i8 %data_V_4_addr_2

]]></Node>
<StgValue><ssdm name="data_V_4_load"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="128" op_0_bw="8">
<![CDATA[
.split4:53 %data_V_4_load_1 = load i8 %data_V_4_addr_3

]]></Node>
<StgValue><ssdm name="data_V_4_load_1"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="128" op_0_bw="8">
<![CDATA[
.split4:55 %data_V_5_load = load i8 %data_V_5_addr_2

]]></Node>
<StgValue><ssdm name="data_V_5_load"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="128" op_0_bw="8">
<![CDATA[
.split4:56 %data_V_5_load_1 = load i8 %data_V_5_addr_3

]]></Node>
<StgValue><ssdm name="data_V_5_load_1"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:60 %mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_6"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:63 %mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_7"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:66 %mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_8"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:69 %mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_9"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:72 %mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_10"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:75 %mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_11"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="8">
<![CDATA[
.split4:76 %data_V_12_load = load i8 %data_V_12_addr_2

]]></Node>
<StgValue><ssdm name="data_V_12_load"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="8">
<![CDATA[
.split4:77 %data_V_12_load_1 = load i8 %data_V_12_addr_3

]]></Node>
<StgValue><ssdm name="data_V_12_load_1"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="8">
<![CDATA[
.split4:79 %data_V_13_load = load i8 %data_V_13_addr_2

]]></Node>
<StgValue><ssdm name="data_V_13_load"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="128" op_0_bw="8">
<![CDATA[
.split4:80 %data_V_13_load_1 = load i8 %data_V_13_addr_3

]]></Node>
<StgValue><ssdm name="data_V_13_load_1"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:84 %mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_14"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:87 %mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="479" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:42 %mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:45 %mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_1"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:48 %mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_2"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:51 %mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_3"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:54 %mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_4"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:57 %mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_5"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:60 %mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_6"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:63 %mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_7"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:66 %mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_8"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:69 %mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_9"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:72 %mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_10"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:75 %mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_11"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:78 %mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_12"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:81 %mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_13"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:84 %mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_14"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:87 %mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="495" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:42 %mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:45 %mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_1"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:48 %mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_2"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:51 %mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_3"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:54 %mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_4"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:57 %mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_5"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:60 %mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_6"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:63 %mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_7"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:66 %mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_8"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:69 %mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_9"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:72 %mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_10"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:75 %mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_11"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:78 %mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_12"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:81 %mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_13"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:84 %mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_14"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:87 %mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="511" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:42 %mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:45 %mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_1"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:48 %mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_2"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:51 %mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_3"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:54 %mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_4"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:57 %mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_5"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:60 %mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_6"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:63 %mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_7"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:66 %mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_8"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:69 %mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_9"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:72 %mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_10"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:75 %mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_11"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:78 %mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_12"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:81 %mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_13"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:84 %mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_14"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:87 %mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="527" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:42 %mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:45 %mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_1"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:48 %mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_2"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:51 %mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_3"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:54 %mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_4"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:57 %mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_5"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:60 %mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_6"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:63 %mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_7"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:66 %mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_8"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:69 %mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_9"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:72 %mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_10"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:75 %mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_11"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:78 %mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_12"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:81 %mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_13"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:84 %mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_14"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:87 %mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="543" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:54 %mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_4"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:57 %mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_5"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:78 %mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_12"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:81 %mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_13"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:88 %add_ln691_2 = add i128 %mul_ln691, i128 %mul_ln691_1

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:89 %add_ln691_3 = add i128 %mul_ln691_2, i128 %mul_ln691_3

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:92 %add_ln691_6 = add i128 %mul_ln691_6, i128 %mul_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:95 %add_ln691_9 = add i128 %mul_ln691_8, i128 %mul_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:96 %add_ln691_10 = add i128 %mul_ln691_10, i128 %mul_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:99 %add_ln691_13 = add i128 %mul_ln691_14, i128 %mul_ln691_15

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="553" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:90 %add_ln691_4 = add i128 %add_ln691_3, i128 %add_ln691_2

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:91 %add_ln691_5 = add i128 %mul_ln691_4, i128 %mul_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:93 %add_ln691_7 = add i128 %add_ln691_6, i128 %add_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:94 %add_ln691_8 = add i128 %add_ln691_7, i128 %add_ln691_4

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:97 %add_ln691_11 = add i128 %add_ln691_10, i128 %add_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:98 %add_ln691_12 = add i128 %mul_ln691_12, i128 %mul_ln691_13

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:100 %add_ln691_14 = add i128 %add_ln691_13, i128 %add_ln691_12

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:101 %add_ln691_15 = add i128 %add_ln691_14, i128 %add_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1648

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:102 %add_ln691_16 = add i128 %add_ln691_15, i128 %add_ln691_8

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:103 %add_ln691_17 = add i128 %conv3_i21_1512, i128 %add_ln691_16

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
.split4:104 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="565" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="566" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="567" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="568" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="119" op_0_bw="119" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln693_2 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256

]]></Node>
<StgValue><ssdm name="trunc_ln693_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="570" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
:3 %store_ln693 = store i119 %trunc_ln693_2, i12 %cov_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="571" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="119" op_1_bw="12" op_2_bw="0">
<![CDATA[
:4 %store_ln54 = store i119 %trunc_ln693_2, i12 %cov_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="572" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="573" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i7 %add_ln57, void, i7 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="574" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1 %add_ln57 = add i7 %i_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="7">
<![CDATA[
.preheader:2 %trunc_ln208_1 = trunc i7 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln208_1"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:3 %tmp_17_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4 %icmp_ln57 = icmp_eq  i7 %i_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="578" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln57 = br i1 %icmp_ln57, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="580" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln58 = br void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="582" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0">
<![CDATA[
:0 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_8 = phi i7 %add_ln58, void %.split, i7 0, void %.split2

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="584" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln58 = add i7 %j_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln208_2 = zext i7 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="586" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln208_1 = add i12 %tmp_17_cast, i12 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="add_ln208_1"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln208_3 = zext i12 %add_ln208_1

]]></Node>
<StgValue><ssdm name="zext_ln208_3"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cov_V_addr_3 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_3

]]></Node>
<StgValue><ssdm name="cov_V_addr_3"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln58 = icmp_eq  i7 %j_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln58 = br i1 %icmp_ln58, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_3

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>

<operation id="593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="594" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_3

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_3

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
.split:3 %store_ln59 = store i119 %cov_V_load, i12 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
