{"vcs1":{"timestamp_begin":1684241781.715230278, "rt":1.29, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684241783.093087552, "rt":1.26, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684241784.424544005, "rt":0.44, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684241781.095620152}
{"VCS_COMP_START_TIME": 1684241781.095620152}
{"VCS_COMP_END_TIME": 1684241786.437164314}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330864}}
{"stitch_vcselab": {"peak_mem": 211884}}
