{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# Part III – Prompt-Engineering Extension (Parameterization)\n",
        "\n",
        "## Extension Overview\n",
        "This notebook implements a **parameterization extension** of the tutorial `sequence_detector` example from `ChipChat.ipynb`.  \n",
        "The original fixed-length sequence detector was refactored into a **configurable, synthesizable RTL module** that supports variable pattern length, pattern value, and enable-gated operation.\n",
        "\n",
        "**Extension type chosen:** Parameterization  \n",
        "**Base tutorial example:** `sequence_detector` (FSM / sequential logic)"
      ],
      "metadata": {
        "id": "FDK985oRDqIT"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "#1) Install tools (iverilog)"
      ],
      "metadata": {
        "id": "X-drKowyBZAb"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!apt-get update -y\n",
        "!apt-get install -y iverilog"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "oIJm7wvxBYB7",
        "outputId": "fa3c0285-8934-4a7a-fcd2-bbb0c9ebe384"
      },
      "execution_count": 23,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Hit:1 https://cli.github.com/packages stable InRelease\n",
            "Hit:2 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease\n",
            "Hit:3 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Hit:4 http://archive.ubuntu.com/ubuntu jammy-updates InRelease\n",
            "Hit:5 https://r2u.stat.illinois.edu/ubuntu jammy InRelease\n",
            "Hit:6 http://archive.ubuntu.com/ubuntu jammy-backports InRelease\n",
            "Hit:7 http://security.ubuntu.com/ubuntu jammy-security InRelease\n",
            "Hit:8 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease\n",
            "Hit:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 53 not upgraded.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Extension summary + prompt decisions\n",
        "- Base tutorial example: sequence_detector\n",
        "- Extension type: Parameterization (plus enable-gating)"
      ],
      "metadata": {
        "id": "AM0OjYVhDLs0"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "\n",
        "\n",
        "Key prompt decisions and impact on RTL\n",
        "\n",
        "1. Parameterize pattern length + bits (PAT_LEN, PATTERN, MAX_LEN) → implemented as a shift-register history and a masked compare, keeping the design synthesizable without dynamic arrays.\n",
        "\n",
        "2. Define match timing as a 1-cycle pulse on the same cycle the last bit arrives → match is computed from the “next history” ({history[..], din}) to avoid a 1-cycle lag.\n",
        "\n",
        "3. Add enable behavior → when enable=0, history holds and match=0, simplifying integration into larger systems and making behavior deterministic in the TB.\n",
        "\n",
        "4. Verification decision: instantiate two parameter sets (4-bit and 6-bit patterns) in one TB and compare against a reference model → demonstrates parameterization works across configs, not just one case."
      ],
      "metadata": {
        "id": "HS2hMcnZDPYf"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "This is synthesizable RTL: single always block, no delays, no non-synth constructs in the DUT."
      ],
      "metadata": {
        "id": "4_ptbweEDfqG"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Write seq_detector_param.v using Python"
      ],
      "metadata": {
        "id": "1O0baN0sCdLK"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_rtl = r\"\"\"\n",
        "`timescale 1ns/1ps\n",
        "\n",
        "// Parameterized sequence detector (synthesizable).\n",
        "// Detects when the last PAT_LEN serial input bits equal PATTERN[ PAT_LEN-1 : 0 ].\n",
        "// - enable: when 0, holds internal history (no shifting) and match output stays 0.\n",
        "// - match: 1-cycle pulse when pattern is present after shifting in current bit.\n",
        "module seq_detector_param #(\n",
        "    parameter integer PAT_LEN = 4,           // pattern length (1..MAX_LEN)\n",
        "    parameter integer MAX_LEN = 32,          // maximum supported pattern length\n",
        "    parameter [MAX_LEN-1:0] PATTERN = {MAX_LEN{1'b0}}  // pattern bits in LSBs\n",
        ")(\n",
        "    input  wire clk,\n",
        "    input  wire rst_n,     // active-low reset\n",
        "    input  wire enable,\n",
        "    input  wire din,       // serial input bit\n",
        "    output reg  match\n",
        ");\n",
        "\n",
        "    reg [MAX_LEN-1:0] history;\n",
        "\n",
        "    // Mask with LSB = 1 for PAT_LEN bits\n",
        "    wire [MAX_LEN-1:0] mask = ({MAX_LEN{1'b1}} >> (MAX_LEN - PAT_LEN));\n",
        "\n",
        "    always @(posedge clk or negedge rst_n) begin\n",
        "        if (!rst_n) begin\n",
        "            history <= {MAX_LEN{1'b0}};\n",
        "            match   <= 1'b0;\n",
        "        end else if (enable) begin\n",
        "            // shift in din into LSB side\n",
        "            history <= {history[MAX_LEN-2:0], din};\n",
        "\n",
        "            // compute match based on updated history (after shift)\n",
        "            match <= ((({history[MAX_LEN-2:0], din}) & mask) == (PATTERN & mask));\n",
        "        end else begin\n",
        "            // hold history, force match low\n",
        "            history <= history;\n",
        "            match   <= 1'b0;\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\"\n",
        "\n",
        "with open(\"seq_detector_param.v\", \"w\") as f:\n",
        "    f.write(verilog_rtl)\n",
        "\n",
        "print(\"Wrote seq_detector_param.v\")\n",
        "!head -n 15 seq_detector_param.v\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "vcmSQu3uCJvD",
        "outputId": "f245b5b0-34fa-4970-f1d5-8f42d822e2db"
      },
      "execution_count": 24,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Wrote seq_detector_param.v\n",
            "\n",
            "`timescale 1ns/1ps\n",
            "\n",
            "// Parameterized sequence detector (synthesizable).\n",
            "// Detects when the last PAT_LEN serial input bits equal PATTERN[ PAT_LEN-1 : 0 ].\n",
            "// - enable: when 0, holds internal history (no shifting) and match output stays 0.\n",
            "// - match: 1-cycle pulse when pattern is present after shifting in current bit.\n",
            "module seq_detector_param #(\n",
            "    parameter integer PAT_LEN = 4,           // pattern length (1..MAX_LEN)\n",
            "    parameter integer MAX_LEN = 32,          // maximum supported pattern length\n",
            "    parameter [MAX_LEN-1:0] PATTERN = {MAX_LEN{1'b0}}  // pattern bits in LSBs\n",
            ")(\n",
            "    input  wire clk,\n",
            "    input  wire rst_n,     // active-low reset\n",
            "    input  wire enable,\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Write tb_seq_detector_param.v using Python"
      ],
      "metadata": {
        "id": "NGo4YEgQCggM"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "tb = r\"\"\"\n",
        "`timescale 1ns/1ps\n",
        "\n",
        "module tb_seq_detector_param;\n",
        "\n",
        "    reg clk = 0;\n",
        "    always #5 clk = ~clk;\n",
        "\n",
        "    reg rst_n  = 0;\n",
        "    reg enable = 0;\n",
        "    reg din    = 0;\n",
        "\n",
        "    wire match4;\n",
        "    wire match6;\n",
        "\n",
        "    localparam integer MAX_LEN = 32;\n",
        "\n",
        "    // PAT_LEN=4, pattern=4'b1011 in LSBs\n",
        "    seq_detector_param #(\n",
        "        .PAT_LEN(4),\n",
        "        .MAX_LEN(MAX_LEN),\n",
        "        .PATTERN(32'b0000_0000_0000_0000_0000_0000_0000_1011)\n",
        "    ) dut4 (\n",
        "        .clk(clk), .rst_n(rst_n), .enable(enable), .din(din), .match(match4)\n",
        "    );\n",
        "\n",
        "    // PAT_LEN=6, pattern=6'b110101 in LSBs\n",
        "    seq_detector_param #(\n",
        "        .PAT_LEN(6),\n",
        "        .MAX_LEN(MAX_LEN),\n",
        "        .PATTERN(32'b0000_0000_0000_0000_0000_0000_0011_0101)\n",
        "    ) dut6 (\n",
        "        .clk(clk), .rst_n(rst_n), .enable(enable), .din(din), .match(match6)\n",
        "    );\n",
        "\n",
        "    reg [MAX_LEN-1:0] ref_hist;\n",
        "    reg ref_match4, ref_match6;\n",
        "\n",
        "    function [MAX_LEN-1:0] mask_len(input integer L);\n",
        "        begin\n",
        "            mask_len = ({MAX_LEN{1'b1}} >> (MAX_LEN - L));\n",
        "        end\n",
        "    endfunction\n",
        "\n",
        "    task step_and_check;\n",
        "        input reg next_din;\n",
        "        input reg next_enable;\n",
        "        reg [MAX_LEN-1:0] next_hist;\n",
        "        begin\n",
        "            din    = next_din;\n",
        "            enable = next_enable;\n",
        "\n",
        "            @(posedge clk);\n",
        "\n",
        "            if (!rst_n) begin\n",
        "                ref_hist   = {MAX_LEN{1'b0}};\n",
        "                ref_match4 = 1'b0;\n",
        "                ref_match6 = 1'b0;\n",
        "            end else if (enable) begin\n",
        "                next_hist = {ref_hist[MAX_LEN-2:0], din};\n",
        "                ref_hist  = next_hist;\n",
        "\n",
        "                ref_match4 = ((next_hist & mask_len(4)) ==\n",
        "                              (32'b0000_0000_0000_0000_0000_0000_0000_1011 & mask_len(4)));\n",
        "\n",
        "                ref_match6 = ((next_hist & mask_len(6)) ==\n",
        "                              (32'b0000_0000_0000_0000_0000_0000_0011_0101 & mask_len(6)));\n",
        "            end else begin\n",
        "                ref_match4 = 1'b0;\n",
        "                ref_match6 = 1'b0;\n",
        "            end\n",
        "\n",
        "            if (match4 !== ref_match4) begin\n",
        "                $display(\"FAIL match4 t=%0t DUT=%b REF=%b enable=%b din=%b hist=%b\",\n",
        "                         $time, match4, ref_match4, enable, din, ref_hist);\n",
        "                $fatal(1);\n",
        "            end\n",
        "\n",
        "            if (match6 !== ref_match6) begin\n",
        "                $display(\"FAIL match6 t=%0t DUT=%b REF=%b enable=%b din=%b hist=%b\",\n",
        "                         $time, match6, ref_match6, enable, din, ref_hist);\n",
        "                $fatal(1);\n",
        "            end\n",
        "        end\n",
        "    endtask\n",
        "\n",
        "    integer i;\n",
        "\n",
        "    initial begin\n",
        "        $display(\"Starting TB...\");\n",
        "\n",
        "        ref_hist = {MAX_LEN{1'b0}};\n",
        "\n",
        "        // reset for 2 cycles\n",
        "        repeat (2) @(posedge clk);\n",
        "        rst_n = 1;\n",
        "\n",
        "        // Directed hit for 4-bit pattern 1011\n",
        "        step_and_check(1, 1);\n",
        "        step_and_check(0, 1);\n",
        "        step_and_check(1, 1);\n",
        "        step_and_check(1, 1);\n",
        "\n",
        "        // Disable a few cycles\n",
        "        for (i = 0; i < 5; i=i+1) begin\n",
        "            step_and_check($random, 0);\n",
        "        end\n",
        "\n",
        "        // Random stress\n",
        "        for (i = 0; i < 300; i=i+1) begin\n",
        "            step_and_check($random, ($random % 4) != 0);\n",
        "        end\n",
        "\n",
        "        $display(\"PASS: All checks OK.\");\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\"\n",
        "\n",
        "with open(\"tb_seq_detector_param.v\", \"w\") as f:\n",
        "    f.write(tb)\n",
        "\n",
        "print(\"Wrote tb_seq_detector_param.v\")\n",
        "!head -n 20 tb_seq_detector_param.v\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "o9PQ3bSlCL3r",
        "outputId": "a9a36492-6fac-47aa-9efe-cedee7f6d0a8"
      },
      "execution_count": 26,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Wrote tb_seq_detector_param.v\n",
            "\n",
            "`timescale 1ns/1ps\n",
            "\n",
            "module tb_seq_detector_param;\n",
            "\n",
            "    reg clk = 0;\n",
            "    always #5 clk = ~clk;\n",
            "\n",
            "    reg rst_n  = 0;\n",
            "    reg enable = 0;\n",
            "    reg din    = 0;\n",
            "\n",
            "    wire match4;\n",
            "    wire match6;\n",
            "\n",
            "    localparam integer MAX_LEN = 32;\n",
            "\n",
            "    // PAT_LEN=4, pattern=4'b1011 in LSBs\n",
            "    seq_detector_param #(\n",
            "        .PAT_LEN(4),\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Compile (iverilog)"
      ],
      "metadata": {
        "id": "zBl7cGiLCkx7"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 -o sim.out tb_seq_detector_param.v seq_detector_param.v\n"
      ],
      "metadata": {
        "id": "hkUk1ja5CSW2"
      },
      "execution_count": 27,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Run (vvp)"
      ],
      "metadata": {
        "id": "C3pGWm7mCnlc"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!vvp sim.out\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "eSsBxqnaCUlU",
        "outputId": "54476742-fd3c-4079-8422-b8a307e0c39c"
      },
      "execution_count": 28,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Starting TB...\n",
            "PASS: All checks OK.\n"
          ]
        }
      ]
    }
  ]
}