<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>LAN_IDE_CP.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xc9500xl/data/xc95144xl.chp</devFile><mfdFile>LAN_IDE_CP.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-28-2016" design="LAN_IDE_CP" device="XC95144XL" eqnType="1" pkg="TQ144" speed="-10" status="10" statusStr="Design Rule Checking Failed" swVersion="P.68d" time="  8:53PM" version="1.0"/><inputs id="AS" userloc="P80"/><inputs id="RW" userloc="P83"/><inputs id="DQ0PIN_SPECSIG" userloc="P118"/><inputs id="DQ10PIN_SPECSIG" userloc="P129"/><inputs id="DQ11PIN_SPECSIG" userloc="P115"/><inputs id="DQ1PIN_SPECSIG" userloc="P117"/><inputs id="DQ2PIN_SPECSIG" userloc="P120"/><inputs id="DQ3PIN_SPECSIG" userloc="P119"/><inputs id="DQ4PIN_SPECSIG" userloc="P124"/><inputs id="DQ5PIN_SPECSIG" userloc="P121"/><inputs id="DQ6PIN_SPECSIG" userloc="P126"/><inputs id="DQ7PIN_SPECSIG" userloc="P125"/><inputs id="DQ8PIN_SPECSIG" userloc="P128"/><inputs id="DQ9PIN_SPECSIG" userloc="P116"/><inputs id="A2_SPECSIG" userloc="P54"/><inputs id="A4_SPECSIG" userloc="P50"/><inputs id="A1_SPECSIG" userloc="P57"/><inputs id="A3_SPECSIG" userloc="P52"/><inputs id="CFIN" userloc="P104"/><inputs id="A17_SPECSIG" userloc="P95"/><inputs id="A16_SPECSIG" userloc="P97"/><inputs id="AUTOBOOT_OFF" userloc="P75"/><inputs id="A5_SPECSIG" userloc="P49"/><inputs id="D0PIN_SPECSIG" userloc="P2"/><inputs id="D10PIN_SPECSIG" userloc="P41"/><inputs id="D11PIN_SPECSIG" userloc="P43"/><inputs id="D12PIN_SPECSIG" userloc="P44"/><inputs id="D13PIN_SPECSIG" userloc="P45"/><inputs id="D14PIN_SPECSIG" userloc="P46"/><inputs id="D15PIN_SPECSIG" userloc="P48"/><inputs id="D1PIN_SPECSIG" userloc="P17"/><inputs id="D2PIN_SPECSIG" userloc="P39"/><inputs id="D3PIN_SPECSIG" userloc="P15"/><inputs id="D4PIN_SPECSIG" userloc="P21"/><inputs id="D5PIN_SPECSIG" userloc="P20"/><inputs id="D6PIN_SPECSIG" userloc="P14"/><inputs id="D7PIN_SPECSIG" userloc="P16"/><inputs id="D8PIN_SPECSIG" userloc="P19"/><inputs id="D9PIN_SPECSIG" userloc="P40"/><inputs id="C3" userloc="P102"/><inputs id="C1" userloc="P103"/><inputs id="BERR" userloc="P98"/><inputs id="UDS" userloc="P81"/><inputs id="A6_SPECSIG" userloc="P51"/><inputs id="LAN_INT" userloc="P111"/><inputs id="CP_IRQ" userloc="P31"/><inputs id="LDS" userloc="P82"/><inputs id="DQ12PIN_SPECSIG" userloc="P130"/><inputs id="DQ13PIN_SPECSIG" userloc="P113"/><inputs id="DQ14PIN_SPECSIG" userloc="P131"/><inputs id="DQ15PIN_SPECSIG" userloc="P112"/><inputs id="A18_SPECSIG" userloc="P94"/><inputs id="A19_SPECSIG" userloc="P92"/><inputs id="A20_SPECSIG" userloc="P91"/><inputs id="A21_SPECSIG" userloc="P88"/><inputs id="A22_SPECSIG" userloc="P87"/><inputs id="A23_SPECSIG" userloc="P86"/><inputs id="A11_SPECSIG" userloc="P60"/><inputs id="A12_SPECSIG" userloc="P61"/><inputs id="A13_SPECSIG" userloc="P64"/><inputs id="A14_SPECSIG" userloc="P66"/><inputs id="A7_SPECSIG" userloc="P53"/><inputs id="A8_SPECSIG" userloc="P56"/><inputs id="A9_SPECSIG" userloc="P58"/><inputs id="A10_SPECSIG" userloc="P59"/><pin id="FB1_MC1_PIN23" pinnum="23" signal="IDE_CS1_SPECSIG" use="O"/><pin id="FB1_MC2_PIN16" pinnum="16" signal="D7_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC3_PIN17" pinnum="17" signal="D1_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC4_PIN25" pinnum="25" signal="IDE_A2_SPECSIG" use="O"/><pin id="FB1_MC5_PIN19" pinnum="19" signal="D8_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC6_PIN20" pinnum="20" signal="D5_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC8_PIN21" pinnum="21" signal="D4_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC9_PIN22" pinnum="22" signal="IDE_CS0_SPECSIG" use="O"/><pin id="FB1_MC10_PIN31" pinnum="31" signal="CP_IRQ" use="I"/><pin id="FB1_MC11_PIN24" pinnum="24" signal="IDE_A0_SPECSIG" use="O"/><pin id="FB1_MC12_PIN26" pinnum="26" signal="IDE_A1_SPECSIG" use="O"/><pin id="FB1_MC14_PIN27" pinnum="27" signal="IDE_R" use="O"/><pin id="FB1_MC15_PIN28" pinnum="28" signal="IDE_W" use="O"/><pin id="FB1_MC16_PIN35" pinnum="35" signal="ROM_OE" use="O"/><pin id="FB1_MC17_PIN30" pinnum="30"/><pin id="FB2_MC1_PIN142" pinnum="142" signal="A_LAN9_SPECSIG" use="O"/><pin id="FB2_MC2_PIN143" pinnum="143" signal="RESET" use="GSRI_SPECSIG"/><pin id="FB2_MC4_PIN4" pinnum="4" signal="A_LAN0_SPECSIG" use="O"/><pin id="FB2_MC5_PIN2" pinnum="2" signal="D0_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC6_PIN3" pinnum="3" signal="A_LAN1_SPECSIG" use="O"/><pin id="FB2_MC8_PIN5" pinnum="5" signal="A_LAN3_SPECSIG" use="O"/><pin id="FB2_MC9_PIN6" pinnum="6" signal="A_LAN2_SPECSIG" use="O"/><pin id="FB2_MC10_PIN7" pinnum="7" signal="A_LAN5_SPECSIG" use="O"/><pin id="FB2_MC11_PIN9" pinnum="9" signal="A_LAN4_SPECSIG" use="O"/><pin id="FB2_MC12_PIN10" pinnum="10" signal="A_LAN7_SPECSIG" use="O"/><pin id="FB2_MC13_PIN12" pinnum="12" signal="LAN_CFG1_SPECSIG" use="O"/><pin id="FB2_MC14_PIN11" pinnum="11" signal="A_LAN6_SPECSIG" use="O"/><pin id="FB2_MC15_PIN13" pinnum="13" signal="LAN_CFG3_SPECSIG" use="O"/><pin id="FB2_MC16_PIN14" pinnum="14" signal="D6_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC17_PIN15" pinnum="15" signal="D3_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC1_PIN39" pinnum="39" signal="D2_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC2_PIN32" pinnum="32" signal="INT_OUT" use="O"/><pin id="FB3_MC3_PIN41" pinnum="41" signal="D10_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC4_PIN44" pinnum="44" signal="D12_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN33" pinnum="33"/><pin id="FB3_MC6_PIN34" pinnum="34" signal="CP_CS" use="O"/><pin id="FB3_MC7_PIN46" pinnum="46" signal="D14_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC8_PIN38" pinnum="38"/><pin id="FB3_MC9_PIN40" pinnum="40" signal="D9_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC10_PIN48" pinnum="48" signal="D15_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC11_PIN43" pinnum="43" signal="D11_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC12_PIN45" pinnum="45" signal="D13_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC14_PIN49" pinnum="49" signal="A5_SPECSIG" use="I"/><pin id="FB3_MC15_PIN50" pinnum="50" signal="A4_SPECSIG" use="I"/><pin id="FB3_MC17_PIN51" pinnum="51" signal="A6_SPECSIG" use="I"/><pin id="FB4_MC1_PIN118" pinnum="118" signal="DQ0_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC2_PIN126" pinnum="126" signal="DQ6_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC3_PIN133" pinnum="133" signal="LAN_CS" use="O"/><pin id="FB4_MC5_PIN128" pinnum="128" signal="DQ8_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC6_PIN129" pinnum="129" signal="DQ10_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC8_PIN130" pinnum="130" signal="DQ12_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC9_PIN131" pinnum="131" signal="DQ14_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC10_PIN135" pinnum="135" signal="LAN_CFG2_SPECSIG" use="O"/><pin id="FB4_MC11_PIN132" pinnum="132" signal="LAN_WRH" use="O"/><pin id="FB4_MC12_PIN134" pinnum="134" signal="LAN_RD" use="O"/><pin id="FB4_MC13_PIN137" pinnum="137" signal="A_LAN12_SPECSIG" use="O"/><pin id="FB4_MC14_PIN136" pinnum="136" signal="A_LAN13_SPECSIG" use="O"/><pin id="FB4_MC15_PIN138" pinnum="138" signal="A_LAN10_SPECSIG" use="O"/><pin id="FB4_MC16_PIN139" pinnum="139" signal="A_LAN11_SPECSIG" use="O"/><pin id="FB4_MC17_PIN140" pinnum="140" signal="A_LAN8_SPECSIG" use="O"/><pin id="FB5_MC2_PIN52" pinnum="52" signal="A3_SPECSIG" use="I"/><pin id="FB5_MC3_PIN59" pinnum="59" signal="A10_SPECSIG" use="I"/><pin id="FB5_MC5_PIN53" pinnum="53" signal="A7_SPECSIG" use="I"/><pin id="FB5_MC6_PIN54" pinnum="54" signal="A2_SPECSIG" use="I"/><pin id="FB5_MC7_PIN66" pinnum="66" signal="A14_SPECSIG" use="I"/><pin id="FB5_MC8_PIN56" pinnum="56" signal="A8_SPECSIG" use="I"/><pin id="FB5_MC9_PIN57" pinnum="57" signal="A1_SPECSIG" use="I"/><pin id="FB5_MC10_PIN68" pinnum="68" signal="ROM_B0_SPECSIG" use="O"/><pin id="FB5_MC11_PIN58" pinnum="58" signal="A9_SPECSIG" use="I"/><pin id="FB5_MC12_PIN60" pinnum="60" signal="A11_SPECSIG" use="I"/><pin id="FB5_MC13_PIN70" pinnum="70" signal="CP_WE" use="O"/><pin id="FB5_MC14_PIN61" pinnum="61" signal="A12_SPECSIG" use="I"/><pin id="FB5_MC15_PIN64" pinnum="64" signal="A13_SPECSIG" use="I"/><pin id="FB5_MC17_PIN69" pinnum="69" signal="ROM_B1_SPECSIG" use="O"/><pin id="FB6_MC2_PIN106" pinnum="106" signal="SLAVE" use="O"/><pin id="FB6_MC4_PIN111" pinnum="111" signal="LAN_INT" use="I"/><pin id="FB6_MC5_PIN110" pinnum="110" signal="LAN_CFG4_SPECSIG" use="O"/><pin id="FB6_MC6_PIN112" pinnum="112" signal="DQ15_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC8_PIN113" pinnum="113" signal="DQ13_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC9_PIN116" pinnum="116" signal="DQ9_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC10_PIN115" pinnum="115" signal="DQ11_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC11_PIN119" pinnum="119" signal="DQ3_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC12_PIN120" pinnum="120" signal="DQ2_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC14_PIN121" pinnum="121" signal="DQ5_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC15_PIN124" pinnum="124" signal="DQ4_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC16_PIN117" pinnum="117" signal="DQ1_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC17_PIN125" pinnum="125" signal="DQ7_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC2_PIN71" pinnum="71" signal="CP_RD" use="O"/><pin id="FB7_MC3_PIN75" pinnum="75" signal="AUTOBOOT_OFF" use="I"/><pin id="FB7_MC5_PIN74" pinnum="74"/><pin id="FB7_MC6_PIN76" pinnum="76" signal="LAN_WRL" use="O"/><pin id="FB7_MC7_PIN77" pinnum="77"/><pin id="FB7_MC8_PIN78" pinnum="78"/><pin id="FB7_MC9_PIN80" pinnum="80" signal="AS" use="I"/><pin id="FB7_MC10_PIN79" pinnum="79"/><pin id="FB7_MC11_PIN82" pinnum="82" signal="LDS" use="I"/><pin id="FB7_MC12_PIN85" pinnum="85" signal="DTACK" use="O"/><pin id="FB7_MC13_PIN81" pinnum="81" signal="UDS" use="I"/><pin id="FB7_MC14_PIN86" pinnum="86" signal="A23_SPECSIG" use="I"/><pin id="FB7_MC15_PIN87" pinnum="87" signal="A22_SPECSIG" use="I"/><pin id="FB7_MC16_PIN83" pinnum="83" signal="RW" use="I"/><pin id="FB7_MC17_PIN88" pinnum="88" signal="A21_SPECSIG" use="I"/><pin id="FB8_MC2_PIN91" pinnum="91" signal="A20_SPECSIG" use="I"/><pin id="FB8_MC3_PIN95" pinnum="95" signal="A17_SPECSIG" use="I"/><pin id="FB8_MC4_PIN97" pinnum="97" signal="A16_SPECSIG" use="I"/><pin id="FB8_MC5_PIN92" pinnum="92" signal="A19_SPECSIG" use="I"/><pin id="FB8_MC6_PIN93" pinnum="93"/><pin id="FB8_MC8_PIN94" pinnum="94" signal="A18_SPECSIG" use="I"/><pin id="FB8_MC9_PIN96" pinnum="96"/><pin id="FB8_MC10_PIN101" pinnum="101"/><pin id="FB8_MC11_PIN98" pinnum="98" signal="BERR" use="I"/><pin id="FB8_MC12_PIN100" pinnum="100"/><pin id="FB8_MC13_PIN103" pinnum="103" signal="C1" use="I"/><pin id="FB8_MC14_PIN102" pinnum="102" signal="C3" use="I"/><pin id="FB8_MC15_PIN104" pinnum="104" signal="CFIN" use="I"/><pin id="FB8_MC16_PIN107" pinnum="107" signal="OWN" use="O"/><pin id="FB8_MC17_PIN105" pinnum="105" signal="CFOUT" use="O"/><fblock id="FB1" inputUse="21" pinUse="13"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN23" sigUse="1" signal="IDE_CS1_SPECSIG"><pterms pt1="FB1_1_1"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN16" sigUse="6" signal="D7_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN17" sigUse="6" signal="D1_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN25" sigUse="1" signal="IDE_A2_SPECSIG"><pterms pt1="FB1_4_1"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN19" sigUse="6" signal="D8_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN20" sigUse="6" signal="D5_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN21" sigUse="6" signal="D4_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN22" sigUse="1" signal="IDE_CS0_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN31"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN24" sigUse="1" signal="IDE_A0_SPECSIG"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN26" sigUse="1" signal="IDE_A1_SPECSIG"><pterms pt1="FB1_12_1"/></macrocell><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN27" sigUse="6" signal="IDE_R"><pterms pt1="FB1_14_1" pt2="FB1_14_2"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN28" sigUse="5" signal="IDE_W"><pterms pt1="FB1_15_1" pt2="FB1_15_2"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN35" sigUse="6" signal="ROM_OE"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN30"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="OpTxINV124__INT_SPECSIG"/><fbinput id="FB1_I2" signal="AS"/><fbinput id="FB1_I3" signal="A11_SPECSIG"/><fbinput id="FB1_I4" signal="A12_SPECSIG"/><fbinput id="FB1_I5" signal="A13_SPECSIG"/><fbinput id="FB1_I6" signal="A9_SPECSIG"/><fbinput id="FB1_I7" signal="A10_SPECSIG"/><fbinput id="FB1_I8" signal="CP_CS"/><fbinput id="FB1_I9" signal="IDE_ENABLE"/><fbinput id="FB1_I10" signal="IDE_R_SIDE_R_S_CLKF_SPECSIG"/><fbinput id="FB1_I11" signal="IDE_W_SIDE_W_S_CLKF_SPECSIG"/><fbinput fbk="PIN" id="FB1_I12" signal="DQ8PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I13" signal="DQ7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I14" signal="DQ5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I15" signal="DQ4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I16" signal="DQ1PIN_SPECSIG"/><fbinput id="FB1_I17" signal="RESET"/><fbinput id="FB1_I18" signal="ROM_OE_SROM_OE_S_CLKF_SPECSIG"/><fbinput id="FB1_I19" signal="RW"/><fbinput id="FB1_I20" signal="ide"/><fbinput id="FB1_I21" signal="lan"/><pterm id="FB1_1_1"><signal id="A13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="CP_CS"/><signal id="DQ7PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_2_2"><signal id="lan"/><signal id="DQ7PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_2_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="CP_CS"/><signal id="DQ1PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_3_2"><signal id="lan"/><signal id="DQ1PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_3_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="A11_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="CP_CS"/><signal id="DQ8PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_5_2"><signal id="lan"/><signal id="DQ8PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_5_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="CP_CS"/><signal id="DQ5PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_6_2"><signal id="lan"/><signal id="DQ5PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_6_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="CP_CS"/><signal id="DQ4PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_8_2"><signal id="lan"/><signal id="DQ4PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_8_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_1"><signal id="A12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="A9_SPECSIG"/></pterm><pterm id="FB1_12_1"><signal id="A10_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="ide"/><signal id="IDE_ENABLE" negated="ON"/><signal id="RESET"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_14_2"><signal id="IDE_R_SIDE_R_S_CLKF_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="ide"/><signal id="RESET"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="IDE_W_SIDE_W_S_CLKF_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="ide"/><signal id="IDE_ENABLE"/><signal id="RESET"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB1_16_2"><signal id="ROM_OE_SROM_OE_S_CLKF_SPECSIG"/></pterm><equation id="IDE_CS1_SPECSIG" userloc="P23"><d2><eq_pterm ptindx="FB1_1_1"/></d2></equation><equation id="D7_SPECSIG" negated="ON" userloc="P16"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/></d2><oe><eq_pterm ptindx="FB1_2_3"/></oe></equation><equation id="D1_SPECSIG" negated="ON" userloc="P17"><d2><eq_pterm ptindx="FB1_3_1"/><eq_pterm ptindx="FB1_3_2"/></d2><oe><eq_pterm ptindx="FB1_3_3"/></oe></equation><equation id="IDE_A2_SPECSIG" userloc="P25"><d2><eq_pterm ptindx="FB1_4_1"/></d2></equation><equation id="D8_SPECSIG" negated="ON" userloc="P19"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/></d2><oe><eq_pterm ptindx="FB1_5_3"/></oe></equation><equation id="D5_SPECSIG" negated="ON" userloc="P20"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/></d2><oe><eq_pterm ptindx="FB1_6_3"/></oe></equation><equation id="D4_SPECSIG" negated="ON" userloc="P21"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/></d2><oe><eq_pterm ptindx="FB1_8_3"/></oe></equation><equation id="IDE_CS0_SPECSIG" userloc="P22"><d2><eq_pterm ptindx="FB1_9_1"/></d2></equation><equation id="IDE_A0_SPECSIG" userloc="P24"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="IDE_A1_SPECSIG" userloc="P26"><d2><eq_pterm ptindx="FB1_12_1"/></d2></equation><equation id="IDE_R" negated="ON" regUse="D" userloc="P27"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><eq_pterm ptindx="FB1_14_2"/></clk><prld ptindx="GND"/></equation><equation id="IDE_W" negated="ON" regUse="D" userloc="P28"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><eq_pterm ptindx="FB1_15_2"/></clk><prld ptindx="GND"/></equation><equation id="ROM_OE" negated="ON" regUse="D" userloc="P35"><d2><eq_pterm ptindx="FB1_16_1"/></d2><clk><eq_pterm ptindx="FB1_16_2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="17" pinUse="14"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN142" sigUse="1" signal="A_LAN9_SPECSIG"><pterms pt1="FB2_1_1"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN143"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN4" sigUse="1" signal="A_LAN0_SPECSIG"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN2" sigUse="6" signal="D0_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN3" sigUse="1" signal="A_LAN1_SPECSIG"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN5" sigUse="1" signal="A_LAN3_SPECSIG"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN6" sigUse="1" signal="A_LAN2_SPECSIG"><pterms pt1="FB2_9_1"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN7" sigUse="1" signal="A_LAN5_SPECSIG"><pterms pt1="FB2_10_1"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN9" sigUse="1" signal="A_LAN4_SPECSIG"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN10" sigUse="1" signal="A_LAN7_SPECSIG"><pterms pt1="FB2_12_1"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12" sigUse="0" signal="LAN_CFG1_SPECSIG"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN11" sigUse="1" signal="A_LAN6_SPECSIG"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN13" sigUse="0" signal="LAN_CFG3_SPECSIG"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN14" sigUse="6" signal="D6_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN15" sigUse="6" signal="D3_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3"/></macrocell><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="OpTxINV124__INT_SPECSIG"/><fbinput id="FB2_I2" signal="AS"/><fbinput id="FB2_I3" signal="A1_SPECSIG"/><fbinput id="FB2_I4" signal="A2_SPECSIG"/><fbinput id="FB2_I5" signal="A3_SPECSIG"/><fbinput id="FB2_I6" signal="A4_SPECSIG"/><fbinput id="FB2_I7" signal="A5_SPECSIG"/><fbinput id="FB2_I8" signal="A6_SPECSIG"/><fbinput id="FB2_I9" signal="A7_SPECSIG"/><fbinput id="FB2_I10" signal="A8_SPECSIG"/><fbinput id="FB2_I11" signal="A10_SPECSIG"/><fbinput id="FB2_I12" signal="CP_CS"/><fbinput fbk="PIN" id="FB2_I13" signal="DQ6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I14" signal="DQ3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I15" signal="DQ0PIN_SPECSIG"/><fbinput id="FB2_I16" signal="RW"/><fbinput id="FB2_I17" signal="lan"/><pterm id="FB2_1_1"><signal id="A10_SPECSIG"/></pterm><pterm id="FB2_4_1"><signal id="A1_SPECSIG"/></pterm><pterm id="FB2_5_1"><signal id="CP_CS"/><signal id="DQ0PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_5_2"><signal id="lan"/><signal id="DQ0PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_5_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="A2_SPECSIG"/></pterm><pterm id="FB2_8_1"><signal id="A4_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="A3_SPECSIG"/></pterm><pterm id="FB2_10_1"><signal id="A6_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="A5_SPECSIG"/></pterm><pterm id="FB2_12_1"><signal id="A8_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="A7_SPECSIG"/></pterm><pterm id="FB2_16_1"><signal id="CP_CS"/><signal id="DQ6PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_16_2"><signal id="lan"/><signal id="DQ6PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_16_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="CP_CS"/><signal id="DQ3PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_17_2"><signal id="lan"/><signal id="DQ3PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB2_17_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><equation id="A_LAN9_SPECSIG" userloc="P142"><d2><eq_pterm ptindx="FB2_1_1"/></d2></equation><equation id="A_LAN0_SPECSIG" userloc="P4"><d2><eq_pterm ptindx="FB2_4_1"/></d2></equation><equation id="D0_SPECSIG" negated="ON" userloc="P2"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/></d2><oe><eq_pterm ptindx="FB2_5_3"/></oe></equation><equation id="A_LAN1_SPECSIG" userloc="P3"><d2><eq_pterm ptindx="FB2_6_1"/></d2></equation><equation id="A_LAN3_SPECSIG" userloc="P5"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="A_LAN2_SPECSIG" userloc="P6"><d2><eq_pterm ptindx="FB2_9_1"/></d2></equation><equation id="A_LAN5_SPECSIG" userloc="P7"><d2><eq_pterm ptindx="FB2_10_1"/></d2></equation><equation id="A_LAN4_SPECSIG" userloc="P9"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation><equation id="A_LAN7_SPECSIG" userloc="P10"><d2><eq_pterm ptindx="FB2_12_1"/></d2></equation><equation id="LAN_CFG1_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="A_LAN6_SPECSIG" userloc="P11"><d2><eq_pterm ptindx="FB2_14_1"/></d2></equation><equation id="LAN_CFG3_SPECSIG" userloc="P13"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="D6_SPECSIG" negated="ON" userloc="P14"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm ptindx="FB2_16_2"/></d2><oe><eq_pterm ptindx="FB2_16_3"/></oe></equation><equation id="D3_SPECSIG" negated="ON" userloc="P15"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/></d2><oe><eq_pterm ptindx="FB2_17_3"/></oe></equation></fblock><fblock id="FB3" inputUse="37" pinUse="10"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN39" sigUse="6" signal="D2_SPECSIG"><pterms pt1="FB3_1_1" pt2="FB3_1_2" pt3="FB3_1_3"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN32" sigUse="1" signal="INT_OUT"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN41" sigUse="6" signal="D10_SPECSIG"><pterms pt1="FB3_3_1" pt2="FB3_3_2" pt3="FB3_3_3"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PIN44" sigUse="7" signal="D12_SPECSIG"><pterms pt1="FB3_4_1" pt2="FB3_4_2" pt3="FB3_4_3" pt4="FB3_4_4" pt5="FB3_4_5" pt6="FB3_4_6"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN33"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34" sigUse="19" signal="CP_CS"><pterms pt1="FB3_6_1" pt10="FB3_6_10" pt11="FB3_6_11" pt12="FB3_6_12" pt13="FB3_6_13" pt14="FB3_6_14" pt15="FB3_6_15" pt16="FB3_6_16" pt17="FB3_6_17" pt18="FB3_6_18" pt19="FB3_6_19" pt2="FB3_6_2" pt3="FB3_6_3" pt4="FB3_6_4" pt5="FB3_6_5" pt6="FB3_6_6" pt7="FB3_6_7" pt8="FB3_6_8" pt9="FB3_6_9"/></macrocell><macrocell id="FB3_MC7" pin="FB3_MC7_PIN46" sigUse="7" signal="D14_SPECSIG"><pterms pt1="FB3_7_1" pt2="FB3_7_2" pt3="FB3_7_3" pt4="FB3_7_4" pt5="FB3_7_5" pt6="FB3_7_6"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN38"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN40" sigUse="6" signal="D9_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3"/></macrocell><macrocell id="FB3_MC10" pin="FB3_MC10_PIN48" sigUse="7" signal="D15_SPECSIG"><pterms pt1="FB3_10_1" pt2="FB3_10_2" pt3="FB3_10_3" pt4="FB3_10_4" pt5="FB3_10_5" pt6="FB3_10_6"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN43" sigUse="6" signal="D11_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN45" sigUse="7" signal="D13_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3" pt4="FB3_12_4" pt5="FB3_12_5" pt6="FB3_12_6"/></macrocell><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN49"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN50"/><macrocell id="FB3_MC16"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN51"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="OpTxINV124__INT_SPECSIG"/><fbinput id="FB3_I2" signal="AS"/><fbinput id="FB3_I3" signal="A16_SPECSIG"/><fbinput id="FB3_I4" signal="A17_SPECSIG"/><fbinput id="FB3_I5" signal="A18_SPECSIG"/><fbinput id="FB3_I6" signal="A19_SPECSIG"/><fbinput id="FB3_I7" signal="A20_SPECSIG"/><fbinput id="FB3_I8" signal="A21_SPECSIG"/><fbinput id="FB3_I9" signal="A22_SPECSIG"/><fbinput id="FB3_I10" signal="A23_SPECSIG"/><fbinput id="FB3_I11" signal="CP_BASEADR0_SPECSIG"/><fbinput id="FB3_I12" signal="CP_BASEADR1_SPECSIG"/><fbinput id="FB3_I13" signal="CP_BASEADR2_SPECSIG"/><fbinput id="FB3_I14" signal="CP_BASEADR3_SPECSIG"/><fbinput id="FB3_I15" signal="CP_BASEADR4_SPECSIG"/><fbinput id="FB3_I16" signal="CP_BASEADR5_SPECSIG"/><fbinput id="FB3_I17" signal="CP_BASEADR6_SPECSIG"/><fbinput id="FB3_I18" signal="CP_BASEADR7_SPECSIG"/><fbinput id="FB3_I19" signal="CP_CS"/><fbinput id="FB3_I20" signal="Dout10_SPECSIG"/><fbinput id="FB3_I21" signal="Dout11_SPECSIG"/><fbinput id="FB3_I22" signal="Dout12_SPECSIG"/><fbinput id="FB3_I23" signal="Dout13_SPECSIG"/><fbinput fbk="PIN" id="FB3_I24" signal="DQ15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I25" signal="DQ14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I26" signal="DQ13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I27" signal="DQ12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I28" signal="DQ11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I29" signal="DQ10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I30" signal="DQ9PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I31" signal="DQ2PIN_SPECSIG"/><fbinput id="FB3_I32" signal="ROM_B_0_OBUFBUF5ROM_B_0_OBUFBUF5_TRST_SPECSIG"/><fbinput id="FB3_I33" signal="RW"/><fbinput id="FB3_I34" signal="SHUT_UP2_SPECSIG"/><fbinput id="FB3_I35" signal="ideide_RSTF__INT_SPECSIG"/><fbinput id="FB3_I36" signal="lan"/><fbinput id="FB3_I37" signal="lanlan_CLKF_SPECSIG"/><pterm id="FB3_1_1"><signal id="CP_CS"/><signal id="DQ2PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_1_2"><signal id="lan"/><signal id="DQ2PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_1_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2_1"><signal id="ROM_B_0_OBUFBUF5ROM_B_0_OBUFBUF5_TRST_SPECSIG"/></pterm><pterm id="FB3_3_1"><signal id="CP_CS"/><signal id="DQ10PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_3_2"><signal id="lan"/><signal id="DQ10PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_3_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_4_1"><signal id="Dout10_SPECSIG"/><signal id="AS"/></pterm><pterm id="FB3_4_2"><signal id="Dout10_SPECSIG"/><signal id="RW" negated="ON"/></pterm><pterm id="FB3_4_3"><signal id="CP_CS" negated="ON"/><signal id="lan" negated="ON"/><signal id="Dout10_SPECSIG"/></pterm><pterm id="FB3_4_4"><signal id="CP_CS"/><signal id="DQ12PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_4_5"><signal id="lan"/><signal id="DQ12PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_4_6"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_1"><signal id="SHUT_UP2_SPECSIG"/></pterm><pterm id="FB3_6_2"><signal id="CP_BASEADR7_SPECSIG"/><signal id="A23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_3"><signal id="CP_BASEADR7_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="FB3_6_4"><signal id="CP_BASEADR3_SPECSIG"/><signal id="A19_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_5"><signal id="CP_BASEADR3_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/></pterm><pterm id="FB3_6_6"><signal id="CP_BASEADR6_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_7"><signal id="CP_BASEADR6_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB3_6_8"><signal id="CP_BASEADR4_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_9"><signal id="CP_BASEADR4_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/></pterm><pterm id="FB3_6_10"><signal id="CP_BASEADR5_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_11"><signal id="CP_BASEADR5_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/></pterm><pterm id="FB3_6_12"><signal id="CP_BASEADR1_SPECSIG"/><signal id="A17_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_13"><signal id="CP_BASEADR1_SPECSIG" negated="ON"/><signal id="A17_SPECSIG"/></pterm><pterm id="FB3_6_14"><signal id="CP_BASEADR2_SPECSIG"/><signal id="A18_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_15"><signal id="CP_BASEADR2_SPECSIG" negated="ON"/><signal id="A18_SPECSIG"/></pterm><pterm id="FB3_6_16"><signal id="CP_BASEADR0_SPECSIG"/><signal id="A16_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_17"><signal id="CP_BASEADR0_SPECSIG" negated="ON"/><signal id="A16_SPECSIG"/></pterm><pterm id="FB3_6_18"><signal id="ideide_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6_19"><signal id="lanlan_CLKF_SPECSIG"/></pterm><pterm id="FB3_7_1"><signal id="Dout12_SPECSIG"/><signal id="AS"/></pterm><pterm id="FB3_7_2"><signal id="Dout12_SPECSIG"/><signal id="RW" negated="ON"/></pterm><pterm id="FB3_7_3"><signal id="CP_CS" negated="ON"/><signal id="lan" negated="ON"/><signal id="Dout12_SPECSIG"/></pterm><pterm id="FB3_7_4"><signal id="CP_CS"/><signal id="DQ14PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_7_5"><signal id="lan"/><signal id="DQ14PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_7_6"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="CP_CS"/><signal id="DQ9PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_9_2"><signal id="lan"/><signal id="DQ9PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_9_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_10_1"><signal id="Dout13_SPECSIG"/><signal id="AS"/></pterm><pterm id="FB3_10_2"><signal id="Dout13_SPECSIG"/><signal id="RW" negated="ON"/></pterm><pterm id="FB3_10_3"><signal id="CP_CS" negated="ON"/><signal id="lan" negated="ON"/><signal id="Dout13_SPECSIG"/></pterm><pterm id="FB3_10_4"><signal id="CP_CS"/><signal id="DQ15PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_10_5"><signal id="lan"/><signal id="DQ15PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_10_6"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="CP_CS"/><signal id="DQ11PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_11_2"><signal id="lan"/><signal id="DQ11PIN_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_11_3"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="Dout11_SPECSIG"/><signal id="AS"/></pterm><pterm id="FB3_12_2"><signal id="Dout11_SPECSIG"/><signal id="RW" negated="ON"/></pterm><pterm id="FB3_12_3"><signal id="CP_CS" negated="ON"/><signal id="lan" negated="ON"/><signal id="Dout11_SPECSIG"/></pterm><pterm id="FB3_12_4"><signal id="CP_CS"/><signal id="DQ13PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_12_5"><signal id="lan"/><signal id="DQ13PIN_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB3_12_6"><signal id="OpTxINV124__INT_SPECSIG" negated="ON"/></pterm><equation id="D2_SPECSIG" negated="ON" userloc="P39"><d2><eq_pterm ptindx="FB3_1_1"/><eq_pterm ptindx="FB3_1_2"/></d2><oe><eq_pterm ptindx="FB3_1_3"/></oe></equation><equation id="INT_OUT" userloc="P32"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB3_2_1"/></oe></equation><equation id="D10_SPECSIG" negated="ON" userloc="P41"><d2><eq_pterm ptindx="FB3_3_1"/><eq_pterm ptindx="FB3_3_2"/></d2><oe><eq_pterm ptindx="FB3_3_3"/></oe></equation><equation id="D12_SPECSIG" userloc="P44"><d2><eq_pterm ptindx="FB3_4_1"/><eq_pterm ptindx="FB3_4_2"/><eq_pterm ptindx="FB3_4_3"/><eq_pterm ptindx="FB3_4_4"/><eq_pterm ptindx="FB3_4_5"/></d2><oe><eq_pterm ptindx="FB3_4_6"/></oe></equation><equation id="CP_CS" negated="ON" regUse="D" userloc="P34"><d2><eq_pterm ptindx="FB3_6_1"/><eq_pterm ptindx="FB3_6_2"/><eq_pterm ptindx="FB3_6_3"/><eq_pterm ptindx="FB3_6_4"/><eq_pterm ptindx="FB3_6_5"/><eq_pterm ptindx="FB3_6_6"/><eq_pterm ptindx="FB3_6_7"/><eq_pterm ptindx="FB3_6_8"/><eq_pterm ptindx="FB3_6_9"/><eq_pterm ptindx="FB3_6_10"/><eq_pterm ptindx="FB3_6_11"/><eq_pterm ptindx="FB3_6_12"/><eq_pterm ptindx="FB3_6_13"/><eq_pterm ptindx="FB3_6_14"/><eq_pterm ptindx="FB3_6_15"/><eq_pterm ptindx="FB3_6_16"/><eq_pterm ptindx="FB3_6_17"/></d2><clk><eq_pterm ptindx="FB3_6_19"/></clk><reset><eq_pterm ptindx="FB3_6_18"/></reset><prld ptindx="GND"/></equation><equation id="D14_SPECSIG" userloc="P46"><d2><eq_pterm ptindx="FB3_7_1"/><eq_pterm ptindx="FB3_7_2"/><eq_pterm ptindx="FB3_7_3"/><eq_pterm ptindx="FB3_7_4"/><eq_pterm ptindx="FB3_7_5"/></d2><oe><eq_pterm ptindx="FB3_7_6"/></oe></equation><equation id="D9_SPECSIG" negated="ON" userloc="P40"><d2><eq_pterm ptindx="FB3_9_1"/><eq_pterm ptindx="FB3_9_2"/></d2><oe><eq_pterm ptindx="FB3_9_3"/></oe></equation><equation id="D15_SPECSIG" userloc="P48"><d2><eq_pterm ptindx="FB3_10_1"/><eq_pterm ptindx="FB3_10_2"/><eq_pterm ptindx="FB3_10_3"/><eq_pterm ptindx="FB3_10_4"/><eq_pterm ptindx="FB3_10_5"/></d2><oe><eq_pterm ptindx="FB3_10_6"/></oe></equation><equation id="D11_SPECSIG" negated="ON" userloc="P43"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/></d2><oe><eq_pterm ptindx="FB3_11_3"/></oe></equation><equation id="D13_SPECSIG" userloc="P45"><d2><eq_pterm ptindx="FB3_12_1"/><eq_pterm ptindx="FB3_12_2"/><eq_pterm ptindx="FB3_12_3"/><eq_pterm ptindx="FB3_12_4"/><eq_pterm ptindx="FB3_12_5"/></d2><oe><eq_pterm ptindx="FB3_12_6"/></oe></equation></fblock><fblock id="FB4" inputUse="15" pinUse="15"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN118" sigUse="3" signal="DQ0_SPECSIG"><pterms pt1="FB4_1_1" pt2="FB4_1_2"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN126" sigUse="3" signal="DQ6_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN133" sigUse="0" signal="LAN_CS"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN128" sigUse="3" signal="DQ8_SPECSIG"><pterms pt1="FB4_5_1" pt2="FB4_5_2"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN129" sigUse="3" signal="DQ10_SPECSIG"><pterms pt1="FB4_6_1" pt2="FB4_6_2"/></macrocell><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN130" sigUse="3" signal="DQ12_SPECSIG"><pterms pt1="FB4_8_1" pt2="FB4_8_2"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN131" sigUse="3" signal="DQ14_SPECSIG"><pterms pt1="FB4_9_1" pt2="FB4_9_2"/></macrocell><macrocell id="FB4_MC10" pin="FB4_MC10_PIN135" sigUse="0" signal="LAN_CFG2_SPECSIG"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN132" sigUse="4" signal="LAN_WRH"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN134" sigUse="3" signal="LAN_RD"><pterms pt1="FB4_12_1"/></macrocell><macrocell id="FB4_MC13" pin="FB4_MC13_PIN137" sigUse="1" signal="A_LAN12_SPECSIG"><pterms pt1="FB4_13_1"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN136" sigUse="1" signal="A_LAN13_SPECSIG"><pterms pt1="FB4_14_1"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN138" sigUse="1" signal="A_LAN10_SPECSIG"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN139" sigUse="1" signal="A_LAN11_SPECSIG"><pterms pt1="FB4_16_1"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN140" sigUse="1" signal="A_LAN8_SPECSIG"><pterms pt1="FB4_17_1"/></macrocell><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="AS"/><fbinput id="FB4_I2" signal="A11_SPECSIG"/><fbinput id="FB4_I3" signal="A12_SPECSIG"/><fbinput id="FB4_I4" signal="A13_SPECSIG"/><fbinput id="FB4_I5" signal="A14_SPECSIG"/><fbinput id="FB4_I6" signal="A9_SPECSIG"/><fbinput fbk="PIN" id="FB4_I7" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I8" signal="D10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I9" signal="D12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I10" signal="D14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I11" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I12" signal="D8PIN_SPECSIG"/><fbinput id="FB4_I13" signal="RW"/><fbinput id="FB4_I14" signal="UDS"/><fbinput id="FB4_I15" signal="lan"/><pterm id="FB4_1_1"><signal id="D0PIN_SPECSIG"/></pterm><pterm id="FB4_1_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_2_1"><signal id="D6PIN_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_5_1"><signal id="D8PIN_SPECSIG"/></pterm><pterm id="FB4_5_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_6_1"><signal id="D10PIN_SPECSIG"/></pterm><pterm id="FB4_6_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_8_1"><signal id="D12PIN_SPECSIG"/></pterm><pterm id="FB4_8_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_9_1"><signal id="D14PIN_SPECSIG"/></pterm><pterm id="FB4_9_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB4_11_1"><signal id="lan"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="FB4_12_1"><signal id="lan"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB4_13_1"><signal id="A13_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="A14_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="A11_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="A12_SPECSIG"/></pterm><pterm id="FB4_17_1"><signal id="A9_SPECSIG"/></pterm><equation id="DQ0_SPECSIG" userloc="P118"><d2><eq_pterm ptindx="FB4_1_1"/></d2><oe><eq_pterm ptindx="FB4_1_2"/></oe></equation><equation id="DQ6_SPECSIG" userloc="P126"><d2><eq_pterm ptindx="FB4_2_1"/></d2><oe><eq_pterm ptindx="FB4_2_2"/></oe></equation><equation id="LAN_CS" userloc="P133"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="DQ8_SPECSIG" userloc="P128"><d2><eq_pterm ptindx="FB4_5_1"/></d2><oe><eq_pterm ptindx="FB4_5_2"/></oe></equation><equation id="DQ10_SPECSIG" userloc="P129"><d2><eq_pterm ptindx="FB4_6_1"/></d2><oe><eq_pterm ptindx="FB4_6_2"/></oe></equation><equation id="DQ12_SPECSIG" userloc="P130"><d2><eq_pterm ptindx="FB4_8_1"/></d2><oe><eq_pterm ptindx="FB4_8_2"/></oe></equation><equation id="DQ14_SPECSIG" userloc="P131"><d2><eq_pterm ptindx="FB4_9_1"/></d2><oe><eq_pterm ptindx="FB4_9_2"/></oe></equation><equation id="LAN_CFG2_SPECSIG" userloc="P135"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="LAN_WRH" userloc="P132"><d2><eq_pterm ptindx="FB4_11_1"/></d2></equation><equation id="LAN_RD" userloc="P134"><d2><eq_pterm ptindx="FB4_12_1"/></d2></equation><equation id="A_LAN12_SPECSIG" userloc="P137"><d2><eq_pterm ptindx="FB4_13_1"/></d2></equation><equation id="A_LAN13_SPECSIG" userloc="P136"><d2><eq_pterm ptindx="FB4_14_1"/></d2></equation><equation id="A_LAN10_SPECSIG" userloc="P138"><d2><eq_pterm ptindx="FB4_15_1"/></d2></equation><equation id="A_LAN11_SPECSIG" userloc="P139"><d2><eq_pterm ptindx="FB4_16_1"/></d2></equation><equation id="A_LAN8_SPECSIG" userloc="P140"><d2><eq_pterm ptindx="FB4_17_1"/></d2></equation></fblock><fblock id="FB5" inputUse="5" pinUse="3"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN52"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN59"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN53"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN54"/><macrocell id="FB5_MC7" pin="FB5_MC7_PIN66"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN56"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN57"/><macrocell id="FB5_MC10" pin="FB5_MC10_PIN68" sigUse="0" signal="ROM_B0_SPECSIG"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN58"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN60"/><macrocell id="FB5_MC13" pin="FB5_MC13_PIN70" sigUse="5" signal="CP_WE"><pterms pt1="FB5_13_1" pt2="FB5_13_2"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN61"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN64"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN69" sigUse="0" signal="ROM_B1_SPECSIG"/><macrocell id="FB5_MC18"/><fbinput id="FB5_I1" signal="AS"/><fbinput id="FB5_I2" signal="CP_CS"/><fbinput id="FB5_I3" signal="LDS"/><fbinput id="FB5_I4" signal="RW"/><fbinput id="FB5_I5" signal="UDS"/><pterm id="FB5_13_1"><signal id="CP_CS"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="FB5_13_2"><signal id="CP_CS"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="LDS" negated="ON"/></pterm><equation id="ROM_B0_SPECSIG" userloc="P68"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="CP_WE" negated="ON" userloc="P70"><d2><eq_pterm ptindx="FB5_13_1"/><eq_pterm ptindx="FB5_13_2"/></d2></equation><equation id="ROM_B1_SPECSIG" userloc="P69"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB6" inputUse="16" pinUse="12"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN106" sigUse="5" signal="SLAVE"><pterms pt1="FB6_2_1" pt2="FB6_2_2"/></macrocell><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN111"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN110" sigUse="0" signal="LAN_CFG4_SPECSIG"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN112" sigUse="3" signal="DQ15_SPECSIG"><pterms pt1="FB6_6_1" pt2="FB6_6_2"/></macrocell><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN113" sigUse="3" signal="DQ13_SPECSIG"><pterms pt1="FB6_8_1" pt2="FB6_8_2"/></macrocell><macrocell id="FB6_MC9" pin="FB6_MC9_PIN116" sigUse="3" signal="DQ9_SPECSIG"><pterms pt1="FB6_9_1" pt2="FB6_9_2"/></macrocell><macrocell id="FB6_MC10" pin="FB6_MC10_PIN115" sigUse="3" signal="DQ11_SPECSIG"><pterms pt1="FB6_10_1" pt2="FB6_10_2"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN119" sigUse="3" signal="DQ3_SPECSIG"><pterms pt1="FB6_11_1" pt2="FB6_11_2"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN120" sigUse="3" signal="DQ2_SPECSIG"><pterms pt1="FB6_12_1" pt2="FB6_12_2"/></macrocell><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN121" sigUse="3" signal="DQ5_SPECSIG"><pterms pt1="FB6_14_1" pt2="FB6_14_2"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN124" sigUse="3" signal="DQ4_SPECSIG"><pterms pt1="FB6_15_1" pt2="FB6_15_2"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PIN117" sigUse="3" signal="DQ1_SPECSIG"><pterms pt1="FB6_16_1" pt2="FB6_16_2"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN125" sigUse="3" signal="DQ7_SPECSIG"><pterms pt1="FB6_17_1" pt2="FB6_17_2"/></macrocell><macrocell id="FB6_MC18"/><fbinput id="FB6_I1" signal="AS"/><fbinput id="FB6_I2" signal="CP_CS"/><fbinput fbk="PIN" id="FB6_I3" signal="D11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I4" signal="D13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I5" signal="D15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I6" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I7" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I8" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I9" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I10" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I11" signal="D7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I12" signal="D9PIN_SPECSIG"/><fbinput id="FB6_I13" signal="RW"/><fbinput id="FB6_I14" signal="autoconfig"/><fbinput id="FB6_I15" signal="ide"/><fbinput id="FB6_I16" signal="lan"/><pterm id="FB6_2_1"><signal id="AS"/></pterm><pterm id="FB6_2_2"><signal id="CP_CS" negated="ON"/><signal id="ide" negated="ON"/><signal id="lan" negated="ON"/><signal id="autoconfig" negated="ON"/></pterm><pterm id="FB6_6_1"><signal id="D15PIN_SPECSIG"/></pterm><pterm id="FB6_6_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_8_1"><signal id="D13PIN_SPECSIG"/></pterm><pterm id="FB6_8_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_9_1"><signal id="D9PIN_SPECSIG"/></pterm><pterm id="FB6_9_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_10_1"><signal id="D11PIN_SPECSIG"/></pterm><pterm id="FB6_10_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_11_1"><signal id="D3PIN_SPECSIG"/></pterm><pterm id="FB6_11_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_12_1"><signal id="D2PIN_SPECSIG"/></pterm><pterm id="FB6_12_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_14_1"><signal id="D5PIN_SPECSIG"/></pterm><pterm id="FB6_14_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_15_1"><signal id="D4PIN_SPECSIG"/></pterm><pterm id="FB6_15_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_16_1"><signal id="D1PIN_SPECSIG"/></pterm><pterm id="FB6_16_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="FB6_17_1"><signal id="D7PIN_SPECSIG"/></pterm><pterm id="FB6_17_2"><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><equation id="SLAVE" userloc="P106"><d2><eq_pterm ptindx="FB6_2_1"/><eq_pterm ptindx="FB6_2_2"/></d2></equation><equation id="LAN_CFG4_SPECSIG" userloc="P110"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="DQ15_SPECSIG" userloc="P112"><d2><eq_pterm ptindx="FB6_6_1"/></d2><oe><eq_pterm ptindx="FB6_6_2"/></oe></equation><equation id="DQ13_SPECSIG" userloc="P113"><d2><eq_pterm ptindx="FB6_8_1"/></d2><oe><eq_pterm ptindx="FB6_8_2"/></oe></equation><equation id="DQ9_SPECSIG" userloc="P116"><d2><eq_pterm ptindx="FB6_9_1"/></d2><oe><eq_pterm ptindx="FB6_9_2"/></oe></equation><equation id="DQ11_SPECSIG" userloc="P115"><d2><eq_pterm ptindx="FB6_10_1"/></d2><oe><eq_pterm ptindx="FB6_10_2"/></oe></equation><equation id="DQ3_SPECSIG" userloc="P119"><d2><eq_pterm ptindx="FB6_11_1"/></d2><oe><eq_pterm ptindx="FB6_11_2"/></oe></equation><equation id="DQ2_SPECSIG" userloc="P120"><d2><eq_pterm ptindx="FB6_12_1"/></d2><oe><eq_pterm ptindx="FB6_12_2"/></oe></equation><equation id="DQ5_SPECSIG" userloc="P121"><d2><eq_pterm ptindx="FB6_14_1"/></d2><oe><eq_pterm ptindx="FB6_14_2"/></oe></equation><equation id="DQ4_SPECSIG" userloc="P124"><d2><eq_pterm ptindx="FB6_15_1"/></d2><oe><eq_pterm ptindx="FB6_15_2"/></oe></equation><equation id="DQ1_SPECSIG" userloc="P117"><d2><eq_pterm ptindx="FB6_16_1"/></d2><oe><eq_pterm ptindx="FB6_16_2"/></oe></equation><equation id="DQ7_SPECSIG" userloc="P125"><d2><eq_pterm ptindx="FB6_17_1"/></d2><oe><eq_pterm ptindx="FB6_17_2"/></oe></equation></fblock><fblock id="FB7" inputUse="5" pinUse="3"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN71" sigUse="3" signal="CP_RD"><pterms pt1="FB7_2_1"/></macrocell><macrocell id="FB7_MC3" pin="FB7_MC3_PIN75"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN74"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN76" sigUse="4" signal="LAN_WRL"><pterms pt1="FB7_6_1"/></macrocell><macrocell id="FB7_MC7" pin="FB7_MC7_PIN77"/><macrocell id="FB7_MC8" pin="FB7_MC8_PIN78"/><macrocell id="FB7_MC9" pin="FB7_MC9_PIN80"/><macrocell id="FB7_MC10" pin="FB7_MC10_PIN79"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN82"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN85" sigUse="0" signal="DTACK"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN81"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN86"/><macrocell id="FB7_MC15" pin="FB7_MC15_PIN87"/><macrocell id="FB7_MC16" pin="FB7_MC16_PIN83"/><macrocell id="FB7_MC17" pin="FB7_MC17_PIN88"/><macrocell id="FB7_MC18"/><fbinput id="FB7_I1" signal="AS"/><fbinput id="FB7_I2" signal="CP_CS"/><fbinput id="FB7_I3" signal="LDS"/><fbinput id="FB7_I4" signal="RW"/><fbinput id="FB7_I5" signal="lan"/><pterm id="FB7_2_1"><signal id="CP_CS"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="FB7_6_1"><signal id="lan"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="LDS" negated="ON"/></pterm><equation id="CP_RD" negated="ON" userloc="P71"><d2><eq_pterm ptindx="FB7_2_1"/></d2></equation><equation id="LAN_WRL" userloc="P76"><d2><eq_pterm ptindx="FB7_6_1"/></d2></equation><equation id="DTACK" userloc="P85"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB8" inputUse="4" pinUse="2"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN91"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN95"/><macrocell id="FB8_MC4" pin="FB8_MC4_PIN97"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN92"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN93"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8" pin="FB8_MC8_PIN94"/><macrocell id="FB8_MC9" pin="FB8_MC9_PIN96"/><macrocell id="FB8_MC10" pin="FB8_MC10_PIN101"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN98"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN100"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN103"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN102"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN104"/><macrocell id="FB8_MC16" pin="FB8_MC16_PIN107" sigUse="1" signal="OWN"><pterms pt1="FB8_16_1"/></macrocell><macrocell id="FB8_MC17" pin="FB8_MC17_PIN105" sigUse="3" signal="CFOUT"><pterms pt1="FB8_17_1"/></macrocell><macrocell id="FB8_MC18"/><fbinput id="FB8_I1" signal="AUTO_CONFIG_DONE0_SPECSIG"/><fbinput id="FB8_I2" signal="AUTO_CONFIG_DONE1_SPECSIG"/><fbinput id="FB8_I3" signal="AUTO_CONFIG_DONE2_SPECSIG"/><fbinput id="FB8_I4" signal="SLAVE_OBUF__INT_SPECSIG"/><pterm id="FB8_16_1"><signal id="SLAVE_OBUF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB8_17_1"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="AUTO_CONFIG_DONE2_SPECSIG"/></pterm><equation id="OWN" userloc="P107"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB8_16_1"/></oe></equation><equation id="CFOUT" negated="ON" userloc="P105"><d2><eq_pterm ptindx="FB8_17_1"/></d2></equation></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AS"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><reset><fastsig signal="RESET"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AS"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><reset><fastsig signal="RESET"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="SHUT_UP1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="IDE_BASEADR3_SPECSIG"/><signal id="A19_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="IDE_BASEADR3_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR6_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="IDE_BASEADR6_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="IDE_BASEADR7_SPECSIG"/><signal id="A23_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="IDE_BASEADR7_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="IDE_BASEADR5_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="IDE_BASEADR5_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="IDE_BASEADR4_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="IDE_BASEADR4_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="IDE_BASEADR0_SPECSIG"/><signal id="A16_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="IDE_BASEADR0_SPECSIG" negated="ON"/><signal id="A16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="IDE_BASEADR1_SPECSIG"/><signal id="A17_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="IDE_BASEADR1_SPECSIG" negated="ON"/><signal id="A17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="IDE_BASEADR2_SPECSIG"/><signal id="A18_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="IDE_BASEADR2_SPECSIG" negated="ON"/><signal id="A18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ideide_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="lanlan_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="ide" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_19"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_18"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="SHUT_UP0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="LAN_BASEADR3_SPECSIG"/><signal id="A19_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="LAN_BASEADR3_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR6_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="LAN_BASEADR6_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="LAN_BASEADR7_SPECSIG"/><signal id="A23_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="LAN_BASEADR7_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="LAN_BASEADR4_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="LAN_BASEADR4_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="LAN_BASEADR5_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="LAN_BASEADR5_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="LAN_BASEADR0_SPECSIG"/><signal id="A16_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="LAN_BASEADR0_SPECSIG" negated="ON"/><signal id="A16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="LAN_BASEADR1_SPECSIG"/><signal id="A17_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="LAN_BASEADR1_SPECSIG" negated="ON"/><signal id="A17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="LAN_BASEADR2_SPECSIG"/><signal id="A18_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="LAN_BASEADR2_SPECSIG" negated="ON"/><signal id="A18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ideide_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="lanlan_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="lan" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_19"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_18"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A17_SPECSIG" negated="ON"/><signal id="A18_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A22_SPECSIG"/><signal id="A23_SPECSIG"/><signal id="CFIN" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A17_SPECSIG" negated="ON"/><signal id="A18_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A22_SPECSIG"/><signal id="A23_SPECSIG"/><signal id="CFIN" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A17_SPECSIG" negated="ON"/><signal id="A18_SPECSIG" negated="ON"/><signal id="A19_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A22_SPECSIG"/><signal id="A23_SPECSIG"/><signal id="CFIN" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ideide_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="lanlan_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="14"><equation id="autoconfig" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_4"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE0_SPECSIG"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE_CYCLE0AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="13"><equation id="AUTO_CONFIG_DONE_CYCLE0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE1_SPECSIG"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE_CYCLE1AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="13"><equation id="AUTO_CONFIG_DONE_CYCLE1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE2_SPECSIG"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE_CYCLE2AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="13"><equation id="AUTO_CONFIG_DONE_CYCLE2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_ENABLE" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ide"/><signal id="RESET"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="IDE_ENABLEIDE_ENABLE_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="IDE_ENABLE" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE_CYCLE2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AS"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><reset><fastsig signal="RESET"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR0_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR0_SPECSIG" negated="ON"/><signal id="D8PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR0_SPECSIG"/><signal id="D8PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR0CP_BASEADR&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR1_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR1_SPECSIG" negated="ON"/><signal id="D9PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR1_SPECSIG"/><signal id="D9PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR1CP_BASEADR&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR2_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR2_SPECSIG" negated="ON"/><signal id="D10PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR2_SPECSIG"/><signal id="D10PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR2CP_BASEADR&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR3_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR3_SPECSIG" negated="ON"/><signal id="D11PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR3_SPECSIG"/><signal id="D11PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR3CP_BASEADR&lt;3&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR4_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR4_SPECSIG" negated="ON"/><signal id="D12PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR4_SPECSIG"/><signal id="D12PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR4CP_BASEADR&lt;4&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR5_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR5_SPECSIG" negated="ON"/><signal id="D13PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR5_SPECSIG"/><signal id="D13PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR5CP_BASEADR&lt;5&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR6_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR6_SPECSIG" negated="ON"/><signal id="D14PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR6_SPECSIG"/><signal id="D14PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR6CP_BASEADR&lt;6&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_BASEADR7_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR7_SPECSIG" negated="ON"/><signal id="D15PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="CP_BASEADR7_SPECSIG"/><signal id="D15PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CP_BASEADR7CP_BASEADR&lt;7&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CP_BASEADR7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Dout10_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="AS"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Dout10_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="autoconfig" negated="ON"/><signal id="Dout10_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_6"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="AUTO_CONFIG_DONE2_SPECSIG"/><signal id="Dout10_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_7"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_8"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_9"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_10"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_11"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_12"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_13"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_14"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_15"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_16"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_17"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_18"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/><signal id="AUTOBOOT_OFF"/></pterm><pterm id="INPUTPINS_1_19"><signal id="Dout10Dout1&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="16"><equation id="Dout10_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_19"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Dout11_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="AS"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Dout11_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="autoconfig" negated="ON"/><signal id="Dout11_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_5"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="AUTO_CONFIG_DONE2_SPECSIG"/><signal id="Dout11_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_6"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_7"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_8"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_9"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_10"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_11"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_12"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_13"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_14"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_15"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_16"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_17"><signal id="Dout11Dout1&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="Dout11_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_17"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_4"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_5"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_6"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_7"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_8"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_9"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_10"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_11"><signal id="Dout12_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="AS"/></pterm><pterm id="INPUTPINS_1_12"><signal id="Dout12_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="autoconfig" negated="ON"/><signal id="Dout12_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_14"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="AUTO_CONFIG_DONE2_SPECSIG"/><signal id="Dout12_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_15"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_16"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_17"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_18"><signal id="Dout12Dout1&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="Dout12_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_18"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Dout13_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="AS"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Dout13_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="autoconfig" negated="ON"/><signal id="Dout13_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_5"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="AUTO_CONFIG_DONE2_SPECSIG"/><signal id="Dout13_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_6"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_7"><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_8"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_9"><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_10"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="AUTO_CONFIG_DONE2_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_11"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_12"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_13"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="AUTO_CONFIG_DONE1_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="AS" negated="ON"/><signal id="RW"/></pterm><pterm id="INPUTPINS_1_14"><signal id="Dout13Dout1&lt;3&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="Dout13_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_14"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR0_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR0_SPECSIG" negated="ON"/><signal id="D8PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR0_SPECSIG"/><signal id="D8PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR0IDE_BASEADR&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR1_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR1_SPECSIG" negated="ON"/><signal id="D9PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR1_SPECSIG"/><signal id="D9PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR1IDE_BASEADR&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR2_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR2_SPECSIG" negated="ON"/><signal id="D10PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR2_SPECSIG"/><signal id="D10PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR2IDE_BASEADR&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR3_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR3_SPECSIG" negated="ON"/><signal id="D11PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR3_SPECSIG"/><signal id="D11PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR3IDE_BASEADR&lt;3&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR4_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR4_SPECSIG" negated="ON"/><signal id="D12PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR4_SPECSIG"/><signal id="D12PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR4IDE_BASEADR&lt;4&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR5_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR5_SPECSIG" negated="ON"/><signal id="D13PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR5_SPECSIG"/><signal id="D13PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR5IDE_BASEADR&lt;5&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR6_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR6_SPECSIG" negated="ON"/><signal id="D14PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR6_SPECSIG"/><signal id="D14PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR6IDE_BASEADR&lt;6&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="IDE_BASEADR7_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR7_SPECSIG" negated="ON"/><signal id="D15PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="IDE_BASEADR7_SPECSIG"/><signal id="D15PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="IDE_BASEADR7IDE_BASEADR&lt;7&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="IDE_BASEADR7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR0_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR0_SPECSIG" negated="ON"/><signal id="D8PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR0_SPECSIG"/><signal id="D8PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR0LAN_BASEADR&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR1_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR1_SPECSIG" negated="ON"/><signal id="D9PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR1_SPECSIG"/><signal id="D9PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR1LAN_BASEADR&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR2_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR2_SPECSIG" negated="ON"/><signal id="D10PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR2_SPECSIG"/><signal id="D10PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR2LAN_BASEADR&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR3_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR3_SPECSIG" negated="ON"/><signal id="D11PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR3_SPECSIG"/><signal id="D11PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR3LAN_BASEADR&lt;3&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR4_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR4_SPECSIG" negated="ON"/><signal id="D12PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR4_SPECSIG"/><signal id="D12PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR4LAN_BASEADR&lt;4&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR5_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR5_SPECSIG" negated="ON"/><signal id="D13PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR5_SPECSIG"/><signal id="D13PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR5LAN_BASEADR&lt;5&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR6_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR6_SPECSIG" negated="ON"/><signal id="D14PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR6_SPECSIG"/><signal id="D14PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR6LAN_BASEADR&lt;6&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_BASEADR7_SPECSIG" negated="ON"/><signal id="RESET" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR7_SPECSIG" negated="ON"/><signal id="D15PIN_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="LAN_BASEADR7_SPECSIG"/><signal id="D15PIN_SPECSIG" negated="ON"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="LAN_BASEADR7LAN_BASEADR&lt;7&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="LAN_BASEADR7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="SHUT_UP0_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG" negated="ON"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="SHUT_UP0SHUT_UP&lt;0&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="14"><equation id="SHUT_UP0_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="SHUT_UP1_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE0_SPECSIG"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="SHUT_UP1SHUT_UP&lt;1&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="14"><equation id="SHUT_UP1_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="SHUT_UP2_SPECSIG" negated="ON"/><signal id="RESET"/></pterm><pterm id="INPUTPINS_1_2"><signal id="AUTO_CONFIG_DONE1_SPECSIG"/><signal id="autoconfig"/><signal id="RESET"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="AS" negated="ON"/><signal id="RW" negated="ON"/><signal id="UDS" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="SHUT_UP2SHUT_UP&lt;2&gt;_CLKF_SPECSIG"/></pterm><unmapped_eqn sigUse="14"><equation id="SHUT_UP2_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="LAN_INT"/></pterm><unmapped_eqn sigUse="1"><equation id="LAN_INT_ENABLE" regUse="D"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_1"/></clk><reset><fastsig signal="RESET"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="lanlan_CLKFUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="RESET"/><signal id="BERR"/></pterm><unmapped_eqn sigUse="2"><equation id="ideide_RSTF__INTUIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AS"/></pterm><pterm id="INPUTPINS_1_2"><signal id="RW" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CP_CS" negated="ON"/><signal id="lan" negated="ON"/><signal id="autoconfig" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="OpTxINV124__INTUIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE_CYCLE0AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE_CYCLE1AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="AUTO_CONFIG_DONE_CYCLE2AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_ENABLEIDE_ENABLE_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR0CP_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR1CP_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR2CP_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR3CP_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR4CP_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR5CP_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR6CP_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="CP_BASEADR7CP_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="Dout10Dout1&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="Dout11Dout1&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="Dout12Dout1&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="Dout13Dout1&lt;3&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR0IDE_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR1IDE_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR2IDE_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR3IDE_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR4IDE_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR5IDE_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR6IDE_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_BASEADR7IDE_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR0LAN_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR1LAN_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR2LAN_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR3LAN_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR4LAN_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR5LAN_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR6LAN_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="LAN_BASEADR7LAN_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="SHUT_UP0SHUT_UP&lt;0&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="SHUT_UP1SHUT_UP&lt;1&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="SHUT_UP2SHUT_UP&lt;2&gt;_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_R_SIDE_R_S_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="IDE_W_SIDE_W_S_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="C1"/></pterm><pterm id="INPUTPINS_1_2"><signal id="C3"/></pterm><unmapped_eqn sigUse="2"><equation id="ROM_OE_SROM_OE_S_CLKFUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="AS"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CP_CS" negated="ON"/><signal id="ide" negated="ON"/><signal id="lan" negated="ON"/><signal id="autoconfig" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="SLAVE_OBUF__INTUIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CP_IRQ" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="LAN_INT_ENABLE"/><signal id="LAN_INT" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="ROM_B_0_OBUFBUF5ROM_B_0_OBUFBUF5_TRSTUIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn></unmapped_logic><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'LAN_IDE_CP.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC   constraint 'P30'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'OVR_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:936 - The output buffer 'MTACK_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;15&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CLK_EXT'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DS0'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DS1'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FCS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'IDE_WAIT'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'MTCR'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><error>Cpld:1007 - Removing unused input(s) 'Z3'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</error><error>Cpld:837 - Insufficient number of macrocells. The design needs at least   157 but only 144 left after allocating other resources.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95144xl-10-TQ144" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="DQ0PIN_SPECSIG" value="DQ&lt;0&gt;.PIN"/><specSig signal="DQ10PIN_SPECSIG" value="DQ&lt;10&gt;.PIN"/><specSig signal="DQ11PIN_SPECSIG" value="DQ&lt;11&gt;.PIN"/><specSig signal="DQ1PIN_SPECSIG" value="DQ&lt;1&gt;.PIN"/><specSig signal="DQ2PIN_SPECSIG" value="DQ&lt;2&gt;.PIN"/><specSig signal="DQ3PIN_SPECSIG" value="DQ&lt;3&gt;.PIN"/><specSig signal="DQ4PIN_SPECSIG" value="DQ&lt;4&gt;.PIN"/><specSig signal="DQ5PIN_SPECSIG" value="DQ&lt;5&gt;.PIN"/><specSig signal="DQ6PIN_SPECSIG" value="DQ&lt;6&gt;.PIN"/><specSig signal="DQ7PIN_SPECSIG" value="DQ&lt;7&gt;.PIN"/><specSig signal="DQ8PIN_SPECSIG" value="DQ&lt;8&gt;.PIN"/><specSig signal="DQ9PIN_SPECSIG" value="DQ&lt;9&gt;.PIN"/><specSig signal="A2_SPECSIG" value="A&lt;2&gt;"/><specSig signal="A4_SPECSIG" value="A&lt;4&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="A3_SPECSIG" value="A&lt;3&gt;"/><specSig signal="A17_SPECSIG" value="A&lt;17&gt;"/><specSig signal="A16_SPECSIG" value="A&lt;16&gt;"/><specSig signal="A5_SPECSIG" value="A&lt;5&gt;"/><specSig signal="D0PIN_SPECSIG" value="D&lt;0&gt;.PIN"/><specSig signal="D10PIN_SPECSIG" value="D&lt;10&gt;.PIN"/><specSig signal="D11PIN_SPECSIG" value="D&lt;11&gt;.PIN"/><specSig signal="D12PIN_SPECSIG" value="D&lt;12&gt;.PIN"/><specSig signal="D13PIN_SPECSIG" value="D&lt;13&gt;.PIN"/><specSig signal="D14PIN_SPECSIG" value="D&lt;14&gt;.PIN"/><specSig signal="D15PIN_SPECSIG" value="D&lt;15&gt;.PIN"/><specSig signal="D1PIN_SPECSIG" value="D&lt;1&gt;.PIN"/><specSig signal="D2PIN_SPECSIG" value="D&lt;2&gt;.PIN"/><specSig signal="D3PIN_SPECSIG" value="D&lt;3&gt;.PIN"/><specSig signal="D4PIN_SPECSIG" value="D&lt;4&gt;.PIN"/><specSig signal="D5PIN_SPECSIG" value="D&lt;5&gt;.PIN"/><specSig signal="D6PIN_SPECSIG" value="D&lt;6&gt;.PIN"/><specSig signal="D7PIN_SPECSIG" value="D&lt;7&gt;.PIN"/><specSig signal="D8PIN_SPECSIG" value="D&lt;8&gt;.PIN"/><specSig signal="D9PIN_SPECSIG" value="D&lt;9&gt;.PIN"/><specSig signal="A6_SPECSIG" value="A&lt;6&gt;"/><specSig signal="DQ12PIN_SPECSIG" value="DQ&lt;12&gt;.PIN"/><specSig signal="DQ13PIN_SPECSIG" value="DQ&lt;13&gt;.PIN"/><specSig signal="DQ14PIN_SPECSIG" value="DQ&lt;14&gt;.PIN"/><specSig signal="DQ15PIN_SPECSIG" value="DQ&lt;15&gt;.PIN"/><specSig signal="A18_SPECSIG" value="A&lt;18&gt;"/><specSig signal="A19_SPECSIG" value="A&lt;19&gt;"/><specSig signal="A20_SPECSIG" value="A&lt;20&gt;"/><specSig signal="A21_SPECSIG" value="A&lt;21&gt;"/><specSig signal="A22_SPECSIG" value="A&lt;22&gt;"/><specSig signal="A23_SPECSIG" value="A&lt;23&gt;"/><specSig signal="A11_SPECSIG" value="A&lt;11&gt;"/><specSig signal="A12_SPECSIG" value="A&lt;12&gt;"/><specSig signal="A13_SPECSIG" value="A&lt;13&gt;"/><specSig signal="A14_SPECSIG" value="A&lt;14&gt;"/><specSig signal="A7_SPECSIG" value="A&lt;7&gt;"/><specSig signal="A8_SPECSIG" value="A&lt;8&gt;"/><specSig signal="A9_SPECSIG" value="A&lt;9&gt;"/><specSig signal="A10_SPECSIG" value="A&lt;10&gt;"/><specSig signal="IDE_CS1_SPECSIG" value="IDE_CS&lt;1&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="D7_SPECSIG" value="D&lt;7&gt;"/><specSig signal="D1_SPECSIG" value="D&lt;1&gt;"/><specSig signal="IDE_A2_SPECSIG" value="IDE_A&lt;2&gt;"/><specSig signal="D8_SPECSIG" value="D&lt;8&gt;"/><specSig signal="D5_SPECSIG" value="D&lt;5&gt;"/><specSig signal="D4_SPECSIG" value="D&lt;4&gt;"/><specSig signal="IDE_CS0_SPECSIG" value="IDE_CS&lt;0&gt;"/><specSig signal="IDE_A0_SPECSIG" value="IDE_A&lt;0&gt;"/><specSig signal="IDE_A1_SPECSIG" value="IDE_A&lt;1&gt;"/><specSig signal="A_LAN9_SPECSIG" value="A_LAN&lt;9&gt;"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="A_LAN0_SPECSIG" value="A_LAN&lt;0&gt;"/><specSig signal="D0_SPECSIG" value="D&lt;0&gt;"/><specSig signal="A_LAN1_SPECSIG" value="A_LAN&lt;1&gt;"/><specSig signal="A_LAN3_SPECSIG" value="A_LAN&lt;3&gt;"/><specSig signal="A_LAN2_SPECSIG" value="A_LAN&lt;2&gt;"/><specSig signal="A_LAN5_SPECSIG" value="A_LAN&lt;5&gt;"/><specSig signal="A_LAN4_SPECSIG" value="A_LAN&lt;4&gt;"/><specSig signal="A_LAN7_SPECSIG" value="A_LAN&lt;7&gt;"/><specSig signal="LAN_CFG1_SPECSIG" value="LAN_CFG&lt;1&gt;"/><specSig signal="A_LAN6_SPECSIG" value="A_LAN&lt;6&gt;"/><specSig signal="LAN_CFG3_SPECSIG" value="LAN_CFG&lt;3&gt;"/><specSig signal="D6_SPECSIG" value="D&lt;6&gt;"/><specSig signal="D3_SPECSIG" value="D&lt;3&gt;"/><specSig signal="D2_SPECSIG" value="D&lt;2&gt;"/><specSig signal="D10_SPECSIG" value="D&lt;10&gt;"/><specSig signal="D12_SPECSIG" value="D&lt;12&gt;"/><specSig signal="D14_SPECSIG" value="D&lt;14&gt;"/><specSig signal="D9_SPECSIG" value="D&lt;9&gt;"/><specSig signal="D15_SPECSIG" value="D&lt;15&gt;"/><specSig signal="D11_SPECSIG" value="D&lt;11&gt;"/><specSig signal="D13_SPECSIG" value="D&lt;13&gt;"/><specSig signal="DQ0_SPECSIG" value="DQ&lt;0&gt;"/><specSig signal="DQ6_SPECSIG" value="DQ&lt;6&gt;"/><specSig signal="DQ8_SPECSIG" value="DQ&lt;8&gt;"/><specSig signal="DQ10_SPECSIG" value="DQ&lt;10&gt;"/><specSig signal="DQ12_SPECSIG" value="DQ&lt;12&gt;"/><specSig signal="DQ14_SPECSIG" value="DQ&lt;14&gt;"/><specSig signal="LAN_CFG2_SPECSIG" value="LAN_CFG&lt;2&gt;"/><specSig signal="A_LAN12_SPECSIG" value="A_LAN&lt;12&gt;"/><specSig signal="A_LAN13_SPECSIG" value="A_LAN&lt;13&gt;"/><specSig signal="A_LAN10_SPECSIG" value="A_LAN&lt;10&gt;"/><specSig signal="A_LAN11_SPECSIG" value="A_LAN&lt;11&gt;"/><specSig signal="A_LAN8_SPECSIG" value="A_LAN&lt;8&gt;"/><specSig signal="ROM_B0_SPECSIG" value="ROM_B&lt;0&gt;"/><specSig signal="ROM_B1_SPECSIG" value="ROM_B&lt;1&gt;"/><specSig signal="LAN_CFG4_SPECSIG" value="LAN_CFG&lt;4&gt;"/><specSig signal="DQ15_SPECSIG" value="DQ&lt;15&gt;"/><specSig signal="DQ13_SPECSIG" value="DQ&lt;13&gt;"/><specSig signal="DQ9_SPECSIG" value="DQ&lt;9&gt;"/><specSig signal="DQ11_SPECSIG" value="DQ&lt;11&gt;"/><specSig signal="DQ3_SPECSIG" value="DQ&lt;3&gt;"/><specSig signal="DQ2_SPECSIG" value="DQ&lt;2&gt;"/><specSig signal="DQ5_SPECSIG" value="DQ&lt;5&gt;"/><specSig signal="DQ4_SPECSIG" value="DQ&lt;4&gt;"/><specSig signal="DQ1_SPECSIG" value="DQ&lt;1&gt;"/><specSig signal="DQ7_SPECSIG" value="DQ&lt;7&gt;"/><specSig signal="OpTxINV124__INT_SPECSIG" value="$OpTx$INV$124__$INT"/><specSig signal="IDE_R_SIDE_R_S_CLKF_SPECSIG" value="IDE_R_S/IDE_R_S_CLKF"/><specSig signal="IDE_W_SIDE_W_S_CLKF_SPECSIG" value="IDE_W_S/IDE_W_S_CLKF"/><specSig signal="ROM_OE_SROM_OE_S_CLKF_SPECSIG" value="ROM_OE_S/ROM_OE_S_CLKF"/><specSig signal="CP_BASEADR0_SPECSIG" value="CP_BASEADR&lt;0&gt;"/><specSig signal="CP_BASEADR1_SPECSIG" value="CP_BASEADR&lt;1&gt;"/><specSig signal="CP_BASEADR2_SPECSIG" value="CP_BASEADR&lt;2&gt;"/><specSig signal="CP_BASEADR3_SPECSIG" value="CP_BASEADR&lt;3&gt;"/><specSig signal="CP_BASEADR4_SPECSIG" value="CP_BASEADR&lt;4&gt;"/><specSig signal="CP_BASEADR5_SPECSIG" value="CP_BASEADR&lt;5&gt;"/><specSig signal="CP_BASEADR6_SPECSIG" value="CP_BASEADR&lt;6&gt;"/><specSig signal="CP_BASEADR7_SPECSIG" value="CP_BASEADR&lt;7&gt;"/><specSig signal="Dout10_SPECSIG" value="Dout1&lt;0&gt;"/><specSig signal="Dout11_SPECSIG" value="Dout1&lt;1&gt;"/><specSig signal="Dout12_SPECSIG" value="Dout1&lt;2&gt;"/><specSig signal="Dout13_SPECSIG" value="Dout1&lt;3&gt;"/><specSig signal="ROM_B_0_OBUFBUF5ROM_B_0_OBUFBUF5_TRST_SPECSIG" value="ROM_B_0_OBUF$BUF5/ROM_B_0_OBUF$BUF5_TRST"/><specSig signal="SHUT_UP2_SPECSIG" value="SHUT_UP&lt;2&gt;"/><specSig signal="ideide_RSTF__INT_SPECSIG" value="ide/ide_RSTF__$INT"/><specSig signal="lanlan_CLKF_SPECSIG" value="lan/lan_CLKF"/><specSig signal="AUTO_CONFIG_DONE0_SPECSIG" value="AUTO_CONFIG_DONE&lt;0&gt;"/><specSig signal="AUTO_CONFIG_DONE1_SPECSIG" value="AUTO_CONFIG_DONE&lt;1&gt;"/><specSig signal="AUTO_CONFIG_DONE2_SPECSIG" value="AUTO_CONFIG_DONE&lt;2&gt;"/><specSig signal="SLAVE_OBUF__INT_SPECSIG" value="SLAVE_OBUF__$INT"/><specSig signal="AUTO_CONFIG_DONE_CYCLE0_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;0&gt;"/><specSig signal="AUTO_CONFIG_DONE_CYCLE1_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;1&gt;"/><specSig signal="SHUT_UP1_SPECSIG" value="SHUT_UP&lt;1&gt;"/><specSig signal="IDE_BASEADR3_SPECSIG" value="IDE_BASEADR&lt;3&gt;"/><specSig signal="IDE_BASEADR6_SPECSIG" value="IDE_BASEADR&lt;6&gt;"/><specSig signal="IDE_BASEADR7_SPECSIG" value="IDE_BASEADR&lt;7&gt;"/><specSig signal="IDE_BASEADR5_SPECSIG" value="IDE_BASEADR&lt;5&gt;"/><specSig signal="IDE_BASEADR4_SPECSIG" value="IDE_BASEADR&lt;4&gt;"/><specSig signal="IDE_BASEADR0_SPECSIG" value="IDE_BASEADR&lt;0&gt;"/><specSig signal="IDE_BASEADR1_SPECSIG" value="IDE_BASEADR&lt;1&gt;"/><specSig signal="IDE_BASEADR2_SPECSIG" value="IDE_BASEADR&lt;2&gt;"/><specSig signal="SHUT_UP0_SPECSIG" value="SHUT_UP&lt;0&gt;"/><specSig signal="LAN_BASEADR3_SPECSIG" value="LAN_BASEADR&lt;3&gt;"/><specSig signal="LAN_BASEADR6_SPECSIG" value="LAN_BASEADR&lt;6&gt;"/><specSig signal="LAN_BASEADR7_SPECSIG" value="LAN_BASEADR&lt;7&gt;"/><specSig signal="LAN_BASEADR4_SPECSIG" value="LAN_BASEADR&lt;4&gt;"/><specSig signal="LAN_BASEADR5_SPECSIG" value="LAN_BASEADR&lt;5&gt;"/><specSig signal="LAN_BASEADR0_SPECSIG" value="LAN_BASEADR&lt;0&gt;"/><specSig signal="LAN_BASEADR1_SPECSIG" value="LAN_BASEADR&lt;1&gt;"/><specSig signal="LAN_BASEADR2_SPECSIG" value="LAN_BASEADR&lt;2&gt;"/><specSig signal="AUTO_CONFIG_DONE_CYCLE0AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKF_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;0&gt;/AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKF"/><specSig signal="AUTO_CONFIG_DONE_CYCLE1AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKF_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;1&gt;/AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKF"/><specSig signal="AUTO_CONFIG_DONE_CYCLE2_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;2&gt;"/><specSig signal="AUTO_CONFIG_DONE_CYCLE2AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKF_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;2&gt;/AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKF"/><specSig signal="IDE_ENABLEIDE_ENABLE_CLKF_SPECSIG" value="IDE_ENABLE/IDE_ENABLE_CLKF"/><specSig signal="CP_BASEADR0CP_BASEADR&lt;0&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;0&gt;/CP_BASEADR&lt;0&gt;_CLKF"/><specSig signal="CP_BASEADR1CP_BASEADR&lt;1&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;1&gt;/CP_BASEADR&lt;1&gt;_CLKF"/><specSig signal="CP_BASEADR2CP_BASEADR&lt;2&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;2&gt;/CP_BASEADR&lt;2&gt;_CLKF"/><specSig signal="CP_BASEADR3CP_BASEADR&lt;3&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;3&gt;/CP_BASEADR&lt;3&gt;_CLKF"/><specSig signal="CP_BASEADR4CP_BASEADR&lt;4&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;4&gt;/CP_BASEADR&lt;4&gt;_CLKF"/><specSig signal="CP_BASEADR5CP_BASEADR&lt;5&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;5&gt;/CP_BASEADR&lt;5&gt;_CLKF"/><specSig signal="CP_BASEADR6CP_BASEADR&lt;6&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;6&gt;/CP_BASEADR&lt;6&gt;_CLKF"/><specSig signal="CP_BASEADR7CP_BASEADR&lt;7&gt;_CLKF_SPECSIG" value="CP_BASEADR&lt;7&gt;/CP_BASEADR&lt;7&gt;_CLKF"/><specSig signal="Dout10Dout1&lt;0&gt;_CLKF_SPECSIG" value="Dout1&lt;0&gt;/Dout1&lt;0&gt;_CLKF"/><specSig signal="Dout11Dout1&lt;1&gt;_CLKF_SPECSIG" value="Dout1&lt;1&gt;/Dout1&lt;1&gt;_CLKF"/><specSig signal="Dout12Dout1&lt;2&gt;_CLKF_SPECSIG" value="Dout1&lt;2&gt;/Dout1&lt;2&gt;_CLKF"/><specSig signal="Dout13Dout1&lt;3&gt;_CLKF_SPECSIG" value="Dout1&lt;3&gt;/Dout1&lt;3&gt;_CLKF"/><specSig signal="IDE_BASEADR0IDE_BASEADR&lt;0&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;0&gt;/IDE_BASEADR&lt;0&gt;_CLKF"/><specSig signal="IDE_BASEADR1IDE_BASEADR&lt;1&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;1&gt;/IDE_BASEADR&lt;1&gt;_CLKF"/><specSig signal="IDE_BASEADR2IDE_BASEADR&lt;2&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;2&gt;/IDE_BASEADR&lt;2&gt;_CLKF"/><specSig signal="IDE_BASEADR3IDE_BASEADR&lt;3&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;3&gt;/IDE_BASEADR&lt;3&gt;_CLKF"/><specSig signal="IDE_BASEADR4IDE_BASEADR&lt;4&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;4&gt;/IDE_BASEADR&lt;4&gt;_CLKF"/><specSig signal="IDE_BASEADR5IDE_BASEADR&lt;5&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;5&gt;/IDE_BASEADR&lt;5&gt;_CLKF"/><specSig signal="IDE_BASEADR6IDE_BASEADR&lt;6&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;6&gt;/IDE_BASEADR&lt;6&gt;_CLKF"/><specSig signal="IDE_BASEADR7IDE_BASEADR&lt;7&gt;_CLKF_SPECSIG" value="IDE_BASEADR&lt;7&gt;/IDE_BASEADR&lt;7&gt;_CLKF"/><specSig signal="LAN_BASEADR0LAN_BASEADR&lt;0&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;0&gt;/LAN_BASEADR&lt;0&gt;_CLKF"/><specSig signal="LAN_BASEADR1LAN_BASEADR&lt;1&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;1&gt;/LAN_BASEADR&lt;1&gt;_CLKF"/><specSig signal="LAN_BASEADR2LAN_BASEADR&lt;2&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;2&gt;/LAN_BASEADR&lt;2&gt;_CLKF"/><specSig signal="LAN_BASEADR3LAN_BASEADR&lt;3&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;3&gt;/LAN_BASEADR&lt;3&gt;_CLKF"/><specSig signal="LAN_BASEADR4LAN_BASEADR&lt;4&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;4&gt;/LAN_BASEADR&lt;4&gt;_CLKF"/><specSig signal="LAN_BASEADR5LAN_BASEADR&lt;5&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;5&gt;/LAN_BASEADR&lt;5&gt;_CLKF"/><specSig signal="LAN_BASEADR6LAN_BASEADR&lt;6&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;6&gt;/LAN_BASEADR&lt;6&gt;_CLKF"/><specSig signal="LAN_BASEADR7LAN_BASEADR&lt;7&gt;_CLKF_SPECSIG" value="LAN_BASEADR&lt;7&gt;/LAN_BASEADR&lt;7&gt;_CLKF"/><specSig signal="SHUT_UP0SHUT_UP&lt;0&gt;_CLKF_SPECSIG" value="SHUT_UP&lt;0&gt;/SHUT_UP&lt;0&gt;_CLKF"/><specSig signal="SHUT_UP1SHUT_UP&lt;1&gt;_CLKF_SPECSIG" value="SHUT_UP&lt;1&gt;/SHUT_UP&lt;1&gt;_CLKF"/><specSig signal="SHUT_UP2SHUT_UP&lt;2&gt;_CLKF_SPECSIG" value="SHUT_UP&lt;2&gt;/SHUT_UP&lt;2&gt;_CLKF"/><specSig signal="lanlan_CLKFUIM_SPECSIG" value="lan/lan_CLKF.UIM"/><specSig signal="ideide_RSTF__INTUIM_SPECSIG" value="ide/ide_RSTF__$INT.UIM"/><specSig signal="OpTxINV124__INTUIM_SPECSIG" value="$OpTx$INV$124__$INT.UIM"/><specSig signal="AUTO_CONFIG_DONE_CYCLE0AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKFUIM_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;0&gt;/AUTO_CONFIG_DONE_CYCLE&lt;0&gt;_CLKF.UIM"/><specSig signal="AUTO_CONFIG_DONE_CYCLE1AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKFUIM_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;1&gt;/AUTO_CONFIG_DONE_CYCLE&lt;1&gt;_CLKF.UIM"/><specSig signal="AUTO_CONFIG_DONE_CYCLE2AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKFUIM_SPECSIG" value="AUTO_CONFIG_DONE_CYCLE&lt;2&gt;/AUTO_CONFIG_DONE_CYCLE&lt;2&gt;_CLKF.UIM"/><specSig signal="IDE_ENABLEIDE_ENABLE_CLKFUIM_SPECSIG" value="IDE_ENABLE/IDE_ENABLE_CLKF.UIM"/><specSig signal="CP_BASEADR0CP_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;0&gt;/CP_BASEADR&lt;0&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR1CP_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;1&gt;/CP_BASEADR&lt;1&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR2CP_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;2&gt;/CP_BASEADR&lt;2&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR3CP_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;3&gt;/CP_BASEADR&lt;3&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR4CP_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;4&gt;/CP_BASEADR&lt;4&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR5CP_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;5&gt;/CP_BASEADR&lt;5&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR6CP_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;6&gt;/CP_BASEADR&lt;6&gt;_CLKF.UIM"/><specSig signal="CP_BASEADR7CP_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" value="CP_BASEADR&lt;7&gt;/CP_BASEADR&lt;7&gt;_CLKF.UIM"/><specSig signal="Dout10Dout1&lt;0&gt;_CLKFUIM_SPECSIG" value="Dout1&lt;0&gt;/Dout1&lt;0&gt;_CLKF.UIM"/><specSig signal="Dout11Dout1&lt;1&gt;_CLKFUIM_SPECSIG" value="Dout1&lt;1&gt;/Dout1&lt;1&gt;_CLKF.UIM"/><specSig signal="Dout12Dout1&lt;2&gt;_CLKFUIM_SPECSIG" value="Dout1&lt;2&gt;/Dout1&lt;2&gt;_CLKF.UIM"/><specSig signal="Dout13Dout1&lt;3&gt;_CLKFUIM_SPECSIG" value="Dout1&lt;3&gt;/Dout1&lt;3&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR0IDE_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;0&gt;/IDE_BASEADR&lt;0&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR1IDE_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;1&gt;/IDE_BASEADR&lt;1&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR2IDE_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;2&gt;/IDE_BASEADR&lt;2&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR3IDE_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;3&gt;/IDE_BASEADR&lt;3&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR4IDE_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;4&gt;/IDE_BASEADR&lt;4&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR5IDE_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;5&gt;/IDE_BASEADR&lt;5&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR6IDE_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;6&gt;/IDE_BASEADR&lt;6&gt;_CLKF.UIM"/><specSig signal="IDE_BASEADR7IDE_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" value="IDE_BASEADR&lt;7&gt;/IDE_BASEADR&lt;7&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR0LAN_BASEADR&lt;0&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;0&gt;/LAN_BASEADR&lt;0&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR1LAN_BASEADR&lt;1&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;1&gt;/LAN_BASEADR&lt;1&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR2LAN_BASEADR&lt;2&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;2&gt;/LAN_BASEADR&lt;2&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR3LAN_BASEADR&lt;3&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;3&gt;/LAN_BASEADR&lt;3&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR4LAN_BASEADR&lt;4&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;4&gt;/LAN_BASEADR&lt;4&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR5LAN_BASEADR&lt;5&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;5&gt;/LAN_BASEADR&lt;5&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR6LAN_BASEADR&lt;6&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;6&gt;/LAN_BASEADR&lt;6&gt;_CLKF.UIM"/><specSig signal="LAN_BASEADR7LAN_BASEADR&lt;7&gt;_CLKFUIM_SPECSIG" value="LAN_BASEADR&lt;7&gt;/LAN_BASEADR&lt;7&gt;_CLKF.UIM"/><specSig signal="SHUT_UP0SHUT_UP&lt;0&gt;_CLKFUIM_SPECSIG" value="SHUT_UP&lt;0&gt;/SHUT_UP&lt;0&gt;_CLKF.UIM"/><specSig signal="SHUT_UP1SHUT_UP&lt;1&gt;_CLKFUIM_SPECSIG" value="SHUT_UP&lt;1&gt;/SHUT_UP&lt;1&gt;_CLKF.UIM"/><specSig signal="SHUT_UP2SHUT_UP&lt;2&gt;_CLKFUIM_SPECSIG" value="SHUT_UP&lt;2&gt;/SHUT_UP&lt;2&gt;_CLKF.UIM"/><specSig signal="IDE_R_SIDE_R_S_CLKFUIM_SPECSIG" value="IDE_R_S/IDE_R_S_CLKF.UIM"/><specSig signal="IDE_W_SIDE_W_S_CLKFUIM_SPECSIG" value="IDE_W_S/IDE_W_S_CLKF.UIM"/><specSig signal="ROM_OE_SROM_OE_S_CLKFUIM_SPECSIG" value="ROM_OE_S/ROM_OE_S_CLKF.UIM"/><specSig signal="SLAVE_OBUF__INTUIM_SPECSIG" value="SLAVE_OBUF__$INT.UIM"/><specSig signal="ROM_B_0_OBUFBUF5ROM_B_0_OBUFBUF5_TRSTUIM_SPECSIG" value="ROM_B_0_OBUF$BUF5/ROM_B_0_OBUF$BUF5_TRST.UIM"/></document>
