/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [50:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z ? in_data[137] : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_11z ? celloutsig_1_3z : celloutsig_1_0z[18];
  assign celloutsig_0_9z = celloutsig_0_7z ? in_data[52] : in_data[24];
  assign celloutsig_1_6z = ~(in_data[148] & celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_3z & celloutsig_1_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z & celloutsig_0_11z);
  assign celloutsig_0_33z = !(celloutsig_0_9z ? celloutsig_0_26z : celloutsig_0_25z);
  assign celloutsig_0_37z = !(celloutsig_0_33z ? celloutsig_0_23z : celloutsig_0_17z);
  assign celloutsig_0_17z = !(celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_3z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_12z | celloutsig_0_13z);
  assign celloutsig_0_20z = ~(celloutsig_0_2z | celloutsig_0_16z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | in_data[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_11z | celloutsig_0_14z[0]);
  assign celloutsig_0_23z = ~(celloutsig_0_21z | celloutsig_0_2z);
  assign celloutsig_0_32z = ~(celloutsig_0_12z | celloutsig_0_25z);
  assign celloutsig_0_26z = ~((celloutsig_0_17z | celloutsig_0_2z) & (celloutsig_0_11z | celloutsig_0_23z));
  assign celloutsig_1_9z = celloutsig_1_5z | ~(celloutsig_1_0z[3]);
  assign celloutsig_0_12z = celloutsig_0_6z[14] | ~(in_data[91]);
  assign celloutsig_0_25z = celloutsig_0_22z | ~(celloutsig_0_18z);
  assign celloutsig_1_7z = celloutsig_1_3z | celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_2z;
  assign celloutsig_0_0z = in_data[93:83] & in_data[93:83];
  assign celloutsig_0_35z = { celloutsig_0_10z[0], celloutsig_0_23z, celloutsig_0_27z } == { celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[121:117] == celloutsig_1_0z[21:17];
  assign celloutsig_0_27z = { celloutsig_0_3z[7:4], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_17z } == { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_36z = { celloutsig_0_6z[17:14], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_29z } === { celloutsig_0_30z[14:9], celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_28z };
  assign celloutsig_0_31z = celloutsig_0_8z[9:2] === { in_data[44:43], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_0z[13:0] >= { in_data[115], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_28z = { in_data[31:24], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_21z } >= { celloutsig_0_6z[8:6], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_8z[14:8], celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_5z } >= { celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_21z = celloutsig_0_0z[4:2] <= { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_11z = in_data[35:24] && { celloutsig_0_0z[10:1], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_18z = { in_data[175:164], celloutsig_1_1z, 1'h0, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_17z[2:1], 1'h0, celloutsig_1_8z } < { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_1z, 1'h0, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_6z[25:21], celloutsig_0_9z } % { 1'h1, celloutsig_0_3z[5:1] };
  assign celloutsig_0_19z = celloutsig_0_10z[5:3] % { 1'h1, celloutsig_0_6z[30], celloutsig_0_18z };
  assign celloutsig_1_15z = { celloutsig_1_4z[7:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_4z[8:5], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } * celloutsig_0_6z[32:9];
  assign celloutsig_0_4z = celloutsig_0_0z[6:4] !== { celloutsig_0_0z[3:2], celloutsig_0_2z };
  assign celloutsig_0_6z = ~ { in_data[86:38], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z[3:2] };
  assign celloutsig_0_1z = & celloutsig_0_0z[9:2];
  assign celloutsig_1_1z = | celloutsig_1_0z[19:3];
  assign celloutsig_1_11z = | celloutsig_1_4z[8:1];
  assign celloutsig_1_12z = | { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = | { celloutsig_1_4z[6:5], celloutsig_1_3z };
  assign celloutsig_0_13z = | { celloutsig_0_8z[2:1], celloutsig_0_5z };
  assign celloutsig_1_3z = ~^ { in_data[186:179], celloutsig_1_1z };
  assign celloutsig_0_15z = ~^ celloutsig_0_6z[39:36];
  assign celloutsig_0_14z = { celloutsig_0_8z[9:8], celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_6z[31:29], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[167:146] >>> in_data[184:163];
  assign celloutsig_1_4z = { celloutsig_1_0z[8:0], celloutsig_1_1z, celloutsig_1_1z } >>> in_data[178:168];
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z } ^ { in_data[169:162], celloutsig_1_5z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = { celloutsig_0_0z[6:1], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_30z = 19'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_30z = { celloutsig_0_6z[28:20], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_15z };
  assign { celloutsig_1_17z[1], celloutsig_1_17z[2] } = { celloutsig_1_2z, in_data[183] } & { celloutsig_1_0z[4], celloutsig_1_0z[5] };
  assign celloutsig_1_17z[0] = 1'h0;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
