From 95012f79932cb854785c105f7165b706f118da2d Mon Sep 17 00:00:00 2001
From: caosong <caosong@mprc.pku.edu.cn>
Date: Thu, 17 May 2012 11:11:29 +0800
Subject: [PATCH 348/641] UniCore64: fix the name of the block comment in
 hwdef-cp0-sysctrl.h

Signed-off-by: caosong <caosong@mprc.pku.edu.cn>
---
 Documentation/DocBook/unicore64-kernel.tmpl     |    8 ++++----
 arch/unicore64/include/arch/hwdef-cp0-sysctrl.h |    8 ++++----
 2 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/Documentation/DocBook/unicore64-kernel.tmpl b/Documentation/DocBook/unicore64-kernel.tmpl
index 03899c3..9104b34 100644
--- a/Documentation/DocBook/unicore64-kernel.tmpl
+++ b/Documentation/DocBook/unicore64-kernel.tmpl
@@ -59,10 +59,10 @@
 			<screen>
 			See file: arch/unicore64/include/arch/hwdef-copro.h
 			</screen>
-!Parch/unicore64/include/arch/hwdef-copro.h HWDEF_COPRO_H
-!Parch/unicore64/include/arch/hwdef-copro.h HWDEF_COPRO_H_CP0
-!Parch/unicore64/include/arch/hwdef-copro.h HWDEF_COPRO_H_CP0_CPUID
-!Parch/unicore64/include/arch/hwdef-copro.h HWDEF_COPRO_H_CP0_CTRLREG
+!Parch/unicore64/include/arch/hwdef-cp0-sysctrl.h HWDEF_CP0_SYSCTRL_H_CP0
+!Parch/unicore64/include/arch/hwdef-cp0-sysctrl.h HWDEF_CP0_SYSCTRL_H_CP0_CTRLREG
+!Parch/unicore64/include/arch/hwdef-cp0-sysctrl.h HWDEF_CP0_SYSCTRL_H_CP0_CPUID
+!Parch/unicore64/include/arch/hwdef-cp0-sysctrl.h HWDEF_CP0_SYSCTRL_H_CP0_CACHE
 		</sect2>
 		<sect2 id="sect1_1_3">
 			<title>Memory</title>
diff --git a/arch/unicore64/include/arch/hwdef-cp0-sysctrl.h b/arch/unicore64/include/arch/hwdef-cp0-sysctrl.h
index 522f890..c5c04ce 100644
--- a/arch/unicore64/include/arch/hwdef-cp0-sysctrl.h
+++ b/arch/unicore64/include/arch/hwdef-cp0-sysctrl.h
@@ -4,7 +4,7 @@
 #include <arch/hwdef-copro.h>
 
 /**
- * DOC: HWDEF_COPRO_H_CP0
+ * DOC: HWDEF_CP0_SYSCTRL_H_CP0
  *
  * CP0 is the control coprocesscor which helps the main processor
  * with global control.
@@ -57,7 +57,7 @@
 #define CP0_INTR_IPM			__BF(1, 1, 13)
 
 /**
- * DOC: HWDEF_COPRO_H_CP0_CTRLREG
+ * DOC: HWDEF_CP0_SYSCTRL_H_CP0_CTRLREG
  * Following bit field definitions for control register in CP0 are defined:
  *
  * \\\\lt:programlisting\\\\gt:
@@ -81,7 +81,7 @@
 #define CP0_CTRLREG_DEFAULT		CP0_CTRLREG_WRITEBACK
 
 /**
- * DOC: HWDEF_COPRO_H_CP0_CPUID
+ * DOC: HWDEF_CP0_SYSCTRL_H_CP0_CPUID
  * Following cpu inforamtion macros in CP0 are defined:
  *
  * \\\\lt:programlisting\\\\gt:
@@ -105,7 +105,7 @@
 #define CP0_CPUID_DESIGNER_MPRC		__BF(0x4D, 8, 24)
 
 /**
- * DOC: HWDEF_COPRO_H_CP0_CACHE
+ * DOC: HWDEF_CP0_SYSCTRL_H_CP0_CACHE
  * Following cache inforamtion macros in CP0 are defined.
  */
 #define CP0_CPUID_ICACHE_LINE_SELECT		__BS(2, 0)
-- 
1.7.9.5

