# Pano Logic Zero Client G2 Constraints File
# VCCAUX is 2.5 Volts
CONFIG VCCAUX = "2.5";


# 125 MHz System Clock (25 MHz when GMII chip is in reset)
TIMESPEC TS_OSC_CLK = PERIOD "osc_clk" 125 MHz HIGH 50%;
NET "osc_clk" TNM_NET = osc_clk;

# GMII RX input, driven by GMII chip.
TIMESPEC TS_GMII_RX_CLK = PERIOD "gmii_rx_clk" 125 MHz HIGH 50%;
NET "gmii_rx_clk" TNM_NET = gmii_rx_clk;

# 60 MHz clock driven by ULPI chip.
TIMESPEC TS_ULPI_CLK = PERIOD "ulpi_clk" 60 MHz HIGH 50%;
NET "ulpi_clk" TNM_NET = ulpi_clk;

# Configuration registers main clk and vo clk.
# Without this, we get masasive timing violations.
TIMESPEC TS_MAIN_CLK_TO_VO_CLK_FALSE_PATH = FROM "u_main_clk_gen_u_main_clk_pll_CLKFX" TO "u_vo_clk_gen_u_vo_clk_pll_CLKFX" TIG;

# Reset Signals
#NET "SYSRST_N" LOC = AB14   | IOSTANDARD = LVCMOS33;
#NET "RESET_OUT_N" LOC = AA6 | IOSTANDARD = LVCMOS33;

# Power Management
#NET "SLEEP_REQ" LOC = C13   | IOSTANDARD = LVCMOS33;
#NET "POWER_SLEEP" LOC = C10 | IOSTANDARD = LVCMOS33;

# 125 MHz System Clock (25 MHz when GMII chip is in reset)
# This net is driven by the GMII chip.
NET "osc_clk"               LOC = Y13 | IOSTANDARD = LVCMOS33;

# USB Clock Generation
NET "usb_reset_"            LOC = W11 | IOSTANDARD = LVCMOS33;
NET "usb_clk"               LOC = W12 | IOSTANDARD = LVCMOS33;

# Pano Button LED Output, Active High
NET "led_red"               LOC = E12 | IOSTANDARD = LVCMOS33;
NET "led_blue"              LOC = H13 | IOSTANDARD = LVCMOS33;
NET "led_green"             LOC = F13 | IOSTANDARD = LVCMOS33;

# Pano Button Input, Active Low
NET "pano_button"           LOC = H12 | IOSTANDARD = LVCMOS33;

# DVI Common
NET "dvi_spc"               LOC = E8 | IOSTANDARD = LVCMOS33;
NET "dvi_spd"               LOC = D9 | IOSTANDARD = LVCMOS33;

# Chrontel 1 (DVI)
NET "dvi_reset_"            LOC = C15 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_xclk_p"            LOC = E14 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_xclk_n"            LOC = F15 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_v"                 LOC = C16 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_h"                 LOC = F12 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_de"                LOC = F14 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[0]"              LOC = D17 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[1]"              LOC = A14 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[2]"              LOC = A15 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[3]"              LOC = A16 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[4]"              LOC = A17 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[5]"              LOC = A18 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[6]"              LOC = D14 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[7]"              LOC = B14 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[8]"              LOC = B16 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[9]"              LOC = B18 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[10]"             LOC = E16 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "dvi_d[11]"             LOC = D15 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;

#NET "dvi0_ddc_scl"          LOC = C14 | IOSTANDARD = LVCMOS33;
#NET "dvi0_ddc_sda"          LOC = C17 | IOSTANDARD = LVCMOS33;
#NET "dvi0_hpint"            LOC = D13 | IOSTANDARD = LVCMOS33; # Hot-plug detect interrupt input, active low
# Chrontel 2 (micro-HDMI)
NET "hdmi_reset_"           LOC = W18  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24; # Reset output, active low
NET "hdmi_xclk_p"           LOC = T15  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24; # Clock output
NET "hdmi_v"                LOC = T16  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24; # V-sync output
NET "hdmi_h"                LOC = AB15 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24; # H-sync output
NET "hdmi_de"               LOC = AB16 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24; # Data enable output
NET "hdmi_d[0]"             LOC = T18  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[1]"             LOC = U16  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[2]"             LOC = V17  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[3]"             LOC = V19  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[4]"             LOC = V18  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[5]"             LOC = W17  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[6]"             LOC = Y17  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[7]"             LOC = Y15  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[8]"             LOC = Y18  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[9]"             LOC = Y19  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[10]"            LOC = AB21 | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;
NET "hdmi_d[11]"            LOC = T17  | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 24;

#NET "DDC2_SCK" LOC = AA21 | IOSTANDARD = LVCMOS33; # Display data channel clock
#NET "DDC2_SDA" LOC = AB19 | IOSTANDARD = LVCMOS33; # Display data channel data
#NET "V2_HPINT" LOC = AB18 | IOSTANDARD = LVCMOS33; # Hot-plug detect interrupt input, active low

# USB PHY
NET "ulpi_clk"              LOC = C12  | IOSTANDARD = LVCMOS33;
NET "ulpi_data[7]"          LOC = A4   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[6]"          LOC = A6   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[5]"          LOC = B6   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[4]"          LOC = C6   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[3]"          LOC = D6   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[2]"          LOC = A8   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[1]"          LOC = B8   | IOSTANDARD = LVCMOS33;
NET "ulpi_data[0]"          LOC = A7   | IOSTANDARD = LVCMOS33;
NET "ulpi_nxt"              LOC = C5   | IOSTANDARD = LVCMOS33;
NET "ulpi_direction"        LOC = C7   | IOSTANDARD = LVCMOS33;
NET "ulpi_stp"              LOC = A5   | IOSTANDARD = LVCMOS33;
NET "ulpi_reset"            LOC = C9   | IOSTANDARD = LVCMOS33;

# Audio interface
NET "codec_bclk" LOC = AB13 | IOSTANDARD = LVCMOS33;
NET "codec_adclrc" LOC = W9 | IOSTANDARD = LVCMOS33;
NET "codec_adcdat" LOC = R13 | IOSTANDARD = LVCMOS33;
NET "codec_daclrc" LOC = U6 | IOSTANDARD = LVCMOS33;
NET "codec_dacdat" LOC = Y14 | IOSTANDARD = LVCMOS33;
NET "codec_mclk" LOC = W14 | IOSTANDARD = LVCMOS33;
NET "codec_scl" LOC = U17 | IOSTANDARD = LVCMOS33;
NET "codec_sda" LOC = AB17 | IOSTANDARD = LVCMOS33;

# Ethernet PHY
NET "gmii_rst_"             LOC = R11   | IOSTANDARD = LVCMOS33;
NET "gmii_mdio_mdc"         LOC = AB6   | IOSTANDARD = LVCMOS33;
NET "gmii_mdio_mdio"        LOC = AA2   | IOSTANDARD = LVCMOS33;

NET "gmii_rx_clk"           LOC = AB11  | IOSTANDARD = LVCMOS33;
NET "gmii_rx_dv"            LOC = Y7    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_er"            LOC = Y8    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[7]"          LOC = Y9    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[6]"          LOC = U9    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[5]"          LOC = R8    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[4]"          LOC = V9    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[3]"          LOC = R7    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[2]"          LOC = R9    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[1]"          LOC = Y4    | IOSTANDARD = LVCMOS33;
NET "gmii_rx_d[0]"          LOC = Y3    | IOSTANDARD = LVCMOS33;


NET "gmii_tx_gclk"          LOC = AA12  | IOSTANDARD = LVCMOS33;
NET "gmii_tx_clk"           LOC = Y11   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_en"            LOC = AA8   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_er"            LOC = AB8   | IOSTANDARD = LVCMOS33; # NC
NET "gmii_tx_d[7]"          LOC = Y10   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[6]"          LOC = T7    | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[5]"          LOC = AB10  | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[4]"          LOC = AB9   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[3]"          LOC = AB7   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[2]"          LOC = AB4   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[1]"          LOC = AB3   | IOSTANDARD = LVCMOS33;
NET "gmii_tx_d[0]"          LOC = AB2   | IOSTANDARD = LVCMOS33;

NET "gmii_col"              LOC = V7    | IOSTANDARD = LVCMOS33;
NET "gmii_crs"              LOC = W4    | IOSTANDARD = LVCMOS33;

#NET "ENET_LINK_ACTIVE_N" LOC = AA4 | IOSTANDARD = LVCMOS33;

# DDR2 SDRAM Interface A
#NET "DDR2A_D[0]" LOC = N20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[1]" LOC = N22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[2]" LOC = M21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[3]" LOC = M22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[4]" LOC = J20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[5]" LOC = J22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[6]" LOC = K21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[7]" LOC = K22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[8]" LOC = P21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[9]" LOC = P22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[10]" LOC = R20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[11]" LOC = R22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[12]" LOC = U20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[13]" LOC = U22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[14]" LOC = V21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_D[15]" LOC = V22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_CKE" LOC = D21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[12]" LOC = D22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[11]" LOC = F19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[10]" LOC = G19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[9]" LOC = C22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[8]" LOC = C20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[7]" LOC = E20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[6]" LOC = K19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[5]" LOC = K20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[4]" LOC = F20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[3]" LOC = G20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[2]" LOC = E22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[1]" LOC = F22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_A[0]" LOC = F21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_BA[2]" LOC = H18 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_BA[1]" LOC = K17 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_BA[0]" LOC = J17 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_RAS_L" LOC = H21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_CAS_L" LOC = H22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_WE_L" LOC = H19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_CK_P" LOC = H20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_CK_N" LOC = J19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_ODT" LOC = G22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_UDM" LOC = M20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_LDM" LOC = L19 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_LDQS_P" LOC = L20 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_LDQS_N" LOC = L22 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_UDQS_P" LOC = T21 | IOSTANDARD = LVCMOS18;
#NET "DDR2A_UDQS_N" LOC = T22 | IOSTANDARD = LVCMOS18;
# DDR2 SDRAM Interface B
#NET "DDR2B_D[15]" LOC = V1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[14]" LOC = V2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[13]" LOC = U1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[12]" LOC = U3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[11]" LOC = R1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[10]" LOC = R3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[9]" LOC = P1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[8]" LOC = P2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[7]" LOC = K1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[6]" LOC = K2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[5]" LOC = J1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[4]" LOC = J3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[3]" LOC = M1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[2]" LOC = M2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[1]" LOC = N1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_D[0]" LOC = N3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_CKE" LOC = D2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[12]" LOC = D1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[11]" LOC = C1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[10]" LOC = G4 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[9]" LOC = E1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[8]" LOC = E3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[7]" LOC = H6 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[6]" LOC = J4 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[5]" LOC = K3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[4]" LOC = F3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[3]" LOC = K6 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[2]" LOC = H5 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[1]" LOC = H1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_A[0]" LOC = H2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_BA[2]" LOC = F1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_BA[1]" LOC = G1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_BA[0]" LOC = G3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_RAS_L" LOC = K5 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_CAS_L" LOC = K4 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_WE_L" LOC = F2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_CK_P" LOC = H4 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_CK_N" LOC = H3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_ODT" LOC = J6 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_UDM" LOC = M3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_LDM" LOC = L4 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_LDQS_P" LOC = L3 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_LDQS_N" LOC = L1 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_UDQS_P" LOC = T2 | IOSTANDARD = LVCMOS18;
#NET "DDR2B_UDQS_N" LOC = T1 | IOSTANDARD = LVCMOS18;


INST "gmii_rx_d<0>" TNM = gmii_rx_io;
INST "gmii_rx_d<1>" TNM = gmii_rx_io;
INST "gmii_rx_d<2>" TNM = gmii_rx_io;
INST "gmii_rx_d<3>" TNM = gmii_rx_io;
INST "gmii_rx_d<4>" TNM = gmii_rx_io;
INST "gmii_rx_d<5>" TNM = gmii_rx_io;
INST "gmii_rx_d<6>" TNM = gmii_rx_io;
INST "gmii_rx_d<7>" TNM = gmii_rx_io;
INST "gmii_rx_er" TNM = gmii_rx_io;
INST "gmii_rx_dv" TNM = gmii_rx_io;
TIMEGRP "gmii_rx_io" OFFSET = IN 2.5 ns VALID 3 ns BEFORE "gmii_rx_clk" RISING;

