INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Fri Mar  8 07:22:58 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Fri Mar  8 07:22:58 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [07:23:19] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [07:23:57] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [07:24:20] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 367844 ; free virtual = 836600
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [07:24:20] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk alveo_hls4ml:4 -sp alveo_hls4ml_1.in:HBM[0:3] -sp alveo_hls4ml_1.out:HBM[4:7] -sp alveo_hls4ml_2.in:HBM[8:11] -sp alveo_hls4ml_2.out:HBM[12:15] -sp alveo_hls4ml_3.in:HBM[16:19] -sp alveo_hls4ml_3.out:HBM[20:23] -sp alveo_hls4ml_4.in:HBM[24:27] -sp alveo_hls4ml_4.out:HBM[28:31] -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 4  {alveo_hls4ml_1 alveo_hls4ml_2 alveo_hls4ml_3 alveo_hls4ml_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: in, sptag: HBM[24:27]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: out, sptag: HBM[28:31]
INFO: [SYSTEM_LINK 82-37] [07:24:34] cfgen finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 367853 ; free virtual = 836688
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [07:24:35] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [07:24:47] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 367904 ; free virtual = 836660
INFO: [v++ 60-1441] [07:24:48] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:29 ; elapsed = 00:01:29 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 367977 ; free virtual = 836733
INFO: [v++ 60-1443] [07:24:48] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [07:25:01] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 367238 ; free virtual = 835974
INFO: [v++ 60-1443] [07:25:02] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [07:25:03] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.83 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 366183 ; free virtual = 834915
INFO: [v++ 60-1443] [07:25:03] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/accelerator_wrapper/.ipcache --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[07:26:12] Run vpl: Step create_project: Started
Creating Vivado project.
[07:26:59] Run vpl: Step create_project: Completed
[07:26:59] Run vpl: Step create_bd: Started
[07:28:16] Run vpl: Step create_bd: RUNNING...
[07:29:35] Run vpl: Step create_bd: RUNNING...
[07:30:51] Run vpl: Step create_bd: RUNNING...
[07:32:16] Run vpl: Step create_bd: RUNNING...
[07:32:53] Run vpl: Step create_bd: Completed
[07:32:54] Run vpl: Step update_bd: Started
[07:33:04] Run vpl: Step update_bd: Completed
[07:33:04] Run vpl: Step generate_target: Started
[07:34:21] Run vpl: Step generate_target: RUNNING...
[07:35:40] Run vpl: Step generate_target: RUNNING...
[07:37:05] Run vpl: Step generate_target: RUNNING...
[07:38:22] Run vpl: Step generate_target: RUNNING...
[07:39:37] Run vpl: Step generate_target: RUNNING...
[07:41:04] Run vpl: Step generate_target: RUNNING...
[07:42:26] Run vpl: Step generate_target: RUNNING...
[07:44:04] Run vpl: Step generate_target: RUNNING...
[07:45:34] Run vpl: Step generate_target: RUNNING...
[07:47:12] Run vpl: Step generate_target: RUNNING...
[07:48:36] Run vpl: Step generate_target: RUNNING...
[07:50:03] Run vpl: Step generate_target: RUNNING...
[07:50:51] Run vpl: Step generate_target: Completed
[07:50:51] Run vpl: Step config_hw_runs: Started
[07:51:56] Run vpl: Step config_hw_runs: Completed
[07:51:56] Run vpl: Step synth: Started
[07:52:59] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:53:29] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:54:00] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:54:31] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:55:01] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:55:32] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:56:03] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[07:56:33] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:57:04] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:57:34] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:58:05] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:58:35] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:59:05] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[07:59:35] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[08:00:06] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[08:00:37] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[08:01:07] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[08:01:38] Block-level synthesis in progress, 2 of 5 jobs complete, 0 jobs running.
[08:02:08] Block-level synthesis in progress, 2 of 5 jobs complete, 0 jobs running.
[08:02:39] Block-level synthesis in progress, 5 of 5 jobs complete, 0 jobs running.
[08:03:09] Top-level synthesis in progress.
[08:03:40] Top-level synthesis in progress.
[08:04:10] Top-level synthesis in progress.
[08:04:40] Top-level synthesis in progress.
[08:05:11] Top-level synthesis in progress.
[08:05:42] Top-level synthesis in progress.
[08:06:12] Top-level synthesis in progress.
[08:06:43] Top-level synthesis in progress.
[08:07:10] Run vpl: Step synth: Completed
[08:07:10] Run vpl: Step impl: Started
[08:25:51] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 00m 44s 

[08:25:51] Starting logic optimization..
[08:27:22] Phase 1 Retarget
[08:27:52] Phase 2 Constant propagation
[08:28:23] Phase 3 Sweep
[08:28:53] Phase 4 BUFG optimization
[08:29:23] Phase 5 Shift Register Optimization
[08:29:23] Phase 6 Post Processing Netlist
[08:30:54] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 03s 

[08:30:54] Starting logic placement..
[08:31:25] Phase 1 Placer Initialization
[08:31:25] Phase 1.1 Placer Initialization Netlist Sorting
[08:36:27] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[08:37:28] Phase 1.3 Build Placer Netlist Model
[08:41:00] Phase 1.4 Constrain Clocks/Macros
[08:41:30] Phase 2 Global Placement
[08:41:30] Phase 2.1 Floorplanning
[08:42:31] Phase 2.1.1 Partition Driven Placement
[08:42:31] Phase 2.1.1.1 PBP: Partition Driven Placement
[08:43:32] Phase 2.1.1.2 PBP: Clock Region Placement
[08:44:33] Phase 2.1.1.3 PBP: Discrete Incremental
[08:44:33] Phase 2.1.1.4 PBP: Compute Congestion
[08:45:03] Phase 2.1.1.5 PBP: Macro Placement
[08:45:03] Phase 2.1.1.6 PBP: UpdateTiming
[08:45:33] Phase 2.1.1.7 PBP: Add part constraints
[08:45:33] Phase 2.2 Physical Synthesis After Floorplan
[08:46:34] Phase 2.3 Update Timing before SLR Path Opt
[08:46:34] Phase 2.4 Post-Processing in Floorplanning
[08:46:34] Phase 2.5 Global Placement Core
[08:57:14] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[08:57:14] Phase 2.5.2 Physical Synthesis In Placer
[09:01:18] Phase 3 Detail Placement
[09:01:18] Phase 3.1 Commit Multi Column Macros
[09:01:48] Phase 3.2 Commit Most Macros & LUTRAMs
[09:03:20] Phase 3.3 Small Shape DP
[09:03:20] Phase 3.3.1 Small Shape Clustering
[09:03:50] Phase 3.3.2 Flow Legalize Slice Clusters
[09:03:50] Phase 3.3.3 Slice Area Swap
[09:04:21] Phase 3.3.3.1 Slice Area Swap Initial
[09:05:22] Phase 3.4 Place Remaining
[09:05:22] Phase 3.5 Re-assign LUT pins
[09:05:52] Phase 3.6 Pipeline Register Optimization
[09:05:52] Phase 3.7 Fast Optimization
[09:06:53] Phase 4 Post Placement Optimization and Clean-Up
[09:07:23] Phase 4.1 Post Commit Optimization
[09:08:55] Phase 4.1.1 Post Placement Optimization
[09:09:25] Phase 4.1.1.1 BUFG Insertion
[09:09:25] Phase 1 Physical Synthesis Initialization
[09:09:56] Phase 4.1.1.2 BUFG Replication
[09:09:56] Phase 4.1.1.3 Post Placement Timing Optimization
[09:55:42] Phase 4.1.1.4 Replication
[09:57:44] Phase 4.2 Post Placement Cleanup
[09:57:44] Phase 4.3 Placer Reporting
[09:57:44] Phase 4.3.1 Print Estimated Congestion
[09:58:15] Phase 4.4 Final Placement Cleanup
[10:02:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 31m 54s 

[10:02:49] Starting logic routing..
[10:03:50] Phase 1 Build RT Design
[10:06:53] Phase 2 Router Initialization
[10:06:53] Phase 2.1 Fix Topology Constraints
[10:07:23] Phase 2.2 Pre Route Cleanup
[10:07:54] Phase 2.3 Global Clock Net Routing
[10:08:24] Phase 2.4 Update Timing
[10:11:27] Phase 2.5 Update Timing for Bus Skew
[10:11:27] Phase 2.5.1 Update Timing
[10:12:59] Phase 3 Initial Routing
[10:12:59] Phase 3.1 Global Routing
[10:14:00] Phase 4 Rip-up And Reroute
[10:14:00] Phase 4.1 Global Iteration 0
[10:22:37] Phase 4.2 Global Iteration 1
[10:24:39] Phase 4.3 Global Iteration 2
[10:29:13] Phase 4.4 Global Iteration 3
[10:31:15] Phase 5 Delay and Skew Optimization
[10:31:15] Phase 5.1 Delay CleanUp
[10:31:15] Phase 5.1.1 Update Timing
[10:32:47] Phase 5.1.2 Update Timing
[10:33:48] Phase 5.2 Clock Skew Optimization
[10:34:18] Phase 6 Post Hold Fix
[10:34:18] Phase 6.1 Hold Fix Iter
[10:34:18] Phase 6.1.1 Update Timing
[10:35:49] Phase 7 Route finalize
[10:36:20] Phase 8 Verifying routed nets
[10:36:50] Phase 9 Depositing Routes
[10:37:51] Phase 10 Leaf Clock Prog Delay Opt
[10:39:23] Phase 10.1 Delay CleanUp
[10:39:23] Phase 10.1.1 Update Timing
[10:40:24] Phase 10.1.2 Update Timing
[10:41:55] Phase 10.2 Hold Fix Iter
[10:41:55] Phase 10.2.1 Update Timing
[10:44:58] Phase 11 Depositing Routes
[10:45:59] Phase 12 Resolve XTalk
[10:45:59] Phase 13 Post Router Timing
[10:48:01] Phase 14 Route finalize
[10:48:31] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 45m 42s 

[10:48:31] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[11:06:50] Creating bitmap...
[11:22:35] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[11:22:35] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 34m 03s 
Check VPL, containing 1 checks, has run: 0 errors
[11:23:55] Run vpl: Step impl: Completed
[11:23:56] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:24:05] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:02 ; elapsed = 03:59:02 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 398207 ; free virtual = 840284
INFO: [v++ 60-1443] [11:24:06] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [11:24:30] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 400966 ; free virtual = 843384
INFO: [v++ 60-1443] [11:24:31] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 55683126 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3175 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 33951 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 59807 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (55815056 bytes) to the output file: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [11:24:35] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:04 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 400856 ; free virtual = 843464
INFO: [v++ 60-1443] [11:24:35] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [11:24:36] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:01 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 400828 ; free virtual = 843467
INFO: [v++ 60-1443] [11:24:36] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [11:24:36] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.39 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 400818 ; free virtual = 843472
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 1m 52s
INFO: [v++ 60-1653] Closing dispatch client.
