/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:44263:5: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
    for (size_t i = 0; i < count; i++) {
    ^~~
    VITIS_LOOP_60_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:44263:5: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46196:5: warning: Added loop label VITIS_LOOP_39_1:   [xilinx-label-all-loops]
    while (it != s.end() && std::isdigit(*it)) ++it;
    ^~~~~
    VITIS_LOOP_39_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46196:5: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46213:5: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
    for (size_t i = 0; i < m_vSwitches.size(); i++) {
    ^~~
    VITIS_LOOP_64_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46213:5: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46246:9: warning: Added loop label VITIS_LOOP_97_1:   [xilinx-label-all-loops]
        while (m_mapShortcutKeys.find(temp) != m_mapShortcutKeys.end() && (size_t)i < cmd.key.length()) {
        ^~~~~
        VITIS_LOOP_97_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46246:9: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46310:5: warning: Added loop label VITIS_LOOP_161_1:   [xilinx-label-all-loops]
    while (i < argc) {
    ^~~~~
    VITIS_LOOP_161_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46310:5: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46467:5: warning: Added loop label VITIS_LOOP_318_1:   [xilinx-label-all-loops]
    for (size_t i = 0; i < m_vSwitches.size(); i++) {
    ^~~
    VITIS_LOOP_318_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46467:5: note: FIX-IT applied suggested code changes
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46475:5: warning: Added loop label VITIS_LOOP_326_2:   [xilinx-label-all-loops]
    for (size_t i = 0; i < m_vSwitches.size(); i++) {
    ^~~
    VITIS_LOOP_326_2: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/cmdlineparser.pp.0.cpp:46475:5: note: FIX-IT applied suggested code changes
