{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "high-order_stencil_computations"}, {"score": 0.004581505405526037, "phrase": "scalable_parallelization_scheme"}, {"score": 0.004413846562278824, "phrase": "memory_behavior"}, {"score": 0.004359328949187473, "phrase": "multicore_clusters"}, {"score": 0.004122179528285764, "phrase": "-node_parallelization"}, {"score": 0.004071249707923223, "phrase": "spatial_decomposition"}, {"score": 0.0039221899471111, "phrase": "explicit_non-uniform_memory"}, {"score": 0.003849718769860117, "phrase": "numa"}, {"score": 0.0035951877427580006, "phrase": "efficient_use"}, {"score": 0.0035507457285983268, "phrase": "hierarchical_memory"}, {"score": 0.0032953582866530966, "phrase": "single-instruction_multiple-data_techniques"}, {"score": 0.0031746155143471725, "phrase": "data_locality"}, {"score": 0.0030204580407008214, "phrase": "sixth-order_stencil"}, {"score": 0.0030017207229983385, "phrase": "based_finite-difference_time-domain_code"}, {"score": 0.0027512482368183596, "phrase": "explicit_numa_control"}, {"score": 0.002521623057264411, "phrase": "last_level_cache"}, {"score": 0.0024595996811420566, "phrase": "intel_nehalem"}, {"score": 0.0023694065215394593, "phrase": "data_parallelism"}, {"score": 0.0022683432490549064, "phrase": "single_core"}, {"score": 0.002118149468085762, "phrase": "single_quadcore"}, {"score": 0.002104998402294158, "phrase": "nehalem"}], "paper_keywords": ["Stencil computation", " PDE solvers", " Finite differences", " Structured grid", " NUMA", " Blocking", " Multithreading", " Single instruction multiple data parallelism", " Message passing", " Spatial decomposition"], "paper_abstract": "We present a scalable parallelization scheme for high-order stencil computations that also optimizes memory behavior on multicore clusters. Our multilevel approach combines: (i) inter-node parallelization via spatial decomposition; (ii) inter-core parallelization via multithreading and explicit non-uniform memory access (NUMA) control; (iii) data locality optimizations through auto-tuned tiling for efficient use of hierarchical memory; and (iv) register blocking and data parallelism via single-instruction multiple-data techniques to utilize registers and exploit data locality. The scheme is applied to a sixth-order stencil based finite-difference time-domain code. Weak-scaling parallel efficiency is over 98 % on 32,768 BlueGene/P processors. Multithreading with explicit NUMA control attains 9.9-fold speedup on a dual 12-core AMD Opteron system. Data locality optimizations achieve 7.7-fold reduction of the last level cache miss rate of Intel Nehalem, whereas register blocking increases data parallelism and thereby achieves 5.9 Gflops performance on a single core. Register blocking + multithreading optimizations achieve 5.8-fold speedup on a single quadcore Nehalem.", "paper_title": "Hierarchical parallelization and optimization of high-order stencil computations on multicore clusters", "paper_id": "WOS:000309353800020"}