Analysis & Synthesis report for FinalProject_NightsWatch
Tue May 07 01:25:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |FinalProject_NightsWatch|buttonShaper:instBtnShaper|state
 10. State Machine - |FinalProject_NightsWatch|checkPassword:inst_chkPswd|STATE
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component|altsyncram_0h91:auto_generated
 17. Source assignments for checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component|altsyncram_eh91:auto_generated
 18. Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd
 19. Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: buttonShaper:instBtnShaper
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "checkPassword:inst_chkPswd"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 07 01:25:18 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FinalProject_NightsWatch                    ;
; Top-level Entity Name              ; FinalProject_NightsWatch                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 77                                          ;
;     Total combinational functions  ; 65                                          ;
;     Dedicated logic registers      ; 35                                          ;
; Total registers                    ; 35                                          ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                           ; Setting                  ; Default Value            ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                           ; EP4CE115F29C7            ;                          ;
; Top-level entity name                                            ; FinalProject_NightsWatch ; FinalProject_NightsWatch ;
; Family name                                                      ; Cyclone IV E             ; Cyclone V                ;
; Use smart compilation                                            ; Off                      ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                      ; Off                      ; Off                      ;
; Restructure Multiplexers                                         ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                      ;
; Preserve fewer node names                                        ; On                       ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                         ; Auto                     ; Auto                     ;
; Safe State Machine                                               ; Off                      ; Off                      ;
; Extract Verilog State Machines                                   ; On                       ; On                       ;
; Extract VHDL State Machines                                      ; On                       ; On                       ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                       ;
; Parallel Synthesis                                               ; On                       ; On                       ;
; DSP Block Balancing                                              ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                               ; On                       ; On                       ;
; Power-Up Don't Care                                              ; On                       ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                      ;
; Remove Duplicate Registers                                       ; On                       ; On                       ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                              ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                      ;
; Optimization Technique                                           ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                               ; 70                       ; 70                       ;
; Auto Carry Chains                                                ; On                       ; On                       ;
; Auto Open-Drain Pins                                             ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                      ;
; Auto ROM Replacement                                             ; On                       ; On                       ;
; Auto RAM Replacement                                             ; On                       ; On                       ;
; Auto DSP Block Replacement                                       ; On                       ; On                       ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                       ; On                       ;
; Strict RAM Replacement                                           ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                         ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                      ; Off                      ;
; Auto Resource Sharing                                            ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                          ; On                       ; On                       ;
; Report Parameter Settings                                        ; On                       ; On                       ;
; Report Source Assignments                                        ; On                       ; On                       ;
; Report Connectivity Checks                                       ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                      ;
; Synchronization Register Chain Length                            ; 2                        ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                      ;
; Clock MUX Protection                                             ; On                       ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                      ; Off                      ;
; Block Design Naming                                              ; Auto                     ; Auto                     ;
; SDC constraint protection                                        ; Off                      ; Off                      ;
; Synthesis Effort                                                 ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                       ; On                       ;
+------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+-----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../src/buttonShaper.v             ; yes             ; User Verilog HDL File            ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v             ;         ;
; ../src/checkPassword.v            ; yes             ; User Verilog HDL File            ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v            ;         ;
; multiPSWD.v                       ; yes             ; User Wizard-Generated File       ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v                ;         ;
; multiID.v                         ; yes             ; User Wizard-Generated File       ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v                  ;         ;
; ../src/FinalProject_NightsWatch.v ; yes             ; User Verilog HDL File            ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v ;         ;
; MultiPSID.mif                     ; yes             ; User Memory Initialization File  ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/MultiPSID.mif              ;         ;
; MultiPswd.mif                     ; yes             ; User Memory Initialization File  ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/MultiPswd.mif              ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal181.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_0h91.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_0h91.tdf     ;         ;
; db/altsyncram_eh91.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_eh91.tdf     ;         ;
+-----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 77        ;
;                                             ;           ;
; Total combinational functions               ; 65        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 29        ;
;     -- 3 input functions                    ; 18        ;
;     -- <=2 input functions                  ; 18        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 65        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 35        ;
;     -- Dedicated logic registers            ; 35        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
; Total memory bits                           ; 256       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 67        ;
; Total fan-out                               ; 451       ;
; Average fan-out                             ; 2.68      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name              ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |FinalProject_NightsWatch                    ; 65 (0)              ; 35 (0)                    ; 256         ; 0            ; 0       ; 0         ; 18   ; 0            ; |FinalProject_NightsWatch                                                                                                                  ; FinalProject_NightsWatch ; work         ;
;    |buttonShaper:instBtnShaper|              ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|buttonShaper:instBtnShaper                                                                                       ; buttonShaper             ; work         ;
;    |checkPassword:inst_chkPswd|              ; 58 (58)             ; 33 (33)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd                                                                                       ; checkPassword            ; work         ;
;       |multiID:instMultipleID|               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiID:instMultipleID                                                                ; multiID                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_0h91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component|altsyncram_0h91:auto_generated ; altsyncram_0h91          ; work         ;
;       |multiPSWD:instUsrPswd|                ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiPSWD:instUsrPswd                                                                 ; multiPSWD                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component                                 ; altsyncram               ; work         ;
;             |altsyncram_eh91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component|altsyncram_eh91:auto_generated  ; altsyncram_eh91          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component|altsyncram_0h91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8            ; 16           ; --           ; --           ; 128  ; MultiPSID.mif ;
; checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component|altsyncram_eh91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 8            ; 16           ; --           ; --           ; 128  ; MultiPswd.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |FinalProject_NightsWatch|buttonShaper:instBtnShaper|state ;
+---------------+--------------+--------------+------------------------------+
; Name          ; state.s_INIT ; state.s_WAIT ; state.s_PULSE                ;
+---------------+--------------+--------------+------------------------------+
; state.s_INIT  ; 0            ; 0            ; 0                            ;
; state.s_PULSE ; 1            ; 0            ; 1                            ;
; state.s_WAIT  ; 1            ; 1            ; 0                            ;
+---------------+--------------+--------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_NightsWatch|checkPassword:inst_chkPswd|STATE                                                                                                                                                             ;
+----------------------+--------------------+--------------+-----------------+---------------------+---------------------+-------------+-------------+----------------------+--------------+--------------+--------------+---------------+
; Name                 ; STATE.Logout_State ; STATE.Digit1 ; STATE.Authorize ; STATE.CheckPassword ; STATE.ROM_DATA_READ ; STATE.Wait2 ; STATE.Wait1 ; STATE.Fetch_ROM_Data ; STATE.Digit4 ; STATE.Digit3 ; STATE.Digit2 ; STATE.Initial ;
+----------------------+--------------------+--------------+-----------------+---------------------+---------------------+-------------+-------------+----------------------+--------------+--------------+--------------+---------------+
; STATE.Initial        ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 0             ;
; STATE.Digit2         ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 1            ; 1             ;
; STATE.Digit3         ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 1            ; 0            ; 1             ;
; STATE.Digit4         ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 1            ; 0            ; 0            ; 1             ;
; STATE.Fetch_ROM_Data ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 1                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.Wait1          ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 1           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.Wait2          ; 0                  ; 0            ; 0               ; 0                   ; 0                   ; 1           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.ROM_DATA_READ  ; 0                  ; 0            ; 0               ; 0                   ; 1                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.CheckPassword  ; 0                  ; 0            ; 0               ; 1                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.Authorize      ; 0                  ; 0            ; 1               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.Digit1         ; 0                  ; 1            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
; STATE.Logout_State   ; 1                  ; 0            ; 0               ; 0                   ; 0                   ; 0           ; 0           ; 0                    ; 0            ; 0            ; 0            ; 1             ;
+----------------------+--------------------+--------------+-----------------+---------------------+---------------------+-------------+-------------+----------------------+--------------+--------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; buttonShaper:instBtnShaper|stateNext.s_PULSE_98    ; buttonShaper:instBtnShaper|Selector0 ; yes                    ;
; buttonShaper:instBtnShaper|stateNext.s_INIT_110    ; buttonShaper:instBtnShaper|Selector0 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------+
; Registers Removed During Synthesis                                 ;
+-----------------------------------------------+--------------------+
; Register name                                 ; Reason for Removal ;
+-----------------------------------------------+--------------------+
; checkPassword:inst_chkPswd|STATE~2            ; Lost fanout        ;
; checkPassword:inst_chkPswd|STATE~3            ; Lost fanout        ;
; checkPassword:inst_chkPswd|STATE~4            ; Lost fanout        ;
; checkPassword:inst_chkPswd|STATE~5            ; Lost fanout        ;
; buttonShaper:instBtnShaper|state.s_WAIT       ; Lost fanout        ;
; checkPassword:inst_chkPswd|STATE.Logout_State ; Lost fanout        ;
; Total Number of Removed Registers = 6         ;                    ;
+-----------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+--------------------+-----------------------------------------------+
; Register name                      ; Reason for Removal ; Registers Removed due to This Register        ;
+------------------------------------+--------------------+-----------------------------------------------+
; checkPassword:inst_chkPswd|STATE~2 ; Lost Fanouts       ; checkPassword:inst_chkPswd|STATE.Logout_State ;
+------------------------------------+--------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|Password_Entered[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|Password_Entered[15] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|Password_Entered[11] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|Password_Entered[7]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|STATE                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|STATE                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FinalProject_NightsWatch|checkPassword:inst_chkPswd|ROM_Address          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component|altsyncram_0h91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component|altsyncram_eh91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Digit1         ; 0000  ; Unsigned Binary                                ;
; Digit2         ; 0001  ; Unsigned Binary                                ;
; Digit3         ; 0010  ; Unsigned Binary                                ;
; Digit4         ; 0011  ; Unsigned Binary                                ;
; Fetch_ROM_Data ; 0100  ; Unsigned Binary                                ;
; Wait1          ; 0101  ; Unsigned Binary                                ;
; Wait2          ; 0110  ; Unsigned Binary                                ;
; ROM_DATA_READ  ; 0111  ; Unsigned Binary                                ;
; CheckPassword  ; 1000  ; Unsigned Binary                                ;
; Authorize      ; 1001  ; Unsigned Binary                                ;
; Initial        ; 1010  ; Unsigned Binary                                ;
; Logout_State   ; 1011  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; MultiPSID.mif        ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_0h91      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; MultiPswd.mif        ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_eh91      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttonShaper:instBtnShaper ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; s_INIT         ; 00    ; Unsigned Binary                                ;
; s_PULSE        ; 01    ; Unsigned Binary                                ;
; s_WAIT         ; 10    ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "checkPassword:inst_chkPswd" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; Logout_Pulse ; Input ; Info     ; Stuck at GND         ;
+--------------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 35                          ;
;     ENA               ; 19                          ;
;     SCLR              ; 7                           ;
;     SLD               ; 1                           ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 66                          ;
;     normal            ; 66                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 29                          ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 07 01:25:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_NightsWatch -c FinalProject_NightsWatch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/buttonshaper.v
    Info (12023): Found entity 1: buttonShaper File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/checkpassword.v
    Info (12023): Found entity 1: checkPassword File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multipswd.v
    Info (12023): Found entity 1: multiPSWD File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file multiid.v
    Info (12023): Found entity 1: multiID File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timeronesecond.v
    Info (12023): Found entity 1: TimerOneSecond File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/TimerOneSecond.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer100ms.v
    Info (12023): Found entity 1: Timer100ms File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Timer100ms.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer1ms.v
    Info (12023): Found entity 1: Timer1ms File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Timer1ms.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer.v
    Info (12023): Found entity 1: timer File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/timer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/next_prime.v
    Info (12023): Found entity 1: Next_Prime File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Next_Prime.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_prime.v
    Info (12023): Found entity 1: LFSR_Prime File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/LFSR_Prime.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_7bit_random.v
    Info (12023): Found entity 1: LFSR_7bit_Random File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/LFSR_7bit_Random.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/game_control.v
    Info (12023): Found entity 1: Game_Control File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Game_Control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/finalproject_nightswatch.v
    Info (12023): Found entity 1: FinalProject_NightsWatch File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countto100.v
    Info (12023): Found entity 1: CountTo100 File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/CountTo100.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countto10.v
    Info (12023): Found entity 1: CountTo10 File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/CountTo10.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/counter.v
    Info (12023): Found entity 1: counter File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countdowntozero.v
    Info (12023): Found entity 1: countDownToZero File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/countDownToZero.v Line: 2
Info (12127): Elaborating entity "FinalProject_NightsWatch" for the top level hierarchy
Warning (10034): Output port "digit" at FinalProject_NightsWatch.v(5) has no driver File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
Warning (10034): Output port "LessThanLED" at FinalProject_NightsWatch.v(6) has no driver File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 6
Warning (10034): Output port "GreaterThanLED" at FinalProject_NightsWatch.v(6) has no driver File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 6
Info (12128): Elaborating entity "checkPassword" for hierarchy "checkPassword:inst_chkPswd" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at checkPassword.v(12): object "userUniqueID" assigned a value but never read File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v Line: 12
Info (12128): Elaborating entity "multiID" for hierarchy "checkPassword:inst_chkPswd|multiID:instMultipleID" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v Line: 81
Info (12130): Elaborated megafunction instantiation "checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v Line: 81
Info (12133): Instantiated megafunction "checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component" with the following parameter: File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MultiPSID.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0h91.tdf
    Info (12023): Found entity 1: altsyncram_0h91 File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_0h91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0h91" for hierarchy "checkPassword:inst_chkPswd|multiID:instMultipleID|altsyncram:altsyncram_component|altsyncram_0h91:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "multiPSWD" for hierarchy "checkPassword:inst_chkPswd|multiPSWD:instUsrPswd" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v Line: 81
Info (12130): Elaborated megafunction instantiation "checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v Line: 81
Info (12133): Instantiated megafunction "checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component" with the following parameter: File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MultiPswd.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh91.tdf
    Info (12023): Found entity 1: altsyncram_eh91 File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_eh91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eh91" for hierarchy "checkPassword:inst_chkPswd|multiPSWD:instUsrPswd|altsyncram:altsyncram_component|altsyncram_eh91:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "buttonShaper" for hierarchy "buttonShaper:instBtnShaper" File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at buttonShaper.v(27): inferring latch(es) for variable "stateNext", which holds its previous value in one or more paths through the always construct File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
Info (10041): Inferred latch for "stateNext.s_WAIT" at buttonShaper.v(27) File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
Info (10041): Inferred latch for "stateNext.s_PULSE" at buttonShaper.v(27) File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
Info (10041): Inferred latch for "stateNext.s_INIT" at buttonShaper.v(27) File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
Warning (13012): Latch buttonShaper:instBtnShaper|stateNext.s_PULSE_98 has unsafe behavior File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal btn_pswdLoad File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 2
Warning (13012): Latch buttonShaper:instBtnShaper|stateNext.s_INIT_110 has unsafe behavior File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal btn_pswdLoad File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 2
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LessThanLED" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 6
    Warning (13410): Pin "GreaterThanLED" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 6
    Warning (13410): Pin "digit[0]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[1]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[2]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[3]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[4]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[5]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
    Warning (13410): Pin "digit[6]" is stuck at GND File: D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/output_files/FinalProject_NightsWatch.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 131 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 81 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4773 megabytes
    Info: Processing ended: Tue May 07 01:25:18 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/output_files/FinalProject_NightsWatch.map.smsg.


