<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Gowin/fir8_wrapper/impl/gwsynthesis/fir8_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Gowin/fir8_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Gowin/fir8_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May  3 06:28:27 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>715</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1424</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>286.353(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>255.984(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.094</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[15]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.814</td>
</tr>
<tr>
<td>2</td>
<td>996.194</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.714</td>
</tr>
<tr>
<td>3</td>
<td>996.196</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[14]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.711</td>
</tr>
<tr>
<td>4</td>
<td>996.284</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.614</td>
</tr>
<tr>
<td>5</td>
<td>996.288</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.610</td>
</tr>
<tr>
<td>6</td>
<td>996.296</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.611</td>
</tr>
<tr>
<td>7</td>
<td>996.300</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.607</td>
</tr>
<tr>
<td>8</td>
<td>996.343</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>3.604</td>
</tr>
<tr>
<td>9</td>
<td>996.350</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>3.606</td>
</tr>
<tr>
<td>10</td>
<td>996.384</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.514</td>
</tr>
<tr>
<td>11</td>
<td>996.387</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.511</td>
</tr>
<tr>
<td>12</td>
<td>996.388</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.510</td>
</tr>
<tr>
<td>13</td>
<td>996.391</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.507</td>
</tr>
<tr>
<td>14</td>
<td>996.450</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>3.506</td>
</tr>
<tr>
<td>15</td>
<td>996.452</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>3.504</td>
</tr>
<tr>
<td>16</td>
<td>996.484</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.414</td>
</tr>
<tr>
<td>17</td>
<td>996.487</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.411</td>
</tr>
<tr>
<td>18</td>
<td>996.488</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.410</td>
</tr>
<tr>
<td>19</td>
<td>996.491</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.408</td>
</tr>
<tr>
<td>20</td>
<td>996.508</td>
<td>vectOut[1][2]_DFFE_Q/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>3.361</td>
</tr>
<tr>
<td>21</td>
<td>996.550</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>3.406</td>
</tr>
<tr>
<td>22</td>
<td>996.552</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>3.404</td>
</tr>
<tr>
<td>23</td>
<td>996.587</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.Yout[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.311</td>
</tr>
<tr>
<td>24</td>
<td>996.588</td>
<td>vectOut[0][3]_DFFE_Q/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>3.309</td>
</tr>
<tr>
<td>25</td>
<td>996.591</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>3.308</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.296</td>
<td>u_fir8.u_fir_pe6.Yout[15]_DFF_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.304</td>
<td>Yin[11]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.rYin[11]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.304</td>
<td>Xin[7]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.mul[9]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.304</td>
<td>Yin[0]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.rYin[0]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.331</td>
<td>Xin[0]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.Xout[0]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.331</td>
<td>Xin[6]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.Xout[6]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>7</td>
<td>0.333</td>
<td>Xin[5]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.Xout[5]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.383</td>
</tr>
<tr>
<td>8</td>
<td>0.333</td>
<td>u_fir8.u_fir_pe6.Yout[9]_DFF_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.383</td>
</tr>
<tr>
<td>9</td>
<td>0.333</td>
<td>u_fir8.u_fir_pe6.Yout[8]_DFF_Q/Q</td>
<td>vectOut[2][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.383</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe7.Yout[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.Yout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.Xout[6]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.mul[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.Xout[2]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.mul[4]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.Xout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.mul[3]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe7.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.mul[2]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe6.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.Yout[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe6.Yout[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe1.Yout[1]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe1.Yout[0]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe2.rYin[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>u_fir8.u_fir_pe0.Yout[15]_DFF_Q/Q</td>
<td>u_fir8.u_fir_pe1.rYin[15]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>Xin[4]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.Xout[4]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>Xin[1]_DFFE_Q/Q</td>
<td>u_fir8.u_fir_pe0.Xout[1]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>stimIn[2][0]_DFFE_Q/Q</td>
<td>Yin[8]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>stimIn[2][7]_DFFE_Q/Q</td>
<td>Yin[15]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>Xin[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.mul[3]_DFF_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.mul[4]_DFF_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.rYin[6]_DFF_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.mul[5]_DFF_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.mul[6]_DFF_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.u_fir_pe7.mul[7]_DFF_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td>u_fir8.u_fir_pe2.rYin[13]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[13]_ALU_I0/COUT</td>
</tr>
<tr>
<td>5.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[1][A]</td>
<td>u_fir8.u_fir_pe2.rYin[14]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[14]_ALU_I0/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[1][B]</td>
<td>u_fir8.u_fir_pe2.rYin[15]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.853</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[15]_ALU_I0/SUM</td>
</tr>
<tr>
<td>5.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[15]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>u_fir8.u_fir_pe2.Yout[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>u_fir8.u_fir_pe2.Yout[15]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.502, 39.397%; route: 1.929, 50.574%; tC2Q: 0.382, 10.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td>u_fir8.u_fir_pe2.rYin[13]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.753</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[13]_ALU_I0/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fir8.u_fir_pe2.Yout[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fir8.u_fir_pe2.Yout[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.402, 37.765%; route: 1.929, 51.935%; tC2Q: 0.382, 10.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[14]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td>u_fir8.u_fir_pe2.rYin[13]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[13]_ALU_I0/COUT</td>
</tr>
<tr>
<td>5.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[1][A]</td>
<td>u_fir8.u_fir_pe2.rYin[14]_ALU_I0/CIN</td>
</tr>
<tr>
<td>5.750</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.rYin[14]_ALU_I0/SUM</td>
</tr>
<tr>
<td>5.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[14]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fir8.u_fir_pe2.Yout[14]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fir8.u_fir_pe2.Yout[14]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.400, 37.723%; route: 1.929, 51.970%; tC2Q: 0.382, 10.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.Yout[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.Yout[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.303, 36.043%; route: 1.929, 53.373%; tC2Q: 0.382, 10.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.627</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 44.979%; route: 1.604, 44.425%; tC2Q: 0.382, 10.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.650</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[12]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.Yout[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fir8.u_fir_pe2.Yout[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.300, 35.999%; route: 1.929, 53.409%; tC2Q: 0.382, 10.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.624</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 44.941%; route: 1.604, 44.456%; tC2Q: 0.382, 10.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C42[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.623</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.654, 45.890%; route: 1.582, 43.913%; tC2Q: 0.368, 10.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.625</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.656, 45.927%; route: 1.582, 43.882%; tC2Q: 0.368, 10.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.553</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.Yout[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.Yout[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.203, 34.223%; route: 1.929, 54.891%; tC2Q: 0.382, 10.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.550</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.Yout[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_fir8.u_fir_pe2.Yout[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.200, 34.176%; route: 1.929, 54.931%; tC2Q: 0.382, 10.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.527</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.524, 43.412%; route: 1.604, 45.691%; tC2Q: 0.382, 10.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.524</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[10]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.521, 43.371%; route: 1.604, 45.723%; tC2Q: 0.382, 10.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 44.385%; route: 1.582, 45.134%; tC2Q: 0.368, 10.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][B]</td>
<td>u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.523</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[10]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.554, 44.345%; route: 1.582, 45.166%; tC2Q: 0.368, 10.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.453</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.Yout[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.Yout[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 32.296%; route: 1.929, 56.499%; tC2Q: 0.382, 11.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.Yout[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fir8.u_fir_pe2.Yout[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.100, 32.246%; route: 1.929, 56.541%; tC2Q: 0.382, 11.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.427</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.424, 41.752%; route: 1.604, 47.031%; tC2Q: 0.382, 11.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[8]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.421, 41.709%; route: 1.604, 47.065%; tC2Q: 0.382, 11.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>vectOut[1][2]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.098</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>vectOut[0][2]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][2]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.400</td>
<td>2.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.652, 19.412%; route: 2.326, 69.208%; tC2Q: 0.382, 11.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.456, 42.752%; route: 1.582, 46.459%; tC2Q: 0.368, 10.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.u_fir_pe4.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.387</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe4.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[2][A]</td>
<td>u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[2][B]</td>
<td>u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][A]</td>
<td>u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[0][B]</td>
<td>u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe5.mul[8]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe5.mul[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir8.u_fir_pe5.mul[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 42.710%; route: 1.582, 46.493%; tC2Q: 0.368, 10.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.Yout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_fir8.u_fir_pe2.mul[1]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[1]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_fir8.u_fir_pe2.mul[2]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[2]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.u_fir_pe2.mul[3]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[3]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.u_fir_pe2.mul[4]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[4]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_ALU_I1/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.350</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.Yout[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.Yout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>u_fir8.u_fir_pe2.Yout[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.000, 30.200%; route: 1.929, 58.248%; tC2Q: 0.382, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>vectOut[0][3]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.061</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][3]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.061</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>vectOut[2][3]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.197</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.326</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.657, 19.872%; route: 2.269, 68.568%; tC2Q: 0.382, 11.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fir8.u_fir_pe1.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.324</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>3.846</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.524</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td>u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.081</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.u_fir_pe2.mul[6]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.mul[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_fir8.u_fir_pe2.mul[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 39.947%; route: 1.604, 48.488%; tC2Q: 0.382, 11.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe6.Yout[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>u_fir8.u_fir_pe6.Yout[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.Yout[15]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>vectOut[2][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.rYin[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>Yin[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">Yin[11]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.rYin[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>u_fir8.u_fir_pe0.rYin[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.rYin[11]_DFF_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>u_fir8.u_fir_pe0.rYin[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>Xin[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" font-weight:bold;">Xin[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>u_fir8.u_fir_pe0.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.mul[9]_DFF_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>u_fir8.u_fir_pe0.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" font-weight:bold;">Yin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>u_fir8.u_fir_pe0.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td>1.239</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>u_fir8.u_fir_pe0.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>Xin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" font-weight:bold;">Xin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Xout[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td>u_fir8.u_fir_pe0.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td>1.228</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[2][B]</td>
<td>u_fir8.u_fir_pe0.Xout[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>Xin[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">Xin[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Xout[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td>u_fir8.u_fir_pe0.Xout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[2][A]</td>
<td>u_fir8.u_fir_pe0.Xout[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>Xin[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">Xin[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Xout[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>u_fir8.u_fir_pe0.Xout[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>u_fir8.u_fir_pe0.Xout[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe6.Yout[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>u_fir8.u_fir_pe6.Yout[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.Yout[9]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe6.Yout[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_fir8.u_fir_pe6.Yout[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.Yout[8]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>vectOut[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe7.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>u_fir8.u_fir_pe7.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Yout[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fir8.u_fir_pe7.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fir8.u_fir_pe7.Yout[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>u_fir8.u_fir_pe7.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Yout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.mul[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>u_fir8.u_fir_pe7.Xout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Xout[6]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.mul[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_fir8.u_fir_pe6.mul[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_fir8.u_fir_pe6.mul[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.mul[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_fir8.u_fir_pe7.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Xout[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.mul[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_fir8.u_fir_pe6.mul[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_fir8.u_fir_pe6.mul[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.mul[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>u_fir8.u_fir_pe7.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Xout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.mul[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fir8.u_fir_pe6.mul[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fir8.u_fir_pe6.mul[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe7.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.mul[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>u_fir8.u_fir_pe7.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe7.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.mul[2]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fir8.u_fir_pe6.mul[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fir8.u_fir_pe6.mul[2]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe6.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>u_fir8.u_fir_pe6.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.Yout[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>u_fir8.u_fir_pe6.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>u_fir8.u_fir_pe6.Yout[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe6.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_fir8.u_fir_pe6.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.rYin[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe6.Yout[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_fir8.u_fir_pe6.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_fir8.u_fir_pe6.Yout[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][B]</td>
<td>u_fir8.u_fir_pe1.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C61[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Yout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C61[0][A]</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe1.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe2.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>u_fir8.u_fir_pe1.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.Yout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe2.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>u_fir8.u_fir_pe2.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>u_fir8.u_fir_pe2.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.u_fir_pe0.Yout[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe1.rYin[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_fir8.u_fir_pe0.Yout[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Yout[15]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe1.rYin[15]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>u_fir8.u_fir_pe1.rYin[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>u_fir8.u_fir_pe1.rYin[15]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.Xout[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>Xin[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">Xin[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Xout[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>u_fir8.u_fir_pe0.Xout[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.Xout[4]_DFF_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>u_fir8.u_fir_pe0.Xout[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.u_fir_pe0.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>Xin[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">Xin[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">u_fir8.u_fir_pe0.Xout[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fir8.u_fir_pe0.Xout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.u_fir_pe0.Xout[1]_DFF_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fir8.u_fir_pe0.Xout[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Yin[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>stimIn[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td style=" font-weight:bold;">stimIn[2][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" font-weight:bold;">Yin[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>Yin[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>Yin[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Yin[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>stimIn[2][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">stimIn[2][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" font-weight:bold;">Yin[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>Yin[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>Yin[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Xin[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">Xin[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>Xin[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>Xin[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe2.rYin[1]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.mul[3]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.mul[3]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.mul[3]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.mul[4]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.mul[4]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.mul[4]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.rYin[6]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.rYin[6]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.rYin[6]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.mul[5]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.mul[5]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.mul[5]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.mul[6]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.mul[6]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.mul[6]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.u_fir_pe7.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.u_fir_pe7.mul[7]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.u_fir_pe7.mul[7]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[2][7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[2][7]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>392</td>
<td>u_fir8.clk</td>
<td>996.094</td>
<td>1.357</td>
</tr>
<tr>
<td>80</td>
<td>clk_emu_IBUF_I_O</td>
<td>996.508</td>
<td>1.359</td>
</tr>
<tr>
<td>15</td>
<td>u_fir8.u_fir_pe4.Xout[2]</td>
<td>996.923</td>
<td>0.880</td>
</tr>
<tr>
<td>15</td>
<td>u_fir8.u_fir_pe4.Xout[3]</td>
<td>996.969</td>
<td>0.827</td>
</tr>
<tr>
<td>13</td>
<td>u_fir8.u_fir_pe4.Xout[4]</td>
<td>996.958</td>
<td>0.692</td>
</tr>
<tr>
<td>13</td>
<td>u_fir8.u_fir_pe4.Xout[1]</td>
<td>996.922</td>
<td>1.041</td>
</tr>
<tr>
<td>11</td>
<td>u_fir8.u_fir_pe4.Xout[6]</td>
<td>996.863</td>
<td>0.966</td>
</tr>
<tr>
<td>11</td>
<td>u_fir8.u_fir_pe4.Xout[0]</td>
<td>996.343</td>
<td>1.702</td>
</tr>
<tr>
<td>10</td>
<td>u_fir8.u_fir_pe4.Xout[5]</td>
<td>997.030</td>
<td>0.859</td>
</tr>
<tr>
<td>9</td>
<td>u_fir8.u_fir_pe1.Xout[4]</td>
<td>996.594</td>
<td>1.289</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C39</td>
<td>33.33%</td>
</tr>
<tr>
<td>R2C34</td>
<td>31.94%</td>
</tr>
<tr>
<td>R8C38</td>
<td>31.94%</td>
</tr>
<tr>
<td>R9C42</td>
<td>29.17%</td>
</tr>
<tr>
<td>R3C34</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C38</td>
<td>29.17%</td>
</tr>
<tr>
<td>R2C42</td>
<td>27.78%</td>
</tr>
<tr>
<td>R2C40</td>
<td>26.39%</td>
</tr>
<tr>
<td>R2C41</td>
<td>26.39%</td>
</tr>
<tr>
<td>R2C37</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
