Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_heading_isim_beh.exe -prj E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_heading_beh.prj work.tb_heading work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/register.v" into library work
WARNING:HDLCompiler:751 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/register.v" Line 32: Redeclaration of ansi port qout is not allowed
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fsm.v" into library work
WARNING:HDLCompiler:751 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fsm.v" Line 36: Redeclaration of ansi port en_Q is not allowed
WARNING:HDLCompiler:751 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fsm.v" Line 37: Redeclaration of ansi port en_P is not allowed
WARNING:HDLCompiler:751 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fsm.v" Line 38: Redeclaration of ansi port dout is not allowed
WARNING:HDLCompiler:751 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fsm.v" Line 40: Redeclaration of ansi port state is not allowed
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/heading.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_heading.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fsm
Compiling module register
Compiling module heading
Compiling module tb_heading
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_heading_isim_beh.exe
Fuse Memory Usage: 28916 KB
Fuse CPU Usage: 436 ms
