Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 15:57:40 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_0/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.876      -15.301                     26                 2818       -0.055       -0.886                     42                 2818        1.725        0.000                       0                  2819  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.876      -15.301                     26                 2818       -0.055       -0.886                     42                 2818        1.725        0.000                       0                  2819  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           26  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation      -15.301ns
Hold  :           42  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -0.886ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.767ns (37.153%)  route 2.989ns (62.847%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 5.724 - 4.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.210ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.190ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2818, estimated)     1.251     2.212    demux/CLK
    SLICE_X119Y475       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y475       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.291 r  demux/sel_reg[1]/Q
                         net (fo=175, estimated)      0.344     2.635    demux/sel[1]
    SLICE_X121Y473       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     2.861 f  demux/sel_reg[8]_i_6/O[6]
                         net (fo=42, estimated)       0.386     3.247    demux/p_1_in[6]
    SLICE_X118Y469       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.336 f  demux/sel[8]_i_225/O
                         net (fo=1, estimated)        0.140     3.476    demux/sel[8]_i_225_n_0
    SLICE_X119Y469       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.569 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, estimated)        0.026     3.595    demux/sel_reg[8]_i_196_n_0
    SLICE_X119Y470       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.672 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, estimated)       0.329     4.001    demux_n_10
    SLICE_X120Y473       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     4.100 r  sel[8]_i_135/O
                         net (fo=2, estimated)        0.205     4.305    sel[8]_i_135_n_0
    SLICE_X120Y473       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.356 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     4.366    demux/sel[8]_i_73_0[6]
    SLICE_X120Y473       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.481 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     4.507    demux/sel_reg[8]_i_81_n_0
    SLICE_X120Y474       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.583 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.242     4.825    demux_n_89
    SLICE_X119Y473       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.927 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.160     5.087    sel[8]_i_32_n_0
    SLICE_X119Y473       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.138 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.160    demux/sel[8]_i_25_0[5]
    SLICE_X119Y473       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.319 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     5.345    demux/sel_reg[8]_i_19_n_0
    SLICE_X119Y474       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.401 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.404     5.805    demux_n_104
    SLICE_X118Y474       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     5.868 r  sel_reg[8]_i_18/O[0]
                         net (fo=1, estimated)        0.247     6.115    sel_reg[8]_i_18_n_15
    SLICE_X118Y472       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.151 r  sel[8]_i_12/O
                         net (fo=1, routed)           0.009     6.160    demux/sel_reg[5]_0[2]
    SLICE_X118Y472       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     6.342 r  demux/sel_reg[8]_i_4/O[7]
                         net (fo=10, estimated)       0.211     6.553    demux/sel_reg[8]_i_4_n_8
    SLICE_X118Y475       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.676 r  demux/sel[3]_i_2/O
                         net (fo=5, estimated)        0.153     6.829    demux/sel[3]_i_2_n_0
    SLICE_X118Y475       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.919 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.049     6.968    demux/sel20_in[0]
    SLICE_X118Y475       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2818, estimated)     1.054     5.724    demux/CLK
    SLICE_X118Y475       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.379     6.103    
                         clock uncertainty           -0.035     6.068    
    SLICE_X118Y475       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.093    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 -0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 demux/genblk1[213].z_reg[213][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[213].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.091ns (routing 0.190ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.210ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2818, estimated)     1.091     1.761    demux/CLK
    SLICE_X130Y482       FDRE                                         r  demux/genblk1[213].z_reg[213][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y482       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.819 r  demux/genblk1[213].z_reg[213][1]/Q
                         net (fo=1, estimated)        0.125     1.944    genblk1[213].reg_in/D[1]
    SLICE_X130Y476       FDRE                                         r  genblk1[213].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2818, estimated)     1.287     2.248    genblk1[213].reg_in/CLK
    SLICE_X130Y476       FDRE                                         r  genblk1[213].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.311     1.937    
    SLICE_X130Y476       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.999    genblk1[213].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X125Y501  genblk1[339].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X125Y500  demux/genblk1[339].z_reg[339][3]/C



