

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_91_3'
================================================================
* Date:           Mon May 13 18:48:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.593 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.424 us|  0.424 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_3  |       51|       51|         7|          4|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|       0|     96|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    220|    -|
|Register         |        -|    -|     422|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   16|     422|    395|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_18s_34_1_1_U8   |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U10  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U12  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U14  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U16  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U18  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U20  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_18s_34_1_1_U22  |mul_16s_18s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U9   |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U11  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U13  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U15  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U17  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U19  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U21  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    |mul_18s_16s_34_1_1_U23  |mul_18s_16s_34_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  16|  0|  96|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |h_U    |receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R  |        1|  0|   0|    0|    97|   16|     1|         1552|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                 |        1|  0|   0|    0|    97|   16|     1|         1552|
    +-------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_844_p2   |         +|   0|  0|  14|           7|           4|
    |icmp_ln91_fu_576_p2  |      icmp|   0|  0|  14|           7|           6|
    |or_ln91_1_fu_589_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln91_2_fu_601_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln91_3_fu_701_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln91_4_fu_713_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln91_5_fu_820_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln91_6_fu_832_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln91_fu_570_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          64|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |delay_line_I_address0    |  25|          5|    7|         35|
    |delay_line_I_address1    |  25|          5|    7|         35|
    |delay_line_Q_address0    |  25|          5|    7|         35|
    |delay_line_Q_address1    |  25|          5|    7|         35|
    |h_address0               |  25|          5|    7|         35|
    |h_address1               |  25|          5|    7|         35|
    |i_fu_90                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 220|         45|   60|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_1037                 |   7|   0|    7|          0|
    |i_fu_90                      |   7|   0|    7|          0|
    |icmp_ln91_reg_1068           |   1|   0|    1|          0|
    |lshr_ln1_reg_1048            |   4|   0|    4|          0|
    |reg_521                      |  18|   0|   18|          0|
    |reg_525                      |  16|   0|   16|          0|
    |reg_529                      |  18|   0|   18|          0|
    |reg_533                      |  18|   0|   18|          0|
    |reg_537                      |  16|   0|   16|          0|
    |reg_541                      |  18|   0|   18|          0|
    |trunc_ln1_reg_1117           |  18|   0|   18|          0|
    |trunc_ln2_reg_1122           |  18|   0|   18|          0|
    |trunc_ln93_1_reg_1127        |  18|   0|   18|          0|
    |trunc_ln93_2_reg_1183        |  18|   0|   18|          0|
    |trunc_ln93_3_reg_1193        |  18|   0|   18|          0|
    |trunc_ln93_4_reg_1233        |  18|   0|   18|          0|
    |trunc_ln93_5_reg_1243        |  18|   0|   18|          0|
    |trunc_ln93_6_reg_1253        |  18|   0|   18|          0|
    |trunc_ln93_7_reg_1263        |  18|   0|   18|          0|
    |trunc_ln94_1_reg_1132        |  18|   0|   18|          0|
    |trunc_ln94_2_reg_1188        |  18|   0|   18|          0|
    |trunc_ln94_3_reg_1198        |  18|   0|   18|          0|
    |trunc_ln94_4_reg_1238        |  18|   0|   18|          0|
    |trunc_ln94_5_reg_1248        |  18|   0|   18|          0|
    |trunc_ln94_6_reg_1258        |  18|   0|   18|          0|
    |trunc_ln94_7_reg_1268        |  18|   0|   18|          0|
    |zext_ln91_reg_1167           |   4|   0|   64|         60|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 422|   0|  482|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|filt_I_address0        |  out|    4|   ap_memory|                             filt_I|         array|
|filt_I_ce0             |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_we0             |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_d0              |  out|   18|   ap_memory|                             filt_I|         array|
|filt_Q_address0        |  out|    4|   ap_memory|                             filt_Q|         array|
|filt_Q_ce0             |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_we0             |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_d0              |  out|   18|   ap_memory|                             filt_Q|         array|
|filt_I_1_address0      |  out|    4|   ap_memory|                           filt_I_1|         array|
|filt_I_1_ce0           |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_we0           |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_d0            |  out|   18|   ap_memory|                           filt_I_1|         array|
|filt_Q_1_address0      |  out|    4|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_ce0           |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_we0           |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_d0            |  out|   18|   ap_memory|                           filt_Q_1|         array|
|filt_I_2_address0      |  out|    4|   ap_memory|                           filt_I_2|         array|
|filt_I_2_ce0           |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_we0           |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_d0            |  out|   18|   ap_memory|                           filt_I_2|         array|
|filt_Q_2_address0      |  out|    4|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_ce0           |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_we0           |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_d0            |  out|   18|   ap_memory|                           filt_Q_2|         array|
|filt_I_3_address0      |  out|    4|   ap_memory|                           filt_I_3|         array|
|filt_I_3_ce0           |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_we0           |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_d0            |  out|   18|   ap_memory|                           filt_I_3|         array|
|filt_Q_3_address0      |  out|    4|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_ce0           |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_we0           |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_d0            |  out|   18|   ap_memory|                           filt_Q_3|         array|
|filt_I_4_address0      |  out|    4|   ap_memory|                           filt_I_4|         array|
|filt_I_4_ce0           |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_we0           |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_d0            |  out|   18|   ap_memory|                           filt_I_4|         array|
|filt_Q_4_address0      |  out|    4|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_ce0           |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_we0           |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_d0            |  out|   18|   ap_memory|                           filt_Q_4|         array|
|filt_I_5_address0      |  out|    4|   ap_memory|                           filt_I_5|         array|
|filt_I_5_ce0           |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_we0           |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_d0            |  out|   18|   ap_memory|                           filt_I_5|         array|
|filt_Q_5_address0      |  out|    4|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_ce0           |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_we0           |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_d0            |  out|   18|   ap_memory|                           filt_Q_5|         array|
|filt_I_6_address0      |  out|    4|   ap_memory|                           filt_I_6|         array|
|filt_I_6_ce0           |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_we0           |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_d0            |  out|   18|   ap_memory|                           filt_I_6|         array|
|filt_Q_6_address0      |  out|    4|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_ce0           |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_we0           |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_d0            |  out|   18|   ap_memory|                           filt_Q_6|         array|
|filt_I_7_address0      |  out|    4|   ap_memory|                           filt_I_7|         array|
|filt_I_7_ce0           |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_we0           |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_d0            |  out|   18|   ap_memory|                           filt_I_7|         array|
|filt_Q_7_address0      |  out|    4|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_ce0           |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_we0           |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_d0            |  out|   18|   ap_memory|                           filt_Q_7|         array|
|delay_line_I_address0  |  out|    7|   ap_memory|                       delay_line_I|         array|
|delay_line_I_ce0       |  out|    1|   ap_memory|                       delay_line_I|         array|
|delay_line_I_q0        |   in|   18|   ap_memory|                       delay_line_I|         array|
|delay_line_I_address1  |  out|    7|   ap_memory|                       delay_line_I|         array|
|delay_line_I_ce1       |  out|    1|   ap_memory|                       delay_line_I|         array|
|delay_line_I_q1        |   in|   18|   ap_memory|                       delay_line_I|         array|
|delay_line_Q_address0  |  out|    7|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_ce0       |  out|    1|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_q0        |   in|   18|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_address1  |  out|    7|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_ce1       |  out|    1|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_q1        |   in|   18|   ap_memory|                       delay_line_Q|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.0.split"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [receiver.cpp:91]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_1" [receiver.cpp:91]   --->   Operation 14 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 3, i32 6" [receiver.cpp:91]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%delay_line_I_addr = getelementptr i18 %delay_line_I, i64 0, i64 %i_2_cast" [receiver.cpp:93]   --->   Operation 16 'getelementptr' 'delay_line_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:93]   --->   Operation 17 'load' 'delay_line_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i16 %h, i64 0, i64 %i_2_cast" [receiver.cpp:93]   --->   Operation 18 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%h_load = load i7 %h_addr" [receiver.cpp:93]   --->   Operation 19 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_Q_addr = getelementptr i18 %delay_line_Q, i64 0, i64 %i_2_cast" [receiver.cpp:94]   --->   Operation 20 'getelementptr' 'delay_line_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:94]   --->   Operation 21 'load' 'delay_line_Q_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln91 = or i7 %i_1, i7 1" [receiver.cpp:91]   --->   Operation 22 'or' 'or_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln91 = icmp_ult  i7 %or_ln91, i7 97" [receiver.cpp:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.end74.exitStub, void %for.body55.1" [receiver.cpp:91]   --->   Operation 24 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i7 %or_ln91" [receiver.cpp:91]   --->   Operation 25 'zext' 'zext_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%delay_line_I_addr_1 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln91_1" [receiver.cpp:93]   --->   Operation 26 'getelementptr' 'delay_line_I_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%delay_line_I_load_1 = load i7 %delay_line_I_addr_1" [receiver.cpp:93]   --->   Operation 27 'load' 'delay_line_I_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr i16 %h, i64 0, i64 %zext_ln91_1" [receiver.cpp:93]   --->   Operation 28 'getelementptr' 'h_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%h_load_1 = load i7 %h_addr_1" [receiver.cpp:93]   --->   Operation 29 'load' 'h_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_1 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln91_1" [receiver.cpp:94]   --->   Operation 30 'getelementptr' 'delay_line_Q_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1" [receiver.cpp:94]   --->   Operation 31 'load' 'delay_line_Q_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:93]   --->   Operation 32 'load' 'delay_line_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%h_load = load i7 %h_addr" [receiver.cpp:93]   --->   Operation 33 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:94]   --->   Operation 34 'load' 'delay_line_Q_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%delay_line_I_load_1 = load i7 %delay_line_I_addr_1" [receiver.cpp:93]   --->   Operation 35 'load' 'delay_line_I_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%h_load_1 = load i7 %h_addr_1" [receiver.cpp:93]   --->   Operation 36 'load' 'h_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1" [receiver.cpp:94]   --->   Operation 37 'load' 'delay_line_Q_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln91_1 = or i7 %i_1, i7 2" [receiver.cpp:91]   --->   Operation 38 'or' 'or_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i7 %or_ln91_1" [receiver.cpp:93]   --->   Operation 39 'zext' 'zext_ln93' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%delay_line_I_addr_2 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93" [receiver.cpp:93]   --->   Operation 40 'getelementptr' 'delay_line_I_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%delay_line_I_load_2 = load i7 %delay_line_I_addr_2" [receiver.cpp:93]   --->   Operation 41 'load' 'delay_line_I_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr i16 %h, i64 0, i64 %zext_ln93" [receiver.cpp:93]   --->   Operation 42 'getelementptr' 'h_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%h_load_2 = load i7 %h_addr_2" [receiver.cpp:93]   --->   Operation 43 'load' 'h_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_2 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93" [receiver.cpp:94]   --->   Operation 44 'getelementptr' 'delay_line_Q_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2" [receiver.cpp:94]   --->   Operation 45 'load' 'delay_line_Q_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln91_2 = or i7 %i_1, i7 3" [receiver.cpp:91]   --->   Operation 46 'or' 'or_ln91_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i7 %or_ln91_2" [receiver.cpp:93]   --->   Operation 47 'zext' 'zext_ln93_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%delay_line_I_addr_3 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_1" [receiver.cpp:93]   --->   Operation 48 'getelementptr' 'delay_line_I_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%delay_line_I_load_3 = load i7 %delay_line_I_addr_3" [receiver.cpp:93]   --->   Operation 49 'load' 'delay_line_I_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr i16 %h, i64 0, i64 %zext_ln93_1" [receiver.cpp:93]   --->   Operation 50 'getelementptr' 'h_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%h_load_3 = load i7 %h_addr_3" [receiver.cpp:93]   --->   Operation 51 'load' 'h_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_3 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_1" [receiver.cpp:94]   --->   Operation 52 'getelementptr' 'delay_line_Q_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3" [receiver.cpp:94]   --->   Operation 53 'load' 'delay_line_Q_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i18 %delay_line_I_load" [receiver.cpp:93]   --->   Operation 54 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %h_load" [receiver.cpp:93]   --->   Operation 55 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.59ns)   --->   "%mul_ln93 = mul i34 %sext_ln93_1, i34 %sext_ln93" [receiver.cpp:93]   --->   Operation 56 'mul' 'mul_ln93' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 57 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i18 %delay_line_Q_load" [receiver.cpp:94]   --->   Operation 58 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (5.59ns)   --->   "%mul_ln94 = mul i34 %sext_ln94, i34 %sext_ln93_1" [receiver.cpp:94]   --->   Operation 59 'mul' 'mul_ln94' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 60 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln93_2 = sext i18 %delay_line_I_load_1" [receiver.cpp:93]   --->   Operation 61 'sext' 'sext_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln93_3 = sext i16 %h_load_1" [receiver.cpp:93]   --->   Operation 62 'sext' 'sext_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (5.59ns)   --->   "%mul_ln93_1 = mul i34 %sext_ln93_3, i34 %sext_ln93_2" [receiver.cpp:93]   --->   Operation 63 'mul' 'mul_ln93_1' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_1, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 64 'partselect' 'trunc_ln93_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i18 %delay_line_Q_load_1" [receiver.cpp:94]   --->   Operation 65 'sext' 'sext_ln94_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (5.59ns)   --->   "%mul_ln94_1 = mul i34 %sext_ln94_1, i34 %sext_ln93_3" [receiver.cpp:94]   --->   Operation 66 'mul' 'mul_ln94_1' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_1, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 67 'partselect' 'trunc_ln94_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%delay_line_I_load_2 = load i7 %delay_line_I_addr_2" [receiver.cpp:93]   --->   Operation 68 'load' 'delay_line_I_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%h_load_2 = load i7 %h_addr_2" [receiver.cpp:93]   --->   Operation 69 'load' 'h_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2" [receiver.cpp:94]   --->   Operation 70 'load' 'delay_line_Q_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%delay_line_I_load_3 = load i7 %delay_line_I_addr_3" [receiver.cpp:93]   --->   Operation 71 'load' 'delay_line_I_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%h_load_3 = load i7 %h_addr_3" [receiver.cpp:93]   --->   Operation 72 'load' 'h_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3" [receiver.cpp:94]   --->   Operation 73 'load' 'delay_line_Q_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln91_3 = or i7 %i_1, i7 4" [receiver.cpp:91]   --->   Operation 74 'or' 'or_ln91_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i7 %or_ln91_3" [receiver.cpp:93]   --->   Operation 75 'zext' 'zext_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%delay_line_I_addr_4 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_2" [receiver.cpp:93]   --->   Operation 76 'getelementptr' 'delay_line_I_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%delay_line_I_load_4 = load i7 %delay_line_I_addr_4" [receiver.cpp:93]   --->   Operation 77 'load' 'delay_line_I_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr i16 %h, i64 0, i64 %zext_ln93_2" [receiver.cpp:93]   --->   Operation 78 'getelementptr' 'h_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%h_load_4 = load i7 %h_addr_4" [receiver.cpp:93]   --->   Operation 79 'load' 'h_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_4 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_2" [receiver.cpp:94]   --->   Operation 80 'getelementptr' 'delay_line_Q_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4" [receiver.cpp:94]   --->   Operation 81 'load' 'delay_line_Q_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln91_4 = or i7 %i_1, i7 5" [receiver.cpp:91]   --->   Operation 82 'or' 'or_ln91_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i7 %or_ln91_4" [receiver.cpp:93]   --->   Operation 83 'zext' 'zext_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%delay_line_I_addr_5 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_3" [receiver.cpp:93]   --->   Operation 84 'getelementptr' 'delay_line_I_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%delay_line_I_load_5 = load i7 %delay_line_I_addr_5" [receiver.cpp:93]   --->   Operation 85 'load' 'delay_line_I_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%h_addr_5 = getelementptr i16 %h, i64 0, i64 %zext_ln93_3" [receiver.cpp:93]   --->   Operation 86 'getelementptr' 'h_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%h_load_5 = load i7 %h_addr_5" [receiver.cpp:93]   --->   Operation 87 'load' 'h_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_5 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_3" [receiver.cpp:94]   --->   Operation 88 'getelementptr' 'delay_line_Q_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5" [receiver.cpp:94]   --->   Operation 89 'load' 'delay_line_Q_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [receiver.cpp:91]   --->   Operation 91 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %lshr_ln1" [receiver.cpp:91]   --->   Operation 92 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%filt_I_addr = getelementptr i18 %filt_I, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 93 'getelementptr' 'filt_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln1, i4 %filt_I_addr" [receiver.cpp:93]   --->   Operation 94 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%filt_Q_addr = getelementptr i18 %filt_Q, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 95 'getelementptr' 'filt_Q_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln2, i4 %filt_Q_addr" [receiver.cpp:94]   --->   Operation 96 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%filt_I_1_addr = getelementptr i18 %filt_I_1, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 98 'getelementptr' 'filt_I_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%filt_Q_1_addr = getelementptr i18 %filt_Q_1, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 99 'getelementptr' 'filt_Q_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i18 %delay_line_I_load_2" [receiver.cpp:93]   --->   Operation 100 'sext' 'sext_ln93_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln93_5 = sext i16 %h_load_2" [receiver.cpp:93]   --->   Operation 101 'sext' 'sext_ln93_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (5.59ns)   --->   "%mul_ln93_2 = mul i34 %sext_ln93_5, i34 %sext_ln93_4" [receiver.cpp:93]   --->   Operation 102 'mul' 'mul_ln93_2' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_2, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 103 'partselect' 'trunc_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i18 %delay_line_Q_load_2" [receiver.cpp:94]   --->   Operation 104 'sext' 'sext_ln94_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (5.59ns)   --->   "%mul_ln94_2 = mul i34 %sext_ln94_2, i34 %sext_ln93_5" [receiver.cpp:94]   --->   Operation 105 'mul' 'mul_ln94_2' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_2, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 106 'partselect' 'trunc_ln94_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln93_6 = sext i18 %delay_line_I_load_3" [receiver.cpp:93]   --->   Operation 107 'sext' 'sext_ln93_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln93_7 = sext i16 %h_load_3" [receiver.cpp:93]   --->   Operation 108 'sext' 'sext_ln93_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (5.59ns)   --->   "%mul_ln93_3 = mul i34 %sext_ln93_7, i34 %sext_ln93_6" [receiver.cpp:93]   --->   Operation 109 'mul' 'mul_ln93_3' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln93_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_3, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 110 'partselect' 'trunc_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i18 %delay_line_Q_load_3" [receiver.cpp:94]   --->   Operation 111 'sext' 'sext_ln94_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (5.59ns)   --->   "%mul_ln94_3 = mul i34 %sext_ln94_3, i34 %sext_ln93_7" [receiver.cpp:94]   --->   Operation 112 'mul' 'mul_ln94_3' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_3, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 113 'partselect' 'trunc_ln94_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%delay_line_I_load_4 = load i7 %delay_line_I_addr_4" [receiver.cpp:93]   --->   Operation 114 'load' 'delay_line_I_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%h_load_4 = load i7 %h_addr_4" [receiver.cpp:93]   --->   Operation 115 'load' 'h_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4" [receiver.cpp:94]   --->   Operation 116 'load' 'delay_line_Q_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 117 [1/2] (3.25ns)   --->   "%delay_line_I_load_5 = load i7 %delay_line_I_addr_5" [receiver.cpp:93]   --->   Operation 117 'load' 'delay_line_I_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 118 [1/2] (3.25ns)   --->   "%h_load_5 = load i7 %h_addr_5" [receiver.cpp:93]   --->   Operation 118 'load' 'h_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 119 [1/2] (3.25ns)   --->   "%delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5" [receiver.cpp:94]   --->   Operation 119 'load' 'delay_line_Q_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln91_5 = or i7 %i_1, i7 6" [receiver.cpp:91]   --->   Operation 120 'or' 'or_ln91_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i7 %or_ln91_5" [receiver.cpp:93]   --->   Operation 121 'zext' 'zext_ln93_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%delay_line_I_addr_6 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_4" [receiver.cpp:93]   --->   Operation 122 'getelementptr' 'delay_line_I_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%delay_line_I_load_6 = load i7 %delay_line_I_addr_6" [receiver.cpp:93]   --->   Operation 123 'load' 'delay_line_I_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%h_addr_6 = getelementptr i16 %h, i64 0, i64 %zext_ln93_4" [receiver.cpp:93]   --->   Operation 124 'getelementptr' 'h_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%h_load_6 = load i7 %h_addr_6" [receiver.cpp:93]   --->   Operation 125 'load' 'h_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_6 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_4" [receiver.cpp:94]   --->   Operation 126 'getelementptr' 'delay_line_Q_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6" [receiver.cpp:94]   --->   Operation 127 'load' 'delay_line_Q_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln91_6 = or i7 %i_1, i7 7" [receiver.cpp:91]   --->   Operation 128 'or' 'or_ln91_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i7 %or_ln91_6" [receiver.cpp:93]   --->   Operation 129 'zext' 'zext_ln93_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%delay_line_I_addr_7 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_5" [receiver.cpp:93]   --->   Operation 130 'getelementptr' 'delay_line_I_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%delay_line_I_load_7 = load i7 %delay_line_I_addr_7" [receiver.cpp:93]   --->   Operation 131 'load' 'delay_line_I_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%h_addr_7 = getelementptr i16 %h, i64 0, i64 %zext_ln93_5" [receiver.cpp:93]   --->   Operation 132 'getelementptr' 'h_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%h_load_7 = load i7 %h_addr_7" [receiver.cpp:93]   --->   Operation 133 'load' 'h_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_1, i4 %filt_I_1_addr" [receiver.cpp:93]   --->   Operation 134 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_7 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_5" [receiver.cpp:94]   --->   Operation 135 'getelementptr' 'delay_line_Q_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7" [receiver.cpp:94]   --->   Operation 136 'load' 'delay_line_Q_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_1, i4 %filt_Q_1_addr" [receiver.cpp:94]   --->   Operation 137 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln91 = add i7 %i_1, i7 8" [receiver.cpp:91]   --->   Operation 138 'add' 'add_ln91' <Predicate = (icmp_ln91)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %i" [receiver.cpp:91]   --->   Operation 139 'store' 'store_ln91' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.59>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%filt_I_2_addr = getelementptr i18 %filt_I_2, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 140 'getelementptr' 'filt_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%filt_Q_2_addr = getelementptr i18 %filt_Q_2, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 141 'getelementptr' 'filt_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%filt_I_3_addr = getelementptr i18 %filt_I_3, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 142 'getelementptr' 'filt_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%filt_Q_3_addr = getelementptr i18 %filt_Q_3, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 143 'getelementptr' 'filt_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln93_8 = sext i18 %delay_line_I_load_4" [receiver.cpp:93]   --->   Operation 144 'sext' 'sext_ln93_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln93_9 = sext i16 %h_load_4" [receiver.cpp:93]   --->   Operation 145 'sext' 'sext_ln93_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln93_4 = mul i34 %sext_ln93_9, i34 %sext_ln93_8" [receiver.cpp:93]   --->   Operation 146 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln93_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_4, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 147 'partselect' 'trunc_ln93_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln94_4 = sext i18 %delay_line_Q_load_4" [receiver.cpp:94]   --->   Operation 148 'sext' 'sext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln94_4 = mul i34 %sext_ln94_4, i34 %sext_ln93_9" [receiver.cpp:94]   --->   Operation 149 'mul' 'mul_ln94_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_4, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 150 'partselect' 'trunc_ln94_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln93_10 = sext i18 %delay_line_I_load_5" [receiver.cpp:93]   --->   Operation 151 'sext' 'sext_ln93_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln93_11 = sext i16 %h_load_5" [receiver.cpp:93]   --->   Operation 152 'sext' 'sext_ln93_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (5.59ns)   --->   "%mul_ln93_5 = mul i34 %sext_ln93_11, i34 %sext_ln93_10" [receiver.cpp:93]   --->   Operation 153 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln93_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_5, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 154 'partselect' 'trunc_ln93_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln94_5 = sext i18 %delay_line_Q_load_5" [receiver.cpp:94]   --->   Operation 155 'sext' 'sext_ln94_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (5.59ns)   --->   "%mul_ln94_5 = mul i34 %sext_ln94_5, i34 %sext_ln93_11" [receiver.cpp:94]   --->   Operation 156 'mul' 'mul_ln94_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln94_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_5, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 157 'partselect' 'trunc_ln94_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%delay_line_I_load_6 = load i7 %delay_line_I_addr_6" [receiver.cpp:93]   --->   Operation 158 'load' 'delay_line_I_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%h_load_6 = load i7 %h_addr_6" [receiver.cpp:93]   --->   Operation 159 'load' 'h_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_5 : Operation 160 [1/2] (3.25ns)   --->   "%delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6" [receiver.cpp:94]   --->   Operation 160 'load' 'delay_line_Q_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%delay_line_I_load_7 = load i7 %delay_line_I_addr_7" [receiver.cpp:93]   --->   Operation 161 'load' 'delay_line_I_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%h_load_7 = load i7 %h_addr_7" [receiver.cpp:93]   --->   Operation 162 'load' 'h_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_5 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_2, i4 %filt_I_2_addr" [receiver.cpp:93]   --->   Operation 163 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_3, i4 %filt_I_3_addr" [receiver.cpp:93]   --->   Operation 164 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7" [receiver.cpp:94]   --->   Operation 165 'load' 'delay_line_Q_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 166 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_2, i4 %filt_Q_2_addr" [receiver.cpp:94]   --->   Operation 166 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_3, i4 %filt_Q_3_addr" [receiver.cpp:94]   --->   Operation 167 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>

State 6 <SV = 5> <Delay = 5.59>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%filt_I_4_addr = getelementptr i18 %filt_I_4, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 168 'getelementptr' 'filt_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%filt_Q_4_addr = getelementptr i18 %filt_Q_4, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 169 'getelementptr' 'filt_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%filt_I_5_addr = getelementptr i18 %filt_I_5, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 170 'getelementptr' 'filt_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%filt_Q_5_addr = getelementptr i18 %filt_Q_5, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 171 'getelementptr' 'filt_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln93_12 = sext i18 %delay_line_I_load_6" [receiver.cpp:93]   --->   Operation 172 'sext' 'sext_ln93_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln93_13 = sext i16 %h_load_6" [receiver.cpp:93]   --->   Operation 173 'sext' 'sext_ln93_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (5.59ns)   --->   "%mul_ln93_6 = mul i34 %sext_ln93_13, i34 %sext_ln93_12" [receiver.cpp:93]   --->   Operation 174 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln93_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_6, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 175 'partselect' 'trunc_ln93_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln94_6 = sext i18 %delay_line_Q_load_6" [receiver.cpp:94]   --->   Operation 176 'sext' 'sext_ln94_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (5.59ns)   --->   "%mul_ln94_6 = mul i34 %sext_ln94_6, i34 %sext_ln93_13" [receiver.cpp:94]   --->   Operation 177 'mul' 'mul_ln94_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln94_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_6, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 178 'partselect' 'trunc_ln94_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln93_14 = sext i18 %delay_line_I_load_7" [receiver.cpp:93]   --->   Operation 179 'sext' 'sext_ln93_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln93_15 = sext i16 %h_load_7" [receiver.cpp:93]   --->   Operation 180 'sext' 'sext_ln93_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (5.59ns)   --->   "%mul_ln93_7 = mul i34 %sext_ln93_15, i34 %sext_ln93_14" [receiver.cpp:93]   --->   Operation 181 'mul' 'mul_ln93_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln93_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_7, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 182 'partselect' 'trunc_ln93_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_4, i4 %filt_I_4_addr" [receiver.cpp:93]   --->   Operation 183 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_5, i4 %filt_I_5_addr" [receiver.cpp:93]   --->   Operation 184 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln94_7 = sext i18 %delay_line_Q_load_7" [receiver.cpp:94]   --->   Operation 185 'sext' 'sext_ln94_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (5.59ns)   --->   "%mul_ln94_7 = mul i34 %sext_ln94_7, i34 %sext_ln93_15" [receiver.cpp:94]   --->   Operation 186 'mul' 'mul_ln94_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln94_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_7, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 187 'partselect' 'trunc_ln94_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_4, i4 %filt_Q_4_addr" [receiver.cpp:94]   --->   Operation 188 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_5, i4 %filt_Q_5_addr" [receiver.cpp:94]   --->   Operation 189 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%filt_I_6_addr = getelementptr i18 %filt_I_6, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 190 'getelementptr' 'filt_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%filt_Q_6_addr = getelementptr i18 %filt_Q_6, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 191 'getelementptr' 'filt_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%filt_I_7_addr = getelementptr i18 %filt_I_7, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 192 'getelementptr' 'filt_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_6, i4 %filt_I_6_addr" [receiver.cpp:93]   --->   Operation 193 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_7, i4 %filt_I_7_addr" [receiver.cpp:93]   --->   Operation 194 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%filt_Q_7_addr = getelementptr i18 %filt_Q_7, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 195 'getelementptr' 'filt_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_6, i4 %filt_Q_6_addr" [receiver.cpp:94]   --->   Operation 196 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_7, i4 %filt_Q_7_addr" [receiver.cpp:94]   --->   Operation 197 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body55.0.split" [receiver.cpp:91]   --->   Operation 198 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filt_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_line_I]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ delay_line_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_1                   (load             ) [ 00111000]
i_2_cast              (zext             ) [ 00000000]
lshr_ln1              (partselect       ) [ 00111000]
delay_line_I_addr     (getelementptr    ) [ 00100000]
h_addr                (getelementptr    ) [ 00100000]
delay_line_Q_addr     (getelementptr    ) [ 00100000]
or_ln91               (or               ) [ 00000000]
icmp_ln91             (icmp             ) [ 01111000]
br_ln91               (br               ) [ 00000000]
zext_ln91_1           (zext             ) [ 00000000]
delay_line_I_addr_1   (getelementptr    ) [ 00100000]
h_addr_1              (getelementptr    ) [ 00100000]
delay_line_Q_addr_1   (getelementptr    ) [ 00100000]
delay_line_I_load     (load             ) [ 00010000]
h_load                (load             ) [ 00010000]
delay_line_Q_load     (load             ) [ 00010000]
delay_line_I_load_1   (load             ) [ 00010000]
h_load_1              (load             ) [ 00010000]
delay_line_Q_load_1   (load             ) [ 00010000]
or_ln91_1             (or               ) [ 00000000]
zext_ln93             (zext             ) [ 00000000]
delay_line_I_addr_2   (getelementptr    ) [ 00010000]
h_addr_2              (getelementptr    ) [ 00010000]
delay_line_Q_addr_2   (getelementptr    ) [ 00010000]
or_ln91_2             (or               ) [ 00000000]
zext_ln93_1           (zext             ) [ 00000000]
delay_line_I_addr_3   (getelementptr    ) [ 00010000]
h_addr_3              (getelementptr    ) [ 00010000]
delay_line_Q_addr_3   (getelementptr    ) [ 00010000]
sext_ln93             (sext             ) [ 00000000]
sext_ln93_1           (sext             ) [ 00000000]
mul_ln93              (mul              ) [ 00000000]
trunc_ln1             (partselect       ) [ 00001000]
sext_ln94             (sext             ) [ 00000000]
mul_ln94              (mul              ) [ 00000000]
trunc_ln2             (partselect       ) [ 00001000]
sext_ln93_2           (sext             ) [ 00000000]
sext_ln93_3           (sext             ) [ 00000000]
mul_ln93_1            (mul              ) [ 00000000]
trunc_ln93_1          (partselect       ) [ 00001000]
sext_ln94_1           (sext             ) [ 00000000]
mul_ln94_1            (mul              ) [ 00000000]
trunc_ln94_1          (partselect       ) [ 00001000]
delay_line_I_load_2   (load             ) [ 00001000]
h_load_2              (load             ) [ 00001000]
delay_line_Q_load_2   (load             ) [ 00001000]
delay_line_I_load_3   (load             ) [ 00001000]
h_load_3              (load             ) [ 00001000]
delay_line_Q_load_3   (load             ) [ 00001000]
or_ln91_3             (or               ) [ 00000000]
zext_ln93_2           (zext             ) [ 00000000]
delay_line_I_addr_4   (getelementptr    ) [ 00001000]
h_addr_4              (getelementptr    ) [ 00001000]
delay_line_Q_addr_4   (getelementptr    ) [ 00001000]
or_ln91_4             (or               ) [ 00000000]
zext_ln93_3           (zext             ) [ 00000000]
delay_line_I_addr_5   (getelementptr    ) [ 00001000]
h_addr_5              (getelementptr    ) [ 00001000]
delay_line_Q_addr_5   (getelementptr    ) [ 00001000]
specpipeline_ln0      (specpipeline     ) [ 00000000]
specloopname_ln91     (specloopname     ) [ 00000000]
zext_ln91             (zext             ) [ 01110111]
filt_I_addr           (getelementptr    ) [ 00000000]
store_ln93            (store            ) [ 00000000]
filt_Q_addr           (getelementptr    ) [ 00000000]
store_ln94            (store            ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
filt_I_1_addr         (getelementptr    ) [ 00000000]
filt_Q_1_addr         (getelementptr    ) [ 00000000]
sext_ln93_4           (sext             ) [ 00000000]
sext_ln93_5           (sext             ) [ 00000000]
mul_ln93_2            (mul              ) [ 00000000]
trunc_ln93_2          (partselect       ) [ 01000100]
sext_ln94_2           (sext             ) [ 00000000]
mul_ln94_2            (mul              ) [ 00000000]
trunc_ln94_2          (partselect       ) [ 01000100]
sext_ln93_6           (sext             ) [ 00000000]
sext_ln93_7           (sext             ) [ 00000000]
mul_ln93_3            (mul              ) [ 00000000]
trunc_ln93_3          (partselect       ) [ 01000100]
sext_ln94_3           (sext             ) [ 00000000]
mul_ln94_3            (mul              ) [ 00000000]
trunc_ln94_3          (partselect       ) [ 01000100]
delay_line_I_load_4   (load             ) [ 01000100]
h_load_4              (load             ) [ 01000100]
delay_line_Q_load_4   (load             ) [ 01000100]
delay_line_I_load_5   (load             ) [ 01000100]
h_load_5              (load             ) [ 01000100]
delay_line_Q_load_5   (load             ) [ 01000100]
or_ln91_5             (or               ) [ 00000000]
zext_ln93_4           (zext             ) [ 00000000]
delay_line_I_addr_6   (getelementptr    ) [ 01000100]
h_addr_6              (getelementptr    ) [ 01000100]
delay_line_Q_addr_6   (getelementptr    ) [ 01000100]
or_ln91_6             (or               ) [ 00000000]
zext_ln93_5           (zext             ) [ 00000000]
delay_line_I_addr_7   (getelementptr    ) [ 01000100]
h_addr_7              (getelementptr    ) [ 01000100]
store_ln93            (store            ) [ 00000000]
delay_line_Q_addr_7   (getelementptr    ) [ 01000100]
store_ln94            (store            ) [ 00000000]
add_ln91              (add              ) [ 00000000]
store_ln91            (store            ) [ 00000000]
filt_I_2_addr         (getelementptr    ) [ 00000000]
filt_Q_2_addr         (getelementptr    ) [ 00000000]
filt_I_3_addr         (getelementptr    ) [ 00000000]
filt_Q_3_addr         (getelementptr    ) [ 00000000]
sext_ln93_8           (sext             ) [ 00000000]
sext_ln93_9           (sext             ) [ 00000000]
mul_ln93_4            (mul              ) [ 00000000]
trunc_ln93_4          (partselect       ) [ 00100010]
sext_ln94_4           (sext             ) [ 00000000]
mul_ln94_4            (mul              ) [ 00000000]
trunc_ln94_4          (partselect       ) [ 00100010]
sext_ln93_10          (sext             ) [ 00000000]
sext_ln93_11          (sext             ) [ 00000000]
mul_ln93_5            (mul              ) [ 00000000]
trunc_ln93_5          (partselect       ) [ 00100010]
sext_ln94_5           (sext             ) [ 00000000]
mul_ln94_5            (mul              ) [ 00000000]
trunc_ln94_5          (partselect       ) [ 00100010]
delay_line_I_load_6   (load             ) [ 00100010]
h_load_6              (load             ) [ 00100010]
delay_line_Q_load_6   (load             ) [ 00100010]
delay_line_I_load_7   (load             ) [ 00100010]
h_load_7              (load             ) [ 00100010]
store_ln93            (store            ) [ 00000000]
store_ln93            (store            ) [ 00000000]
delay_line_Q_load_7   (load             ) [ 00100010]
store_ln94            (store            ) [ 00000000]
store_ln94            (store            ) [ 00000000]
filt_I_4_addr         (getelementptr    ) [ 00000000]
filt_Q_4_addr         (getelementptr    ) [ 00000000]
filt_I_5_addr         (getelementptr    ) [ 00000000]
filt_Q_5_addr         (getelementptr    ) [ 00000000]
sext_ln93_12          (sext             ) [ 00000000]
sext_ln93_13          (sext             ) [ 00000000]
mul_ln93_6            (mul              ) [ 00000000]
trunc_ln93_6          (partselect       ) [ 00010001]
sext_ln94_6           (sext             ) [ 00000000]
mul_ln94_6            (mul              ) [ 00000000]
trunc_ln94_6          (partselect       ) [ 00010001]
sext_ln93_14          (sext             ) [ 00000000]
sext_ln93_15          (sext             ) [ 00000000]
mul_ln93_7            (mul              ) [ 00000000]
trunc_ln93_7          (partselect       ) [ 00010001]
store_ln93            (store            ) [ 00000000]
store_ln93            (store            ) [ 00000000]
sext_ln94_7           (sext             ) [ 00000000]
mul_ln94_7            (mul              ) [ 00000000]
trunc_ln94_7          (partselect       ) [ 00010001]
store_ln94            (store            ) [ 00000000]
store_ln94            (store            ) [ 00000000]
filt_I_6_addr         (getelementptr    ) [ 00000000]
filt_Q_6_addr         (getelementptr    ) [ 00000000]
filt_I_7_addr         (getelementptr    ) [ 00000000]
store_ln93            (store            ) [ 00000000]
store_ln93            (store            ) [ 00000000]
filt_Q_7_addr         (getelementptr    ) [ 00000000]
store_ln94            (store            ) [ 00000000]
store_ln94            (store            ) [ 00000000]
br_ln91               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filt_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt_Q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filt_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filt_Q_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filt_I_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filt_Q_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filt_I_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filt_Q_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filt_I_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filt_Q_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filt_I_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="filt_Q_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="filt_I_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="filt_Q_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="filt_I_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_I_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="filt_Q_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Q_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="delay_line_I">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="h">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="delay_line_Q">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="delay_line_I_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="18" slack="1"/>
<pin id="109" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_I_load/1 delay_line_I_load_1/1 delay_line_I_load_2/2 delay_line_I_load_3/2 delay_line_I_load_4/3 delay_line_I_load_5/3 delay_line_I_load_6/4 delay_line_I_load_7/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="h_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="1"/>
<pin id="126" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 h_load_1/1 h_load_2/2 h_load_3/2 h_load_4/3 h_load_5/3 h_load_6/4 h_load_7/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="delay_line_Q_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="18" slack="1"/>
<pin id="143" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_Q_load/1 delay_line_Q_load_1/1 delay_line_Q_load_2/2 delay_line_Q_load_3/2 delay_line_Q_load_4/3 delay_line_Q_load_5/3 delay_line_Q_load_6/4 delay_line_Q_load_7/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="delay_line_I_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="18" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="h_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="delay_line_Q_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="delay_line_I_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="h_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="delay_line_Q_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="18" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="delay_line_I_addr_3_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_3/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="h_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="delay_line_Q_addr_3_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="delay_line_I_addr_4_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_4/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="h_addr_4_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_4/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="delay_line_Q_addr_4_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="18" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_4/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="delay_line_I_addr_5_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_5/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="h_addr_5_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_5/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="delay_line_Q_addr_5_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_5/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="filt_I_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_addr/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln93_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="18" slack="1"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="filt_Q_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_addr/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln94_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="1"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="filt_I_1_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_1_addr/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="filt_Q_1_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_1_addr/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="delay_line_I_addr_6_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_6/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="h_addr_6_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_6/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="delay_line_Q_addr_6_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_6/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="delay_line_I_addr_7_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="18" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_7/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="h_addr_7_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr_7/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln93_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="18" slack="1"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="delay_line_Q_addr_7_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="18" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_7/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln94_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="1"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="filt_I_2_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="18" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="1"/>
<pin id="369" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_2_addr/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="filt_Q_2_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="18" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="1"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_2_addr/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="filt_I_3_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="18" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="4" slack="1"/>
<pin id="383" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_3_addr/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="filt_Q_3_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="1"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_3_addr/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln93_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="18" slack="1"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln93_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="1"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln94_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="18" slack="1"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln94_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="18" slack="1"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="filt_I_4_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="2"/>
<pin id="421" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_4_addr/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="filt_Q_4_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="18" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="2"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_4_addr/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="filt_I_5_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="4" slack="2"/>
<pin id="435" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_5_addr/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="filt_Q_5_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="18" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="2"/>
<pin id="442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_5_addr/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln93_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="18" slack="1"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln93_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="18" slack="1"/>
<pin id="454" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln94_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="18" slack="1"/>
<pin id="460" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln94_access_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="18" slack="1"/>
<pin id="466" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="filt_I_6_addr_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="18" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="3"/>
<pin id="473" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_6_addr/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="filt_Q_6_addr_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="3"/>
<pin id="480" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_6_addr/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="filt_I_7_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="4" slack="3"/>
<pin id="487" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_I_7_addr/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln93_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="1"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln93_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="18" slack="1"/>
<pin id="499" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="filt_Q_7_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="3"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_Q_7_addr/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln94_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="18" slack="1"/>
<pin id="512" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln94_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="18" slack="1"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="521" class="1005" name="reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="1"/>
<pin id="523" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_load delay_line_I_load_2 delay_line_I_load_4 delay_line_I_load_6 "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_load h_load_2 h_load_4 h_load_6 "/>
</bind>
</comp>

<comp id="529" class="1005" name="reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="1"/>
<pin id="531" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_load delay_line_Q_load_2 delay_line_Q_load_4 delay_line_Q_load_6 "/>
</bind>
</comp>

<comp id="533" class="1005" name="reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="18" slack="1"/>
<pin id="535" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_load_1 delay_line_I_load_3 delay_line_I_load_5 delay_line_I_load_7 "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_load_1 h_load_3 h_load_5 h_load_7 "/>
</bind>
</comp>

<comp id="541" class="1005" name="reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="1"/>
<pin id="543" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_load_1 delay_line_Q_load_3 delay_line_Q_load_5 delay_line_Q_load_7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln0_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="i_1_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_2_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="lshr_ln1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="3" slack="0"/>
<pin id="564" dir="0" index="3" bw="4" slack="0"/>
<pin id="565" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln91_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln91_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln91_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln91_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="1"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_1/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln93_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln91_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="1"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln93_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln93_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="1"/>
<pin id="615" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln93_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="1"/>
<pin id="619" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_1/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mul_ln93_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="18" slack="0"/>
<pin id="624" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="0"/>
<pin id="629" dir="0" index="1" bw="34" slack="0"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln94_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="18" slack="1"/>
<pin id="639" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mul_ln94_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="18" slack="0"/>
<pin id="649" dir="0" index="1" bw="34" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln93_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="1"/>
<pin id="659" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_2/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln93_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_3/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mul_ln93_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="18" slack="0"/>
<pin id="668" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="trunc_ln93_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="18" slack="0"/>
<pin id="673" dir="0" index="1" bw="34" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="0" index="3" bw="7" slack="0"/>
<pin id="676" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_1/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln94_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="18" slack="1"/>
<pin id="683" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_1/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="mul_ln94_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_1/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln94_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="18" slack="0"/>
<pin id="693" dir="0" index="1" bw="34" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="0" index="3" bw="7" slack="0"/>
<pin id="696" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln91_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="2"/>
<pin id="703" dir="0" index="1" bw="7" slack="0"/>
<pin id="704" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_3/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln93_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln91_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="2"/>
<pin id="715" dir="0" index="1" bw="7" slack="0"/>
<pin id="716" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_4/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln93_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_3/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln91_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="3"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln93_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="18" slack="1"/>
<pin id="734" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_4/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln93_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_5/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="mul_ln93_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="0" index="1" bw="18" slack="0"/>
<pin id="743" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_2/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln93_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="18" slack="0"/>
<pin id="748" dir="0" index="1" bw="34" slack="0"/>
<pin id="749" dir="0" index="2" bw="6" slack="0"/>
<pin id="750" dir="0" index="3" bw="7" slack="0"/>
<pin id="751" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_2/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln94_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="1"/>
<pin id="758" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_2/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="mul_ln94_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="18" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_2/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln94_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="0"/>
<pin id="768" dir="0" index="1" bw="34" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_2/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln93_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="18" slack="1"/>
<pin id="778" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_6/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sext_ln93_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_7/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="mul_ln93_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="18" slack="0"/>
<pin id="787" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_3/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln93_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="18" slack="0"/>
<pin id="792" dir="0" index="1" bw="34" slack="0"/>
<pin id="793" dir="0" index="2" bw="6" slack="0"/>
<pin id="794" dir="0" index="3" bw="7" slack="0"/>
<pin id="795" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_3/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln94_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="18" slack="1"/>
<pin id="802" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_3/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="mul_ln94_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="18" slack="0"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_3/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln94_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="18" slack="0"/>
<pin id="812" dir="0" index="1" bw="34" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="7" slack="0"/>
<pin id="815" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_3/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln91_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="3"/>
<pin id="822" dir="0" index="1" bw="7" slack="0"/>
<pin id="823" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_5/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln93_4_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_4/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_ln91_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="3"/>
<pin id="834" dir="0" index="1" bw="7" slack="0"/>
<pin id="835" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91_6/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln93_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_5/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln91_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="3"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="store_ln91_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="0" index="1" bw="7" slack="3"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sext_ln93_8_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="18" slack="1"/>
<pin id="856" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_8/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln93_9_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_9/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="mul_ln93_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="0" index="1" bw="18" slack="0"/>
<pin id="865" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_4/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln93_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="18" slack="0"/>
<pin id="870" dir="0" index="1" bw="34" slack="0"/>
<pin id="871" dir="0" index="2" bw="6" slack="0"/>
<pin id="872" dir="0" index="3" bw="7" slack="0"/>
<pin id="873" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_4/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln94_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="18" slack="1"/>
<pin id="880" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_4/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="mul_ln94_4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="18" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_4/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln94_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="0"/>
<pin id="890" dir="0" index="1" bw="34" slack="0"/>
<pin id="891" dir="0" index="2" bw="6" slack="0"/>
<pin id="892" dir="0" index="3" bw="7" slack="0"/>
<pin id="893" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_4/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln93_10_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="18" slack="1"/>
<pin id="900" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_10/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln93_11_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_11/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="mul_ln93_5_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="0" index="1" bw="18" slack="0"/>
<pin id="909" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_5/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln93_5_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="18" slack="0"/>
<pin id="914" dir="0" index="1" bw="34" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="0" index="3" bw="7" slack="0"/>
<pin id="917" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_5/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln94_5_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="18" slack="1"/>
<pin id="924" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_5/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="mul_ln94_5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="18" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_5/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln94_5_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="18" slack="0"/>
<pin id="934" dir="0" index="1" bw="34" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="0" index="3" bw="7" slack="0"/>
<pin id="937" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_5/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln93_12_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="18" slack="1"/>
<pin id="944" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_12/6 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln93_13_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_13/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="mul_ln93_6_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="0"/>
<pin id="952" dir="0" index="1" bw="18" slack="0"/>
<pin id="953" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_6/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="trunc_ln93_6_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="18" slack="0"/>
<pin id="958" dir="0" index="1" bw="34" slack="0"/>
<pin id="959" dir="0" index="2" bw="6" slack="0"/>
<pin id="960" dir="0" index="3" bw="7" slack="0"/>
<pin id="961" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_6/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln94_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="18" slack="1"/>
<pin id="968" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_6/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="mul_ln94_6_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="18" slack="0"/>
<pin id="972" dir="0" index="1" bw="16" slack="0"/>
<pin id="973" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_6/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln94_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="18" slack="0"/>
<pin id="978" dir="0" index="1" bw="34" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="0" index="3" bw="7" slack="0"/>
<pin id="981" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_6/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln93_14_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="18" slack="1"/>
<pin id="988" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_14/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln93_15_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_15/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="mul_ln93_7_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="18" slack="0"/>
<pin id="997" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_7/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln93_7_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="18" slack="0"/>
<pin id="1002" dir="0" index="1" bw="34" slack="0"/>
<pin id="1003" dir="0" index="2" bw="6" slack="0"/>
<pin id="1004" dir="0" index="3" bw="7" slack="0"/>
<pin id="1005" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_7/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln94_7_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="18" slack="1"/>
<pin id="1012" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_7/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="mul_ln94_7_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="18" slack="0"/>
<pin id="1016" dir="0" index="1" bw="16" slack="0"/>
<pin id="1017" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln94_7/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="trunc_ln94_7_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="18" slack="0"/>
<pin id="1022" dir="0" index="1" bw="34" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="0" index="3" bw="7" slack="0"/>
<pin id="1025" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_7/6 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="i_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1037" class="1005" name="i_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="7" slack="1"/>
<pin id="1039" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="lshr_ln1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="4" slack="3"/>
<pin id="1050" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="delay_line_I_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="7" slack="1"/>
<pin id="1055" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="h_addr_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="7" slack="1"/>
<pin id="1060" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="1063" class="1005" name="delay_line_Q_addr_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="7" slack="1"/>
<pin id="1065" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="icmp_ln91_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="delay_line_I_addr_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="7" slack="1"/>
<pin id="1074" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="h_addr_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="7" slack="1"/>
<pin id="1079" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="delay_line_Q_addr_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="7" slack="1"/>
<pin id="1084" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="delay_line_I_addr_2_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="7" slack="1"/>
<pin id="1089" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_2 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="h_addr_2_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="7" slack="1"/>
<pin id="1094" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="delay_line_Q_addr_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="1"/>
<pin id="1099" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="delay_line_I_addr_3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="1"/>
<pin id="1104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_3 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="h_addr_3_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="7" slack="1"/>
<pin id="1109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_3 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="delay_line_Q_addr_3_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="7" slack="1"/>
<pin id="1114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_3 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="trunc_ln1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="18" slack="1"/>
<pin id="1119" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="trunc_ln2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="18" slack="1"/>
<pin id="1124" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="trunc_ln93_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="18" slack="1"/>
<pin id="1129" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="trunc_ln94_1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="18" slack="1"/>
<pin id="1134" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="delay_line_I_addr_4_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="7" slack="1"/>
<pin id="1139" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_4 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="h_addr_4_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="7" slack="1"/>
<pin id="1144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_4 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="delay_line_Q_addr_4_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="7" slack="1"/>
<pin id="1149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_4 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="delay_line_I_addr_5_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="7" slack="1"/>
<pin id="1154" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_5 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="h_addr_5_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="1"/>
<pin id="1159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_5 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="delay_line_Q_addr_5_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="7" slack="1"/>
<pin id="1164" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_5 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="zext_ln91_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="1"/>
<pin id="1169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="trunc_ln93_2_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="18" slack="1"/>
<pin id="1185" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="trunc_ln94_2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="18" slack="1"/>
<pin id="1190" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="trunc_ln93_3_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="18" slack="1"/>
<pin id="1195" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_3 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="trunc_ln94_3_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="18" slack="1"/>
<pin id="1200" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_3 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="delay_line_I_addr_6_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="7" slack="1"/>
<pin id="1205" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_6 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="h_addr_6_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="7" slack="1"/>
<pin id="1210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_6 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="delay_line_Q_addr_6_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="7" slack="1"/>
<pin id="1215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_6 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="delay_line_I_addr_7_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="1"/>
<pin id="1220" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr_7 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="h_addr_7_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="7" slack="1"/>
<pin id="1225" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr_7 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="delay_line_Q_addr_7_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="1"/>
<pin id="1230" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr_7 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="trunc_ln93_4_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="18" slack="1"/>
<pin id="1235" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_4 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="trunc_ln94_4_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="18" slack="1"/>
<pin id="1240" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_4 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln93_5_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="18" slack="1"/>
<pin id="1245" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_5 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln94_5_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="18" slack="1"/>
<pin id="1250" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_5 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln93_6_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="18" slack="1"/>
<pin id="1255" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_6 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="trunc_ln94_6_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="18" slack="1"/>
<pin id="1260" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_6 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln93_7_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="18" slack="1"/>
<pin id="1265" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_7 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="trunc_ln94_7_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="18" slack="1"/>
<pin id="1270" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="2" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="329" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="337" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="350"><net_src comp="291" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="364"><net_src comp="298" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="8" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="365" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="379" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="372" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="386" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="18" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="417" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="431" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="424" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="438" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="26" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="28" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="48" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="469" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="483" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="30" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="476" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="502" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="101" pin="7"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="118" pin="7"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="135" pin="7"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="101" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="118" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="135" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="40" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="566"><net_src comp="42" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="550" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="44" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="574"><net_src comp="550" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="50" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="52" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="570" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="593"><net_src comp="54" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="605"><net_src comp="56" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="616"><net_src comp="521" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="525" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="613" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="529" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="617" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="58" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="60" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="62" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="533" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="537" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="657" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="58" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="60" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="62" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="541" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="661" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="60" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="62" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="705"><net_src comp="64" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="735"><net_src comp="521" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="525" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="732" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="752"><net_src comp="58" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="60" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="755"><net_src comp="62" pin="0"/><net_sink comp="746" pin=3"/></net>

<net id="759"><net_src comp="529" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="736" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="772"><net_src comp="58" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="60" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="62" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="533" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="537" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="776" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="60" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="62" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="803"><net_src comp="541" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="780" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="58" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="60" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="62" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="824"><net_src comp="84" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="836"><net_src comp="86" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="848"><net_src comp="88" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="521" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="525" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="854" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="874"><net_src comp="58" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="60" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="62" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="881"><net_src comp="529" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="858" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="894"><net_src comp="58" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="60" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="897"><net_src comp="62" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="901"><net_src comp="533" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="537" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="898" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="918"><net_src comp="58" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="906" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="60" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="62" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="925"><net_src comp="541" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="902" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="938"><net_src comp="58" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="926" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="60" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="941"><net_src comp="62" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="945"><net_src comp="521" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="525" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="942" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="962"><net_src comp="58" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="60" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="62" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="969"><net_src comp="529" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="946" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="982"><net_src comp="58" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="60" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="62" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="989"><net_src comp="533" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="537" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="986" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1006"><net_src comp="58" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="60" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="62" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1013"><net_src comp="541" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="990" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="58" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="60" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1029"><net_src comp="62" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="90" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1040"><net_src comp="550" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1045"><net_src comp="1037" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1046"><net_src comp="1037" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1047"><net_src comp="1037" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1051"><net_src comp="560" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1056"><net_src comp="94" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1061"><net_src comp="111" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1066"><net_src comp="128" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1071"><net_src comp="576" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="145" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1080"><net_src comp="153" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1085"><net_src comp="161" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1090"><net_src comp="169" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1095"><net_src comp="177" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1100"><net_src comp="185" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1105"><net_src comp="193" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1110"><net_src comp="201" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1115"><net_src comp="209" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1120"><net_src comp="627" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1125"><net_src comp="647" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1130"><net_src comp="671" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1135"><net_src comp="691" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1140"><net_src comp="217" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1145"><net_src comp="225" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1150"><net_src comp="233" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1155"><net_src comp="241" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1160"><net_src comp="249" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1165"><net_src comp="257" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1170"><net_src comp="725" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1175"><net_src comp="1167" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1176"><net_src comp="1167" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1177"><net_src comp="1167" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1178"><net_src comp="1167" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1179"><net_src comp="1167" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1180"><net_src comp="1167" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1181"><net_src comp="1167" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1182"><net_src comp="1167" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1186"><net_src comp="746" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1191"><net_src comp="766" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1196"><net_src comp="790" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1201"><net_src comp="810" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1206"><net_src comp="305" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1211"><net_src comp="313" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1216"><net_src comp="321" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1221"><net_src comp="329" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1226"><net_src comp="337" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1231"><net_src comp="351" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1236"><net_src comp="868" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1241"><net_src comp="888" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1246"><net_src comp="912" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1251"><net_src comp="932" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1256"><net_src comp="956" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1261"><net_src comp="976" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1266"><net_src comp="1000" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1271"><net_src comp="1020" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="515" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filt_I | {4 }
	Port: filt_Q | {4 }
	Port: filt_I_1 | {4 }
	Port: filt_Q_1 | {4 }
	Port: filt_I_2 | {5 }
	Port: filt_Q_2 | {5 }
	Port: filt_I_3 | {5 }
	Port: filt_Q_3 | {5 }
	Port: filt_I_4 | {6 }
	Port: filt_Q_4 | {6 }
	Port: filt_I_5 | {6 }
	Port: filt_Q_5 | {6 }
	Port: filt_I_6 | {7 }
	Port: filt_Q_6 | {7 }
	Port: filt_I_7 | {7 }
	Port: filt_Q_7 | {7 }
	Port: delay_line_I | {}
	Port: h | {}
	Port: delay_line_Q | {}
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_91_3 : delay_line_I | {1 2 3 4 5 }
	Port: receiver_Pipeline_VITIS_LOOP_91_3 : h | {1 2 3 4 5 }
	Port: receiver_Pipeline_VITIS_LOOP_91_3 : delay_line_Q | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		i_2_cast : 2
		lshr_ln1 : 2
		delay_line_I_addr : 3
		delay_line_I_load : 4
		h_addr : 3
		h_load : 4
		delay_line_Q_addr : 3
		delay_line_Q_load : 4
		or_ln91 : 2
		icmp_ln91 : 2
		br_ln91 : 3
		zext_ln91_1 : 2
		delay_line_I_addr_1 : 3
		delay_line_I_load_1 : 4
		h_addr_1 : 3
		h_load_1 : 4
		delay_line_Q_addr_1 : 3
		delay_line_Q_load_1 : 4
	State 2
		delay_line_I_addr_2 : 1
		delay_line_I_load_2 : 2
		h_addr_2 : 1
		h_load_2 : 2
		delay_line_Q_addr_2 : 1
		delay_line_Q_load_2 : 2
		delay_line_I_addr_3 : 1
		delay_line_I_load_3 : 2
		h_addr_3 : 1
		h_load_3 : 2
		delay_line_Q_addr_3 : 1
		delay_line_Q_load_3 : 2
	State 3
		mul_ln93 : 1
		trunc_ln1 : 2
		mul_ln94 : 1
		trunc_ln2 : 2
		mul_ln93_1 : 1
		trunc_ln93_1 : 2
		mul_ln94_1 : 1
		trunc_ln94_1 : 2
		delay_line_I_addr_4 : 1
		delay_line_I_load_4 : 2
		h_addr_4 : 1
		h_load_4 : 2
		delay_line_Q_addr_4 : 1
		delay_line_Q_load_4 : 2
		delay_line_I_addr_5 : 1
		delay_line_I_load_5 : 2
		h_addr_5 : 1
		h_load_5 : 2
		delay_line_Q_addr_5 : 1
		delay_line_Q_load_5 : 2
	State 4
		filt_I_addr : 1
		store_ln93 : 2
		filt_Q_addr : 1
		store_ln94 : 2
		filt_I_1_addr : 1
		filt_Q_1_addr : 1
		mul_ln93_2 : 1
		trunc_ln93_2 : 2
		mul_ln94_2 : 1
		trunc_ln94_2 : 2
		mul_ln93_3 : 1
		trunc_ln93_3 : 2
		mul_ln94_3 : 1
		trunc_ln94_3 : 2
		delay_line_I_addr_6 : 1
		delay_line_I_load_6 : 2
		h_addr_6 : 1
		h_load_6 : 2
		delay_line_Q_addr_6 : 1
		delay_line_Q_load_6 : 2
		delay_line_I_addr_7 : 1
		delay_line_I_load_7 : 2
		h_addr_7 : 1
		h_load_7 : 2
		store_ln93 : 2
		delay_line_Q_addr_7 : 1
		delay_line_Q_load_7 : 2
		store_ln94 : 2
		store_ln91 : 1
	State 5
		mul_ln93_4 : 1
		trunc_ln93_4 : 2
		mul_ln94_4 : 1
		trunc_ln94_4 : 2
		mul_ln93_5 : 1
		trunc_ln93_5 : 2
		mul_ln94_5 : 1
		trunc_ln94_5 : 2
		store_ln93 : 1
		store_ln93 : 1
		store_ln94 : 1
		store_ln94 : 1
	State 6
		mul_ln93_6 : 1
		trunc_ln93_6 : 2
		mul_ln94_6 : 1
		trunc_ln94_6 : 2
		mul_ln93_7 : 1
		trunc_ln93_7 : 2
		store_ln93 : 1
		store_ln93 : 1
		mul_ln94_7 : 1
		trunc_ln94_7 : 2
		store_ln94 : 1
		store_ln94 : 1
	State 7
		store_ln93 : 1
		store_ln93 : 1
		store_ln94 : 1
		store_ln94 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    mul_ln93_fu_621   |    1    |    0    |    6    |
|          |    mul_ln94_fu_641   |    1    |    0    |    6    |
|          |   mul_ln93_1_fu_665  |    1    |    0    |    6    |
|          |   mul_ln94_1_fu_685  |    1    |    0    |    6    |
|          |   mul_ln93_2_fu_740  |    1    |    0    |    6    |
|          |   mul_ln94_2_fu_760  |    1    |    0    |    6    |
|          |   mul_ln93_3_fu_784  |    1    |    0    |    6    |
|    mul   |   mul_ln94_3_fu_804  |    1    |    0    |    6    |
|          |   mul_ln93_4_fu_862  |    1    |    0    |    6    |
|          |   mul_ln94_4_fu_882  |    1    |    0    |    6    |
|          |   mul_ln93_5_fu_906  |    1    |    0    |    6    |
|          |   mul_ln94_5_fu_926  |    1    |    0    |    6    |
|          |   mul_ln93_6_fu_950  |    1    |    0    |    6    |
|          |   mul_ln94_6_fu_970  |    1    |    0    |    6    |
|          |   mul_ln93_7_fu_994  |    1    |    0    |    6    |
|          |  mul_ln94_7_fu_1014  |    1    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln91_fu_576   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln91_fu_844   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |    i_2_cast_fu_553   |    0    |    0    |    0    |
|          |  zext_ln91_1_fu_582  |    0    |    0    |    0    |
|          |   zext_ln93_fu_594   |    0    |    0    |    0    |
|          |  zext_ln93_1_fu_606  |    0    |    0    |    0    |
|   zext   |  zext_ln93_2_fu_706  |    0    |    0    |    0    |
|          |  zext_ln93_3_fu_718  |    0    |    0    |    0    |
|          |   zext_ln91_fu_725   |    0    |    0    |    0    |
|          |  zext_ln93_4_fu_825  |    0    |    0    |    0    |
|          |  zext_ln93_5_fu_837  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    lshr_ln1_fu_560   |    0    |    0    |    0    |
|          |   trunc_ln1_fu_627   |    0    |    0    |    0    |
|          |   trunc_ln2_fu_647   |    0    |    0    |    0    |
|          |  trunc_ln93_1_fu_671 |    0    |    0    |    0    |
|          |  trunc_ln94_1_fu_691 |    0    |    0    |    0    |
|          |  trunc_ln93_2_fu_746 |    0    |    0    |    0    |
|          |  trunc_ln94_2_fu_766 |    0    |    0    |    0    |
|          |  trunc_ln93_3_fu_790 |    0    |    0    |    0    |
|partselect|  trunc_ln94_3_fu_810 |    0    |    0    |    0    |
|          |  trunc_ln93_4_fu_868 |    0    |    0    |    0    |
|          |  trunc_ln94_4_fu_888 |    0    |    0    |    0    |
|          |  trunc_ln93_5_fu_912 |    0    |    0    |    0    |
|          |  trunc_ln94_5_fu_932 |    0    |    0    |    0    |
|          |  trunc_ln93_6_fu_956 |    0    |    0    |    0    |
|          |  trunc_ln94_6_fu_976 |    0    |    0    |    0    |
|          | trunc_ln93_7_fu_1000 |    0    |    0    |    0    |
|          | trunc_ln94_7_fu_1020 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln91_fu_570    |    0    |    0    |    0    |
|          |   or_ln91_1_fu_589   |    0    |    0    |    0    |
|          |   or_ln91_2_fu_601   |    0    |    0    |    0    |
|    or    |   or_ln91_3_fu_701   |    0    |    0    |    0    |
|          |   or_ln91_4_fu_713   |    0    |    0    |    0    |
|          |   or_ln91_5_fu_820   |    0    |    0    |    0    |
|          |   or_ln91_6_fu_832   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln93_fu_613   |    0    |    0    |    0    |
|          |  sext_ln93_1_fu_617  |    0    |    0    |    0    |
|          |   sext_ln94_fu_637   |    0    |    0    |    0    |
|          |  sext_ln93_2_fu_657  |    0    |    0    |    0    |
|          |  sext_ln93_3_fu_661  |    0    |    0    |    0    |
|          |  sext_ln94_1_fu_681  |    0    |    0    |    0    |
|          |  sext_ln93_4_fu_732  |    0    |    0    |    0    |
|          |  sext_ln93_5_fu_736  |    0    |    0    |    0    |
|          |  sext_ln94_2_fu_756  |    0    |    0    |    0    |
|          |  sext_ln93_6_fu_776  |    0    |    0    |    0    |
|          |  sext_ln93_7_fu_780  |    0    |    0    |    0    |
|   sext   |  sext_ln94_3_fu_800  |    0    |    0    |    0    |
|          |  sext_ln93_8_fu_854  |    0    |    0    |    0    |
|          |  sext_ln93_9_fu_858  |    0    |    0    |    0    |
|          |  sext_ln94_4_fu_878  |    0    |    0    |    0    |
|          |  sext_ln93_10_fu_898 |    0    |    0    |    0    |
|          |  sext_ln93_11_fu_902 |    0    |    0    |    0    |
|          |  sext_ln94_5_fu_922  |    0    |    0    |    0    |
|          |  sext_ln93_12_fu_942 |    0    |    0    |    0    |
|          |  sext_ln93_13_fu_946 |    0    |    0    |    0    |
|          |  sext_ln94_6_fu_966  |    0    |    0    |    0    |
|          |  sext_ln93_14_fu_986 |    0    |    0    |    0    |
|          |  sext_ln93_15_fu_990 |    0    |    0    |    0    |
|          |  sext_ln94_7_fu_1010 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    16   |    0    |   124   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|delay_line_I_addr_1_reg_1072|    7   |
|delay_line_I_addr_2_reg_1087|    7   |
|delay_line_I_addr_3_reg_1102|    7   |
|delay_line_I_addr_4_reg_1137|    7   |
|delay_line_I_addr_5_reg_1152|    7   |
|delay_line_I_addr_6_reg_1203|    7   |
|delay_line_I_addr_7_reg_1218|    7   |
| delay_line_I_addr_reg_1053 |    7   |
|delay_line_Q_addr_1_reg_1082|    7   |
|delay_line_Q_addr_2_reg_1097|    7   |
|delay_line_Q_addr_3_reg_1112|    7   |
|delay_line_Q_addr_4_reg_1147|    7   |
|delay_line_Q_addr_5_reg_1162|    7   |
|delay_line_Q_addr_6_reg_1213|    7   |
|delay_line_Q_addr_7_reg_1228|    7   |
| delay_line_Q_addr_reg_1063 |    7   |
|      h_addr_1_reg_1077     |    7   |
|      h_addr_2_reg_1092     |    7   |
|      h_addr_3_reg_1107     |    7   |
|      h_addr_4_reg_1142     |    7   |
|      h_addr_5_reg_1157     |    7   |
|      h_addr_6_reg_1208     |    7   |
|      h_addr_7_reg_1223     |    7   |
|       h_addr_reg_1058      |    7   |
|        i_1_reg_1037        |    7   |
|         i_reg_1030         |    7   |
|     icmp_ln91_reg_1068     |    1   |
|      lshr_ln1_reg_1048     |    4   |
|           reg_521          |   18   |
|           reg_525          |   16   |
|           reg_529          |   18   |
|           reg_533          |   18   |
|           reg_537          |   16   |
|           reg_541          |   18   |
|     trunc_ln1_reg_1117     |   18   |
|     trunc_ln2_reg_1122     |   18   |
|    trunc_ln93_1_reg_1127   |   18   |
|    trunc_ln93_2_reg_1183   |   18   |
|    trunc_ln93_3_reg_1193   |   18   |
|    trunc_ln93_4_reg_1233   |   18   |
|    trunc_ln93_5_reg_1243   |   18   |
|    trunc_ln93_6_reg_1253   |   18   |
|    trunc_ln93_7_reg_1263   |   18   |
|    trunc_ln94_1_reg_1132   |   18   |
|    trunc_ln94_2_reg_1188   |   18   |
|    trunc_ln94_3_reg_1198   |   18   |
|    trunc_ln94_4_reg_1238   |   18   |
|    trunc_ln94_5_reg_1248   |   18   |
|    trunc_ln94_6_reg_1258   |   18   |
|    trunc_ln94_7_reg_1268   |   18   |
|     zext_ln91_reg_1167     |   64   |
+----------------------------+--------+
|            Total           |   643  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   8  |   7  |   56   ||    42   |
| grp_access_fu_101 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_118 |  p0  |   8  |   7  |   56   ||    42   |
| grp_access_fu_118 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_135 |  p0  |   8  |   7  |   56   ||    42   |
| grp_access_fu_135 |  p2  |   8  |   0  |    0   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  || 13.8228 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   252  |
|  Register |    -   |    -   |   643  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   13   |   643  |   376  |
+-----------+--------+--------+--------+--------+
