.ALIASES
V_V1            V1(+=N00140 -=0 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS40@SOURCE.VDC.Normal(chips)
R_R1            R1(1=N00140 2=N00147 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS65@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N00147 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS81@ANALOG.R.Normal(chips)
R_R3            R3(1=N00154 2=N00147 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS97@ANALOG.R.Normal(chips)
V_V2            V2(+=N00154 -=0 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS124@SOURCE.VDC.Normal(chips)
R_R4            R4(1=N00433 2=N00497 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS333@ANALOG.R.Normal(chips)
R_R5            R5(1=N00497 2=N00466 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS353@ANALOG.R.Normal(chips)
R_R6            R6(1=0 2=N00497 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS373@ANALOG.R.Normal(chips)
V_V3            V3(+=N00433 -=0 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS393@SOURCE.VDC.Normal(chips)
V_V4            V4(+=N00466 -=0 ) CN @AAAAAA.SCHEMATIC1(sch_1):INS413@SOURCE.VDC.Normal(chips)
.ENDALIASES
