Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jun 26 21:10:50 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                               Logical Path                                                              | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |  Start Point Pin |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
| Path #1   | 10.000      | 9.367      | 2.465(27%)  | 6.902(73%) | -0.054     | 0.513 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(160)-LUT6-(3)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_zero_flag_reg/D        |
| Path #2   | 10.000      | 9.335      | 2.861(31%)  | 6.474(69%) | -0.047     | 0.525 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
| Path #3   | 10.000      | 9.274      | 2.861(31%)  | 6.413(69%) | -0.046     | 0.583 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
| Path #4   | 10.000      | 9.233      | 2.861(31%)  | 6.372(69%) | -0.046     | 0.624 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][30]/D  |
| Path #5   | 10.000      | 9.221      | 2.861(32%)  | 6.360(68%) | -0.050     | 0.662 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
| Path #6   | 10.000      | 9.186      | 2.861(32%)  | 6.325(68%) | -0.047     | 0.674 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
| Path #7   | 10.000      | 9.159      | 2.957(33%)  | 6.202(67%) | -0.044     | 0.681 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
| Path #8   | 10.000      | 9.155      | 2.861(32%)  | 6.294(68%) | -0.052     | 0.691 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
| Path #9   | 10.000      | 9.181      | 2.861(32%)  | 6.320(68%) | -0.052     | 0.704 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][30]/D  |
| Path #10  | 10.000      | 9.186      | 2.861(32%)  | 6.325(68%) | -0.046     | 0.705 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
| Path #11  | 10.000      | 9.117      | 2.957(33%)  | 6.160(67%) | -0.044     | 0.723 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
| Path #12  | 10.000      | 9.146      | 2.861(32%)  | 6.285(68%) | -0.047     | 0.726 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
| Path #13  | 10.000      | 9.112      | 2.957(33%)  | 6.155(67%) | -0.044     | 0.748 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
| Path #14  | 10.000      | 9.089      | 2.957(33%)  | 6.132(67%) | -0.043     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
| Path #15  | 10.000      | 9.085      | 2.957(33%)  | 6.128(67%) | -0.044     | 0.754 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
| Path #16  | 10.000      | 9.084      | 2.957(33%)  | 6.127(67%) | -0.043     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
| Path #17  | 10.000      | 9.097      | 2.843(32%)  | 6.254(68%) | -0.044     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][25]/D |
| Path #18  | 10.000      | 9.082      | 2.843(32%)  | 6.239(68%) | -0.044     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][25]/D  |
| Path #19  | 10.000      | 9.044      | 2.861(32%)  | 6.183(68%) | -0.046     | 0.794 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
| Path #20  | 10.000      | 9.064      | 2.957(33%)  | 6.107(67%) | -0.042     | 0.797 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
| Path #21  | 10.000      | 9.067      | 2.957(33%)  | 6.110(67%) | -0.045     | 0.807 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
| Path #22  | 10.000      | 9.036      | 2.957(33%)  | 6.079(67%) | -0.046     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
| Path #23  | 10.000      | 9.010      | 2.861(32%)  | 6.149(68%) | -0.049     | 0.824 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][30]/D |
| Path #24  | 10.000      | 9.029      | 2.843(32%)  | 6.186(68%) | -0.044     | 0.825 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][25]/D  |
| Path #25  | 10.000      | 9.000      | 2.861(32%)  | 6.139(68%) | -0.049     | 0.834 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
| Path #26  | 10.000      | 9.054      | 2.843(32%)  | 6.211(68%) | -0.045     | 0.834 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[15][25]/D |
| Path #27  | 10.000      | 9.007      | 2.825(32%)  | 6.182(68%) | -0.042     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][27]/D  |
| Path #28  | 10.000      | 9.044      | 2.843(32%)  | 6.201(68%) | -0.048     | 0.841 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[9][25]/D  |
| Path #29  | 10.000      | 9.007      | 2.861(32%)  | 6.146(68%) | -0.047     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
| Path #30  | 10.000      | 9.001      | 2.843(32%)  | 6.158(68%) | -0.047     | 0.850 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][25]/D  |
| Path #31  | 10.000      | 9.035      | 2.843(32%)  | 6.192(68%) | -0.046     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[14][25]/D |
| Path #32  | 10.000      | 9.038      | 2.768(31%)  | 6.270(69%) | -0.043     | 0.853 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][22]/D  |
| Path #33  | 10.000      | 8.980      | 2.861(32%)  | 6.119(68%) | -0.050     | 0.854 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
| Path #34  | 10.000      | 9.001      | 2.768(31%)  | 6.233(69%) | -0.042     | 0.855 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][22]/D |
| Path #35  | 10.000      | 9.034      | 2.843(32%)  | 6.191(68%) | -0.044     | 0.855 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][25]/D  |
| Path #36  | 10.000      | 8.989      | 2.843(32%)  | 6.146(68%) | -0.047     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][25]/D  |
| Path #37  | 10.000      | 8.991      | 2.861(32%)  | 6.130(68%) | -0.050     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
| Path #38  | 10.000      | 9.006      | 2.861(32%)  | 6.145(68%) | -0.049     | 0.865 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
| Path #39  | 10.000      | 8.935      | 2.519(29%)  | 6.416(71%) | -0.053     | 0.874 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][18]/D  |
| Path #40  | 10.000      | 8.977      | 2.768(31%)  | 6.209(69%) | -0.043     | 0.878 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][22]/D  |
| Path #41  | 10.000      | 8.978      | 2.768(31%)  | 6.210(69%) | -0.042     | 0.878 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][22]/D  |
| Path #42  | 10.000      | 8.980      | 2.957(33%)  | 6.023(67%) | -0.045     | 0.882 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
| Path #43  | 10.000      | 8.967      | 2.768(31%)  | 6.199(69%) | -0.044     | 0.886 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][22]/D  |
| Path #44  | 10.000      | 8.963      | 2.768(31%)  | 6.195(69%) | -0.045     | 0.890 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][22]/D  |
| Path #45  | 10.000      | 8.963      | 2.768(31%)  | 6.195(69%) | -0.044     | 0.891 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][22]/D |
| Path #46  | 10.000      | 8.954      | 2.519(29%)  | 6.435(71%) | -0.053     | 0.900 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][18]/D  |
| Path #47  | 10.000      | 8.989      | 2.768(31%)  | 6.221(69%) | -0.044     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][22]/D  |
| Path #48  | 10.000      | 8.948      | 2.957(34%)  | 5.991(66%) | -0.046     | 0.904 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
| Path #49  | 10.000      | 8.950      | 2.913(33%)  | 6.037(67%) | -0.044     | 0.910 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][31]/D  |
| Path #50  | 10.000      | 8.929      | 2.913(33%)  | 6.016(67%) | -0.043     | 0.912 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][31]/D  |
| Path #51  | 10.000      | 8.922      | 2.562(29%)  | 6.360(71%) | -0.049     | 0.913 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][19]/D  |
| Path #52  | 10.000      | 8.910      | 2.768(32%)  | 6.142(68%) | -0.045     | 0.914 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][22]/D |
| Path #53  | 10.000      | 8.921      | 2.562(29%)  | 6.359(71%) | -0.048     | 0.915 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][19]/D  |
| Path #54  | 10.000      | 8.924      | 2.825(32%)  | 6.099(68%) | -0.044     | 0.916 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][27]/D |
| Path #55  | 10.000      | 8.915      | 2.843(32%)  | 6.072(68%) | -0.047     | 0.922 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[13][25]/D |
| Path #56  | 10.000      | 8.927      | 2.562(29%)  | 6.365(71%) | -0.048     | 0.923 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][19]/D  |
| Path #57  | 10.000      | 8.915      | 2.825(32%)  | 6.090(68%) | -0.045     | 0.923 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][27]/D |
| Path #58  | 10.000      | 8.963      | 2.913(33%)  | 6.050(67%) | -0.045     | 0.928 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
| Path #59  | 10.000      | 8.934      | 2.913(33%)  | 6.021(67%) | -0.044     | 0.928 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][31]/D |
| Path #60  | 10.000      | 8.898      | 2.519(29%)  | 6.379(71%) | -0.053     | 0.933 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][18]/D  |
| Path #61  | 10.000      | 8.914      | 2.813(32%)  | 6.101(68%) | -0.034     | 0.936 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(177)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 177         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C | r_register_reg[5][28]/D  |
| Path #62  | 10.000      | 8.912      | 2.813(32%)  | 6.099(68%) | -0.035     | 0.937 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(177)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 177         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C | r_register_reg[8][28]/D  |
| Path #63  | 10.000      | 8.922      | 2.957(34%)  | 5.965(66%) | -0.044     | 0.937 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
| Path #64  | 10.000      | 8.951      | 2.768(31%)  | 6.183(69%) | -0.045     | 0.937 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[2][22]/D  |
| Path #65  | 10.000      | 8.949      | 2.768(31%)  | 6.181(69%) | -0.045     | 0.939 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][22]/D  |
| Path #66  | 10.000      | 8.900      | 2.957(34%)  | 5.943(66%) | -0.043     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
| Path #67  | 10.000      | 8.893      | 2.562(29%)  | 6.331(71%) | -0.048     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][19]/D  |
| Path #68  | 10.000      | 8.917      | 2.913(33%)  | 6.004(67%) | -0.044     | 0.943 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][31]/D  |
| Path #69  | 10.000      | 8.908      | 2.843(32%)  | 6.065(68%) | -0.046     | 0.943 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[7][25]/D  |
| Path #70  | 10.000      | 8.909      | 2.843(32%)  | 6.066(68%) | -0.045     | 0.944 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][25]/D |
| Path #71  | 10.000      | 8.913      | 2.913(33%)  | 6.000(67%) | -0.044     | 0.946 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[5][31]/D  |
| Path #72  | 10.000      | 8.905      | 2.813(32%)  | 6.092(68%) | -0.031     | 0.948 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(177)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 177         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C | r_register_reg[1][28]/D  |
| Path #73  | 10.000      | 8.934      | 2.562(29%)  | 6.372(71%) | -0.051     | 0.949 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[13][19]/D |
| Path #74  | 10.000      | 8.902      | 2.957(34%)  | 5.945(66%) | -0.045     | 0.951 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
| Path #75  | 10.000      | 8.901      | 2.843(32%)  | 6.058(68%) | -0.044     | 0.952 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][25]/D  |
| Path #76  | 10.000      | 8.909      | 2.957(34%)  | 5.952(66%) | -0.045     | 0.953 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
| Path #77  | 10.000      | 8.898      | 2.843(32%)  | 6.055(68%) | -0.046     | 0.954 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][25]/D |
| Path #78  | 10.000      | 8.895      | 2.562(29%)  | 6.333(71%) | -0.047     | 0.956 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][19]/D  |
| Path #79  | 10.000      | 8.923      | 2.519(29%)  | 6.404(71%) | -0.053     | 0.958 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[14][18]/D |
| Path #80  | 10.000      | 8.893      | 2.825(32%)  | 6.068(68%) | -0.043     | 0.962 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][27]/D  |
| Path #81  | 10.000      | 8.931      | 2.913(33%)  | 6.018(67%) | -0.044     | 0.962 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][31]/D  |
| Path #82  | 10.000      | 8.876      | 2.711(31%)  | 6.165(69%) | -0.050     | 0.972 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][23]/D  |
| Path #83  | 10.000      | 8.870      | 2.711(31%)  | 6.159(69%) | -0.049     | 0.978 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][23]/D |
| Path #84  | 10.000      | 8.867      | 2.519(29%)  | 6.348(71%) | -0.052     | 0.979 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[9][18]/D  |
| Path #85  | 10.000      | 8.868      | 2.913(33%)  | 5.955(67%) | -0.048     | 0.982 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
| Path #86  | 10.000      | 8.867      | 2.913(33%)  | 5.954(67%) | -0.046     | 0.984 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
| Path #87  | 10.000      | 8.909      | 2.957(34%)  | 5.952(66%) | -0.043     | 0.985 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
| Path #88  | 10.000      | 8.855      | 2.843(33%)  | 6.012(67%) | -0.048     | 0.995 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][25]/D  |
| Path #89  | 10.000      | 8.850      | 2.825(32%)  | 6.025(68%) | -0.044     | 1.004 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[8][27]/D  |
| Path #90  | 10.000      | 8.839      | 2.711(31%)  | 6.128(69%) | -0.053     | 1.006 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[10][23]/D |
| Path #91  | 10.000      | 8.848      | 2.768(32%)  | 6.080(68%) | -0.043     | 1.006 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[0][22]/D  |
| Path #92  | 10.000      | 8.869      | 2.825(32%)  | 6.044(68%) | -0.044     | 1.007 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[3][27]/D  |
| Path #93  | 10.000      | 8.845      | 2.768(32%)  | 6.077(68%) | -0.044     | 1.008 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[15][22]/D |
| Path #94  | 10.000      | 8.880      | 2.843(33%)  | 6.037(67%) | -0.047     | 1.009 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[4][25]/D  |
| Path #95  | 10.000      | 8.858      | 2.653(30%)  | 6.205(70%) | -0.049     | 1.010 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[15][21]/D |
| Path #96  | 10.000      | 8.860      | 2.913(33%)  | 5.947(67%) | -0.045     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][31]/D |
| Path #97  | 10.000      | 8.834      | 2.711(31%)  | 6.123(69%) | -0.050     | 1.014 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[6][23]/D  |
| Path #98  | 10.000      | 8.848      | 2.768(32%)  | 6.080(68%) | -0.044     | 1.014 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(160)-LUT6-(1)-LUT6-(32)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[9][22]/D  |
| Path #99  | 10.000      | 8.852      | 2.711(31%)  | 6.141(69%) | -0.050     | 1.018 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[12][23]/D |
| Path #100 | 10.000      | 8.826      | 2.519(29%)  | 6.307(71%) | -0.054     | 1.018 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(160)-LUT6-(3)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 160         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C | r_register_reg[11][18]/D |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+-----+-----+----+----+----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement | 1 |  3  |  4  |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+---+-----+-----+----+----+----+----+----+----+----+----+----+----+
| clk_200_clk_wiz_0 | 5.000ns     | 6 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 | 216 | 155 | 83 | 42 | 48 | 64 | 64 | 82 | 65 | 64 | 48 | 63 |
+-------------------+-------------+---+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


