Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'delay' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
in[r][31]
in[r][30]
in[r][29]
in[r][28]
in[r][27]
in[r][26]
in[r][25]
in[r][24]
in[r][23]
in[r][22]
in[r][21]
in[r][20]
in[r][19]
in[r][18]
in[r][17]
in[r][16]
in[r][15]
in[r][14]
in[r][13]
in[r][12]
in[r][11]
in[r][10]
in[r][9]
in[r][8]
in[r][7]
in[r][6]
in[r][5]
in[r][4]
in[r][3]
in[r][2]
in[r][1]
in[r][0]
in[i][31]
in[i][30]
in[i][29]
in[i][28]
in[i][27]
in[i][26]
in[i][25]
in[i][24]
in[i][23]
in[i][22]
in[i][21]
in[i][20]
in[i][19]
in[i][18]
in[i][17]
in[i][16]
in[i][15]
in[i][14]
in[i][13]
in[i][12]
in[i][11]
in[i][10]
in[i][9]
in[i][8]
in[i][7]
in[i][6]
in[i][5]
in[i][4]
in[i][3]
in[i][2]
in[i][1]
in[i][0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
delay_reg_reg[0][i][0]/next_state
delay_reg_reg[0][i][1]/next_state
delay_reg_reg[0][i][2]/next_state
delay_reg_reg[0][i][3]/next_state
delay_reg_reg[0][i][4]/next_state
delay_reg_reg[0][i][5]/next_state
delay_reg_reg[0][i][6]/next_state
delay_reg_reg[0][i][7]/next_state
delay_reg_reg[0][i][8]/next_state
delay_reg_reg[0][i][9]/next_state
delay_reg_reg[0][i][10]/next_state
delay_reg_reg[0][i][11]/next_state
delay_reg_reg[0][i][12]/next_state
delay_reg_reg[0][i][13]/next_state
delay_reg_reg[0][i][14]/next_state
delay_reg_reg[0][i][15]/next_state
delay_reg_reg[0][i][16]/next_state
delay_reg_reg[0][i][17]/next_state
delay_reg_reg[0][i][18]/next_state
delay_reg_reg[0][i][19]/next_state
delay_reg_reg[0][i][20]/next_state
delay_reg_reg[0][i][21]/next_state
delay_reg_reg[0][i][22]/next_state
delay_reg_reg[0][i][23]/next_state
delay_reg_reg[0][i][24]/next_state
delay_reg_reg[0][i][25]/next_state
delay_reg_reg[0][i][26]/next_state
delay_reg_reg[0][i][27]/next_state
delay_reg_reg[0][i][28]/next_state
delay_reg_reg[0][i][29]/next_state
delay_reg_reg[0][i][30]/next_state
delay_reg_reg[0][i][31]/next_state
delay_reg_reg[0][r][0]/next_state
delay_reg_reg[0][r][1]/next_state
delay_reg_reg[0][r][2]/next_state
delay_reg_reg[0][r][3]/next_state
delay_reg_reg[0][r][4]/next_state
delay_reg_reg[0][r][5]/next_state
delay_reg_reg[0][r][6]/next_state
delay_reg_reg[0][r][7]/next_state
delay_reg_reg[0][r][8]/next_state
delay_reg_reg[0][r][9]/next_state
delay_reg_reg[0][r][10]/next_state
delay_reg_reg[0][r][11]/next_state
delay_reg_reg[0][r][12]/next_state
delay_reg_reg[0][r][13]/next_state
delay_reg_reg[0][r][14]/next_state
delay_reg_reg[0][r][15]/next_state
delay_reg_reg[0][r][16]/next_state
delay_reg_reg[0][r][17]/next_state
delay_reg_reg[0][r][18]/next_state
delay_reg_reg[0][r][19]/next_state
delay_reg_reg[0][r][20]/next_state
delay_reg_reg[0][r][21]/next_state
delay_reg_reg[0][r][22]/next_state
delay_reg_reg[0][r][23]/next_state
delay_reg_reg[0][r][24]/next_state
delay_reg_reg[0][r][25]/next_state
delay_reg_reg[0][r][26]/next_state
delay_reg_reg[0][r][27]/next_state
delay_reg_reg[0][r][28]/next_state
delay_reg_reg[0][r][29]/next_state
delay_reg_reg[0][r][30]/next_state
delay_reg_reg[0][r][31]/next_state
out[i][0]
out[i][1]
out[i][2]
out[i][3]
out[i][4]
out[i][5]
out[i][6]
out[i][7]
out[i][8]
out[i][9]
out[i][10]
out[i][11]
out[i][12]
out[i][13]
out[i][14]
out[i][15]
out[i][16]
out[i][17]
out[i][18]
out[i][19]
out[i][20]
out[i][21]
out[i][22]
out[i][23]
out[i][24]
out[i][25]
out[i][26]
out[i][27]
out[i][28]
out[i][29]
out[i][30]
out[i][31]
out[r][0]
out[r][1]
out[r][2]
out[r][3]
out[r][4]
out[r][5]
out[r][6]
out[r][7]
out[r][8]
out[r][9]
out[r][10]
out[r][11]
out[r][12]
out[r][13]
out[r][14]
out[r][15]
out[r][16]
out[r][17]
out[r][18]
out[r][19]
out[r][20]
out[r][21]
out[r][22]
out[r][23]
out[r][24]
out[r][25]
out[r][26]
out[r][27]
out[r][28]
out[r][29]
out[r][30]
out[r][31]
out_valid
switch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
