// Seed: 1775389840
module module_0 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input logic id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output uwire id_11,
    output supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    input tri id_15,
    output supply0 id_16,
    input uwire id_17,
    output tri1 id_18
    , id_27,
    output supply0 id_19,
    input tri0 id_20,
    input wand id_21,
    input wire id_22,
    input wire id_23,
    input tri0 id_24
    , id_28,
    output tri1 id_25
);
  always @(id_2 or negedge 1) begin : LABEL_0
    id_28 <= id_7;
  end
  module_0 modCall_1 (
      id_8,
      id_22,
      id_4,
      id_4,
      id_6,
      id_21,
      id_3,
      id_1,
      id_5,
      id_9,
      id_16
  );
endmodule
