Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 13:35:39 2023
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.901        0.000                      0                   31        0.207        0.000                      0                   31        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.901        0.000                      0                   31        0.207        0.000                      0                   31        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.766ns (30.487%)  route 1.747ns (69.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.657ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.657    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     6.175 r  SYNC/SREG_2_reg[0]/Q
                         net (fo=3, routed)           1.112     7.287    SYNC/Q[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.697    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.348     8.170    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.766ns (30.487%)  route 1.747ns (69.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.657ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.657    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     6.175 r  SYNC/SREG_2_reg[0]/Q
                         net (fo=3, routed)           1.112     7.287    SYNC/Q[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.697    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.348     8.170    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.766ns (30.487%)  route 1.747ns (69.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.657ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.657    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     6.175 r  SYNC/SREG_2_reg[0]/Q
                         net (fo=3, routed)           1.112     7.287    SYNC/Q[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.697    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.348     8.170    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 SYNC/SREG_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.766ns (30.487%)  route 1.747ns (69.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.657ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.657    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     6.175 r  SYNC/SREG_2_reg[0]/Q
                         net (fo=3, routed)           1.112     7.287    SYNC/Q[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  SYNC/EDGE_MONEDAS[3]_i_2/O
                         net (fo=1, routed)           0.286     7.697    SYNC/EDGE_MONEDAS[3]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  SYNC/EDGE_MONEDAS[3]_i_1/O
                         net (fo=4, routed)           0.348     8.170    EDGE/EDGE_MONEDAS_reg[0]_0
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603    15.340    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
                         clock pessimism              0.290    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    15.071    EDGE/EDGE_MONEDAS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.996ns (39.681%)  route 1.514ns (60.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.837     7.010    EDGE/AUX2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.162 r  EDGE/CUENTA_SIG[4]_i_5/O
                         net (fo=2, routed)           0.677     7.839    EDGE/CUENTA_SIG[4]_i_5_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.326     8.165 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     8.165    CTR/CUENTA_SIG_reg[4]_2[4]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.032    15.628    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.670ns (32.661%)  route 1.381ns (67.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.859     7.032    EDGE/AUX2[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.184 r  EDGE/CUENTA_SIG[0]_i_1/O
                         net (fo=1, routed)           0.523     7.706    CTR/CUENTA_SIG_reg[4]_2[0]
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)       -0.269    15.327    CTR/CUENTA_SIG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.303%)  route 1.409ns (68.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.837     7.010    EDGE/AUX2[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124     7.134 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.572     7.706    CTR/CUENTA_SIG_reg[4]_1[0]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.391    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.303%)  route 1.409ns (68.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.837     7.010    EDGE/AUX2[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124     7.134 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.572     7.706    CTR/CUENTA_SIG_reg[4]_1[0]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.391    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.303%)  route 1.409ns (68.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.837     7.010    EDGE/AUX2[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124     7.134 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.572     7.706    CTR/CUENTA_SIG_reg[4]_1[0]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.391    CTR/CUENTA_SIG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 EDGE/EDGE_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.303%)  route 1.409ns (68.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.173 r  EDGE/EDGE_MONEDAS_reg[2]/Q
                         net (fo=7, routed)           0.837     7.010    EDGE/AUX2[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124     7.134 r  EDGE/CUENTA_SIG[4]_i_1/O
                         net (fo=5, routed)           0.572     7.706    CTR/CUENTA_SIG_reg[4]_1[0]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    15.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism              0.290    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.391    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    SYNC/CLK
    SLICE_X2Y91          FDRE                                         r  SYNC/SREG_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  SYNC/SREG_2_reg[2]/Q
                         net (fo=3, routed)           0.122     2.008    EDGE/Q[2]
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.063     1.801    EDGE/EDGE_MONEDAS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.723    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.887 r  SYNC/SREG_1_reg[0]/Q
                         net (fo=1, routed)           0.110     1.997    SYNC/SREG_1[0]
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.250    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[0]/C
                         clock pessimism             -0.527     1.723    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.063     1.786    SYNC/SREG_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 CTR/CUENTA_SIG_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[4]/Q
                         net (fo=4, routed)           0.183     2.046    EDGE/CUENTA_SIG_reg[4][4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     2.091    CTR/CUENTA_SIG_reg[4]_2[4]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C
                         clock pessimism             -0.527     1.722    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.814    CTR/CUENTA_SIG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SYNC/SREG_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EDGE/previous_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.708%)  route 0.195ns (54.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.723    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.887 r  SYNC/SREG_2_reg[1]/Q
                         net (fo=3, routed)           0.195     2.082    EDGE/Q[1]
    SLICE_X3Y91          FDRE                                         r  EDGE/previous_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    EDGE/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  EDGE/previous_data_reg[1]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.066     1.804    EDGE/previous_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.140%)  route 0.177ns (45.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  EDGE/EDGE_MONEDAS_reg[0]/Q
                         net (fo=7, routed)           0.177     2.063    EDGE/AUX2[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     2.108 r  EDGE/CUENTA_SIG[1]_i_1/O
                         net (fo=1, routed)           0.000     2.108    CTR/CUENTA_SIG_reg[4]_2[1]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.091     1.829    CTR/CUENTA_SIG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.719    SYNC/CLK
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.883 r  SYNC/SREG_1_reg[3]/Q
                         net (fo=1, routed)           0.170     2.053    SYNC/SREG_1[3]
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.245    SYNC/CLK
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_2_reg[3]/C
                         clock pessimism             -0.526     1.719    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.052     1.771    SYNC/SREG_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.128     1.850 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.173     2.023    CTR/Q[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.102     2.125 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=1, routed)           0.000     2.125    MAQ_ESTADOS/D[1]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism             -0.527     1.722    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.107     1.829    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.771%)  route 0.173ns (43.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.128     1.850 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.173     2.023    CTR/Q[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.099     2.122 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.122    MAQ_ESTADOS/D[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism             -0.527     1.722    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.091     1.813    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SYNC/SREG_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC/SREG_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.597%)  route 0.230ns (58.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.720    SYNC/CLK
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.884 r  SYNC/SREG_1_reg[2]/Q
                         net (fo=1, routed)           0.230     2.114    SYNC/SREG_1[2]
    SLICE_X2Y91          FDRE                                         r  SYNC/SREG_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK
    SLICE_X2Y91          FDRE                                         r  SYNC/SREG_2_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.063     1.801    SYNC/SREG_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/CUENTA_SIG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.888%)  route 0.227ns (52.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    EDGE/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.886 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.227     2.114    EDGE/AUX2[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     2.159    CTR/CUENTA_SIG_reg[4]_2[2]
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.830    CTR/CUENTA_SIG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     CTR/CUENTA_SIG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     CTR/CUENTA_SIG_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     CTR/CUENTA_SIG_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     CTR/CUENTA_SIG_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     CTR/CUENTA_SIG_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     EDGE/EDGE_MONEDAS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     EDGE/EDGE_MONEDAS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     EDGE/EDGE_MONEDAS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     EDGE/EDGE_MONEDAS_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     CTR/CUENTA_SIG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     CTR/CUENTA_SIG_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.517ns (54.621%)  route 3.753ns (45.379%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.816     6.890    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.327     7.217 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.937    10.154    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.925 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.925    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 4.524ns (55.022%)  route 3.698ns (44.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.815     6.889    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.216 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.883    10.099    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.778    13.878 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.878    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.272ns (54.395%)  route 3.582ns (45.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.815     6.889    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.299     7.188 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767     9.955    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.509 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.509    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.468ns (57.485%)  route 3.305ns (42.515%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.816     6.890    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.327     7.217 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.489     9.706    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.428 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    13.428    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.595ns  (logic 4.270ns (56.220%)  route 3.325ns (43.780%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.816     6.890    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.299     7.189 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.509     9.698    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.250 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.250    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.489ns (60.682%)  route 2.909ns (39.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.723     5.655    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.419     6.074 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=7, routed)           0.815     6.889    MAQ_ESTADOS/Q[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.216 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.094     9.310    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.743    13.053 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.053    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.704ns (22.155%)  route 2.474ns (77.845%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.724     5.656    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     6.112 f  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           1.082     7.194    CTR/CUENTA_SIG_reg[4]_0[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.124     7.318 f  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           1.051     8.369    CTR/PAGO_OK_SIG_reg/CLR
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.493 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.340     8.834    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X1Y90          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.243ns  (logic 0.580ns (25.856%)  route 1.663ns (74.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.836    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.932 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.724     5.656    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     6.112 r  CTR/CUENTA_SIG_reg[2]/Q
                         net (fo=6, routed)           1.082     7.194    CTR/CUENTA_SIG_reg[4]_0[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.124     7.318 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.581     7.899    CTR/gtOp
    SLICE_X0Y90          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/ERROR_SIG_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.972%)  route 0.346ns (65.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[1]/Q
                         net (fo=5, routed)           0.121     1.984    CTR/CUENTA_SIG_reg[4]_0[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  CTR/ERROR_SIG_reg_i_1/O
                         net (fo=4, routed)           0.225     2.254    CTR/gtOp
    SLICE_X0Y90          LDCE                                         r  CTR/ERROR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTR/PAGO_OK_SIG_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.231ns (32.402%)  route 0.482ns (67.598%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  CTR/CUENTA_SIG_reg[3]/Q
                         net (fo=5, routed)           0.085     1.948    CTR/CUENTA_SIG_reg[4]_0[3]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  CTR/PAGO_OK_SIG_reg_i_2/O
                         net (fo=2, routed)           0.283     2.277    CTR/PAGO_OK_SIG_reg/PRE
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.045     2.322 r  CTR/PAGO_OK_SIG_reg/L3_1/O
                         net (fo=1, routed)           0.113     2.435    CTR/PAGO_OK_SIG_reg/D0
    SLICE_X1Y90          LDCE                                         r  CTR/PAGO_OK_SIG_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.493ns (68.830%)  route 0.676ns (31.170%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.149     2.012    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.049     2.061 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.527     2.588    ESTADOS_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.303     3.891 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.891    REFRESCO_OUT
    K15                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.438ns (61.687%)  route 0.893ns (38.313%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.201     2.064    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.045     2.109 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.692     2.801    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.054 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.054    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.470ns (62.211%)  route 0.893ns (37.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.201     2.064    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.046     2.110 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.692     2.802    ESTADOS_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.283     4.086 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     4.086    ERROR
    H17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.441ns (59.883%)  route 0.965ns (40.117%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.149     2.012    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.873    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.128 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.128    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.528ns (60.350%)  route 1.004ns (39.650%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.149     2.012    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.049     2.061 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.854     2.916    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.338     4.254 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.254    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.518ns (58.277%)  route 1.087ns (41.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.093    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.119 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.722    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.863 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=7, routed)           0.201     2.064    MAQ_ESTADOS/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.046     2.110 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.886     2.996    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.331     4.328 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.328    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.698ns  (logic 1.631ns (28.625%)  route 4.067ns (71.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.476     4.983    CTR/AR[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=2, routed)           0.591     5.698    MAQ_ESTADOS/E[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.698ns  (logic 1.631ns (28.625%)  route 4.067ns (71.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.476     4.983    CTR/AR[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=2, routed)           0.591     5.698    MAQ_ESTADOS/E[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.507ns (29.947%)  route 3.525ns (70.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.525     5.032    MAQ_ESTADOS/AR[0]
    SLICE_X3Y90          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.507ns (29.947%)  route 3.525ns (70.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.525     5.032    MAQ_ESTADOS/AR[0]
    SLICE_X3Y90          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.603     5.340    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.507ns (30.837%)  route 3.380ns (69.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.380     4.887    CTR/AR[0]
    SLICE_X0Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.507ns (30.837%)  route 3.380ns (69.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.380     4.887    CTR/AR[0]
    SLICE_X0Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.507ns (30.837%)  route 3.380ns (69.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.380     4.887    CTR/AR[0]
    SLICE_X0Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.507ns (30.837%)  route 3.380ns (69.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.380     4.887    CTR/AR[0]
    SLICE_X0Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.507ns (30.865%)  route 3.376ns (69.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.376     4.883    CTR/AR[0]
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604     5.341    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C

Slack:                    inf
  Source:                 MONEDAS[3]
                            (input port)
  Destination:            SYNC/SREG_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 1.477ns (52.849%)  route 1.318ns (47.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  MONEDAS[3] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  MONEDAS_IBUF[3]_inst/O
                         net (fo=1, routed)           1.318     2.795    SYNC/D[3]
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.645    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.736 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.600     5.337    SYNC/CLK
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTR/ERROR_SIG_reg/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.203ns (42.986%)  route 0.269ns (57.014%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          LDCE                         0.000     0.000 r  CTR/ERROR_SIG_reg/G
    SLICE_X0Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/ERROR_SIG_reg/Q
                         net (fo=3, routed)           0.269     0.427    CTR/AUX4
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045     0.472 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.472    MAQ_ESTADOS/D[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 CTR/ERROR_SIG_reg/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.106%)  route 0.269ns (56.894%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          LDCE                         0.000     0.000 r  CTR/ERROR_SIG_reg/G
    SLICE_X0Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/ERROR_SIG_reg/Q
                         net (fo=3, routed)           0.269     0.427    CTR/AUX4
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.046     0.473 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=1, routed)           0.000     0.473    MAQ_ESTADOS/D[1]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 CTR/PAGO_OK_SIG_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.203ns (34.657%)  route 0.383ns (65.343%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CTR/PAGO_OK_SIG_reg/L7/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/PAGO_OK_SIG_reg/L7/Q
                         net (fo=3, routed)           0.190     0.348    CTR/AUX3
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=2, routed)           0.193     0.586    MAQ_ESTADOS/E[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 CTR/PAGO_OK_SIG_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.203ns (34.657%)  route 0.383ns (65.343%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CTR/PAGO_OK_SIG_reg/L7/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CTR/PAGO_OK_SIG_reg/L7/Q
                         net (fo=3, routed)           0.190     0.348    CTR/AUX3
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=2, routed)           0.193     0.586    MAQ_ESTADOS/E[0]
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    MAQ_ESTADOS/CLK
    SLICE_X3Y90          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 MONEDAS[1]
                            (input port)
  Destination:            SYNC/SREG_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.247ns (42.120%)  route 0.340ns (57.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  MONEDAS[1] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MONEDAS_IBUF[1]_inst/O
                         net (fo=1, routed)           0.340     0.587    SYNC/D[1]
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.250    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_1_reg[1]/C

Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            SYNC/SREG_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.254ns (42.720%)  route 0.340ns (57.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  PAGAR_IBUF_inst/O
                         net (fo=1, routed)           0.340     0.594    SYNC/D[4]
    SLICE_X2Y91          FDRE                                         r  SYNC/SREG_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    SYNC/CLK
    SLICE_X2Y91          FDRE                                         r  SYNC/SREG_1_reg[4]/C

Slack:                    inf
  Source:                 MONEDAS[2]
                            (input port)
  Destination:            SYNC/SREG_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.253ns (41.163%)  route 0.362ns (58.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  MONEDAS[2] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  MONEDAS_IBUF[2]_inst/O
                         net (fo=1, routed)           0.362     0.614    SYNC/D[2]
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     2.246    SYNC/CLK
    SLICE_X2Y87          FDRE                                         r  SYNC/SREG_1_reg[2]/C

Slack:                    inf
  Source:                 MONEDAS[0]
                            (input port)
  Destination:            SYNC/SREG_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.223%)  route 0.451ns (64.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  MONEDAS[0] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[0]_inst/O
                         net (fo=1, routed)           0.451     0.697    SYNC/D[0]
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.250    SYNC/CLK
    SLICE_X2Y93          FDRE                                         r  SYNC/SREG_1_reg[0]/C

Slack:                    inf
  Source:                 MONEDAS[3]
                            (input port)
  Destination:            SYNC/SREG_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.245ns (31.579%)  route 0.531ns (68.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  MONEDAS[3] (IN)
                         net (fo=0)                   0.000     0.000    MONEDAS[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  MONEDAS_IBUF[3]_inst/O
                         net (fo=1, routed)           0.531     0.776    SYNC/D[3]
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.245    SYNC/CLK
    SLICE_X2Y86          FDRE                                         r  SYNC/SREG_1_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CTR/CUENTA_SIG_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.275ns (15.644%)  route 1.481ns (84.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           1.481     1.755    CTR/AR[0]
    SLICE_X1Y91          FDCE                                         f  CTR/CUENTA_SIG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C9                   IBUF (Prop_ibuf_I_O)         0.474     0.474 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.345    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.374 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.249    CTR/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/C





