package:
  name: riscv

dependencies:
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.3 }
  fpnew: { git: "https://github.com/pulp-platform/cvfpu.git", rev: pulp-v0.1.3 }

sources:
  include_dirs:
    - rtl/include
  files:
    - rtl/include/apu_core_package.sv
    - rtl/include/riscv_defines.sv
    - rtl/include/riscv_tracer_defines.sv
    - rtl/macload_controller.sv
    - rtl/mixed_precision_controller.sv
    - rtl/riscv_alu.sv
    - rtl/riscv_alu_basic.sv
    - rtl/riscv_alu_div.sv
    - rtl/riscv_compressed_decoder.sv
    - rtl/riscv_controller.sv
    - rtl/riscv_cs_registers.sv
    - rtl/riscv_decoder.sv
    - rtl/riscv_int_controller.sv
    - rtl/riscv_ex_stage.sv
    - rtl/riscv_hwloop_controller.sv
    - rtl/riscv_hwloop_regs.sv
    - rtl/register_file_test_wrap.sv
    - rtl/riscv_id_stage.sv
    - rtl/riscv_if_stage.sv
    - rtl/riscv_load_store_unit.sv
    - rtl/riscv_mult.sv
    - rtl/riscv_prefetch_buffer.sv
    - rtl/riscv_prefetch_L0_buffer.sv
    - rtl/riscv_core.sv
    - rtl/riscv_apu_disp.sv
    - rtl/riscv_fetch_fifo.sv
    - rtl/riscv_L0_buffer.sv
    - rtl/riscv_pmp.sv

    # Different register file implementations. By default, use the latch based
    # register file (unless we target verilator or FPGAs).
    - target: all(any(all(not(verilator), not(fpga)), cv32e40p_use_latch_regfile), not(cv32e40p_use_ff_regfile))
      files:
        - rtl/riscv_register_file_latch.sv
    - target: all(any(verilator, fpga, cv32e40p_use_ff_regfile), not(cv32e40p_use_latch_regfile))
      files:
        - rtl/riscv_register_file.sv

    - target: all(any(test, cv32e40p_include_tracer), not(cv32e40p_exclude_tracer))
      files:
        - rtl/riscv_tracer.sv
