#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1496a7160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1496a7cc0 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x14969a2e0 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x14969a320 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x14969a360 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x14969a3a0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x14969a3e0 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x60000115ac70_0 .net "axi_araddr", 39 0, L_0x600000805260;  1 drivers
v0x60000115ad00_0 .net "axi_arlen", 7 0, L_0x6000008052d0;  1 drivers
v0x60000115ad90_0 .var "axi_arready", 0 0;
v0x60000115ae20_0 .net "axi_arvalid", 0 0, L_0x6000008053b0;  1 drivers
v0x60000115aeb0_0 .net "axi_awaddr", 39 0, L_0x600000804fc0;  1 drivers
v0x60000115af40_0 .net "axi_awlen", 7 0, L_0x600000805030;  1 drivers
v0x60000115afd0_0 .var "axi_awready", 0 0;
v0x60000115b060_0 .net "axi_awvalid", 0 0, L_0x6000008050a0;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000115b0f0_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x60000115b180_0 .var "axi_bresp", 1 0;
v0x60000115b210_0 .var "axi_bvalid", 0 0;
v0x60000115b2a0_0 .var "axi_rdata", 255 0;
v0x60000115b330_0 .var "axi_rlast", 0 0;
v0x60000115b3c0_0 .net "axi_rready", 0 0, L_0x600000805420;  1 drivers
v0x60000115b450_0 .var "axi_rvalid", 0 0;
v0x60000115b4e0_0 .net "axi_wdata", 255 0, L_0x600000805110;  1 drivers
v0x60000115b570_0 .net "axi_wlast", 0 0, L_0x600000805180;  1 drivers
v0x60000115b600_0 .var "axi_wready", 0 0;
v0x60000115b690_0 .net "axi_wvalid", 0 0, L_0x6000008051f0;  1 drivers
v0x60000115b720_0 .var "clk", 0 0;
v0x60000115b7b0_0 .var/i "errors", 31 0;
v0x60000115b840_0 .var "global_sync_in", 0 0;
v0x60000115b8d0_0 .var/i "i", 31 0;
v0x60000115b960_0 .var "noc_rx_addr", 19 0;
v0x60000115b9f0_0 .var "noc_rx_data", 255 0;
v0x60000115ba80_0 .var "noc_rx_is_instr", 0 0;
v0x60000115bb10_0 .net "noc_rx_ready", 0 0, L_0x600001212e40;  1 drivers
v0x60000115bba0_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000115bc30_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000115bcc0_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x60000115bd50_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000115bde0_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x60000115be70_0 .var "row0", 255 0;
v0x60000115bf00_0 .var "row1", 255 0;
v0x600001154000_0 .var "row2", 255 0;
v0x600001154090_0 .var "row3", 255 0;
v0x600001154120_0 .var "rst_n", 0 0;
v0x6000011541b0_0 .var "sync_grant", 0 0;
v0x600001154240_0 .net "sync_request", 0 0, L_0x600000809180;  1 drivers
v0x6000011542d0_0 .net "tpc_busy", 0 0, L_0x600000809340;  1 drivers
v0x600001154360_0 .net "tpc_done", 0 0, L_0x6000008091f0;  1 drivers
v0x6000011543f0_0 .net "tpc_error", 0 0, L_0x600000809110;  1 drivers
v0x600001154480_0 .var "tpc_start", 0 0;
v0x600001154510_0 .var "tpc_start_pc", 19 0;
E_0x600003646580 .event negedge, v0x60000113c090_0;
S_0x1496a78c0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x1496a7cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x149810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x149810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x149810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x149810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x149810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x149810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x149810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x149810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x149810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x149810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x149810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x149810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x149810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x149810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x149810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x149810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x149811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000080a0d0 .functor BUFZ 1, v0x6000011583f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000008048c0 .functor OR 1, L_0x600001217ca0, L_0x600001217e80, C4<0>, C4<0>;
L_0x600000804930 .functor AND 1, L_0x600000804850, L_0x6000008048c0, C4<1>, C4<1>;
L_0x6000008049a0 .functor BUFZ 1, v0x600001159440_0, C4<0>, C4<0>, C4<0>;
L_0x600000804a10 .functor BUFZ 1, v0x600001158f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000008055e0 .functor AND 1, v0x60000115bba0_0, L_0x600001212e40, C4<1>, C4<1>;
L_0x600000805650 .functor AND 1, L_0x6000008055e0, L_0x600001212ee0, C4<1>, C4<1>;
v0x60000115e370_0 .net *"_ivl_24", 19 0, L_0x6000012175c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000115e400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x60000115e490_0 .net *"_ivl_28", 19 0, L_0x600001217660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000115e520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000115e5b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x60000115e640_0 .net *"_ivl_38", 19 0, L_0x600001217840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000115e6d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x60000115e760_0 .net *"_ivl_42", 19 0, L_0x6000012178e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000115e7f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000115e880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x60000115e910_0 .net *"_ivl_52", 19 0, L_0x600001217ac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000115e9a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x60000115ea30_0 .net *"_ivl_56", 19 0, L_0x600001217b60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000115eac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000115eb50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x60000115ebe0_0 .net *"_ivl_65", 127 0, L_0x600001217d40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000115ec70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x60000115ed00_0 .net *"_ivl_70", 0 0, L_0x600001217ca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000115ed90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x60000115ee20_0 .net *"_ivl_74", 0 0, L_0x600001217e80;  1 drivers
v0x60000115eeb0_0 .net *"_ivl_77", 0 0, L_0x6000008048c0;  1 drivers
v0x60000115ef40_0 .net *"_ivl_87", 0 0, L_0x6000008055e0;  1 drivers
v0x60000115efd0_0 .net *"_ivl_89", 0 0, L_0x600001212ee0;  1 drivers
v0x60000115f060_0 .var "act_data_d", 31 0;
v0x60000115f0f0_0 .var "act_valid_d", 0 0;
v0x60000115f180_0 .var "act_valid_d2", 0 0;
v0x60000115f210_0 .net "axi_araddr", 39 0, L_0x600000805260;  alias, 1 drivers
v0x60000115f2a0_0 .net "axi_arlen", 7 0, L_0x6000008052d0;  alias, 1 drivers
v0x60000115f330_0 .net "axi_arready", 0 0, v0x60000115ad90_0;  1 drivers
v0x60000115f3c0_0 .net "axi_arvalid", 0 0, L_0x6000008053b0;  alias, 1 drivers
v0x60000115f450_0 .net "axi_awaddr", 39 0, L_0x600000804fc0;  alias, 1 drivers
v0x60000115f4e0_0 .net "axi_awlen", 7 0, L_0x600000805030;  alias, 1 drivers
v0x60000115f570_0 .net "axi_awready", 0 0, v0x60000115afd0_0;  1 drivers
v0x60000115f600_0 .net "axi_awvalid", 0 0, L_0x6000008050a0;  alias, 1 drivers
v0x60000115f690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x60000115f720_0 .net "axi_bresp", 1 0, v0x60000115b180_0;  1 drivers
v0x60000115f7b0_0 .net "axi_bvalid", 0 0, v0x60000115b210_0;  1 drivers
v0x60000115f840_0 .net "axi_rdata", 255 0, v0x60000115b2a0_0;  1 drivers
v0x60000115f8d0_0 .net "axi_rlast", 0 0, v0x60000115b330_0;  1 drivers
v0x60000115f960_0 .net "axi_rready", 0 0, L_0x600000805420;  alias, 1 drivers
v0x60000115f9f0_0 .net "axi_rvalid", 0 0, v0x60000115b450_0;  1 drivers
v0x60000115fa80_0 .net "axi_wdata", 255 0, L_0x600000805110;  alias, 1 drivers
v0x60000115fb10_0 .net "axi_wlast", 0 0, L_0x600000805180;  alias, 1 drivers
v0x60000115fba0_0 .net "axi_wready", 0 0, v0x60000115b600_0;  1 drivers
v0x60000115fc30_0 .net "axi_wvalid", 0 0, L_0x6000008051f0;  alias, 1 drivers
v0x60000115fcc0_0 .net "clk", 0 0, v0x60000115b720_0;  1 drivers
v0x60000115fd50_0 .net "dma_lcp_done", 0 0, L_0x600000804d90;  1 drivers
v0x60000115fde0_0 .net "dma_lcp_ready", 0 0, L_0x600001211f40;  1 drivers
v0x60000115fe70_0 .net "dma_sram_addr", 19 0, v0x60000113ce10_0;  1 drivers
v0x60000115ff00_0 .net "dma_sram_rdata", 255 0, L_0x600000805570;  1 drivers
v0x600001158000_0 .net "dma_sram_re", 0 0, L_0x600000804f50;  1 drivers
v0x600001158090_0 .net "dma_sram_ready", 0 0, L_0x600001212da0;  1 drivers
v0x600001158120_0 .net "dma_sram_wdata", 255 0, L_0x600000804e70;  1 drivers
v0x6000011581b0_0 .net "dma_sram_we", 0 0, L_0x600000804ee0;  1 drivers
v0x600001158240_0 .net "global_sync_in", 0 0, v0x60000115b840_0;  1 drivers
v0x6000011582d0 .array "instr_mem", 4095 0, 127 0;
v0x600001158360_0 .var "instr_rdata_reg", 127 0;
v0x6000011583f0_0 .var "instr_valid_reg", 0 0;
v0x600001158480_0 .net "lcp_dma_cmd", 127 0, v0x60000113e910_0;  1 drivers
v0x600001158510_0 .net "lcp_dma_valid", 0 0, L_0x600000809420;  1 drivers
v0x6000011585a0_0 .net "lcp_imem_addr", 19 0, L_0x600000809ea0;  1 drivers
v0x600001158630_0 .net "lcp_imem_data", 127 0, v0x600001158360_0;  1 drivers
v0x6000011586c0_0 .net "lcp_imem_re", 0 0, L_0x600000809f10;  1 drivers
v0x600001158750_0 .net "lcp_imem_valid", 0 0, L_0x60000080a0d0;  1 drivers
v0x6000011587e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000113f600_0;  1 drivers
v0x600001158870_0 .net "lcp_mxu_valid", 0 0, L_0x6000008096c0;  1 drivers
v0x600001158900_0 .net "lcp_vpu_cmd", 127 0, v0x600001138240_0;  1 drivers
v0x600001158990_0 .net "lcp_vpu_valid", 0 0, L_0x600000809500;  1 drivers
v0x600001158a20_0 .net "mxu_a_addr", 19 0, L_0x600001217980;  1 drivers
v0x600001158ab0_0 .net "mxu_a_rdata", 255 0, L_0x600000805490;  1 drivers
v0x600001158b40_0 .net "mxu_a_re", 0 0, L_0x600001217a20;  1 drivers
v0x600001158bd0_0 .net "mxu_a_ready", 0 0, L_0x600001212c60;  1 drivers
v0x600001158c60_0 .net "mxu_cfg_k", 15 0, L_0x600001219900;  1 drivers
v0x600001158cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000012197c0;  1 drivers
v0x600001158d80_0 .net "mxu_cfg_n", 15 0, L_0x600001219860;  1 drivers
v0x600001158e10_0 .var "mxu_col_cnt", 4 0;
v0x600001158ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001158f30_0 .var "mxu_done_reg", 0 0;
v0x600001158fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000012195e0;  1 drivers
v0x600001159050_0 .net "mxu_lcp_done", 0 0, L_0x600000804a10;  1 drivers
v0x6000011590e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000008049a0;  1 drivers
v0x600001159170_0 .net "mxu_o_addr", 19 0, L_0x600001217c00;  1 drivers
v0x600001159200_0 .net "mxu_o_ready", 0 0, L_0x600001212d00;  1 drivers
v0x600001159290_0 .net "mxu_o_wdata", 255 0, L_0x600001217de0;  1 drivers
v0x600001159320_0 .net "mxu_o_we", 0 0, L_0x600000804930;  1 drivers
v0x6000011593b0_0 .var "mxu_out_cnt", 15 0;
v0x600001159440_0 .var "mxu_ready_reg", 0 0;
v0x6000011594d0_0 .net "mxu_src0_addr", 15 0, L_0x600001219680;  1 drivers
v0x600001159560_0 .net "mxu_src1_addr", 15 0, L_0x600001219720;  1 drivers
v0x6000011595f0_0 .var "mxu_start_array", 0 0;
v0x600001159680_0 .var "mxu_start_array_d", 0 0;
v0x600001159710_0 .var "mxu_state", 2 0;
v0x6000011597a0_0 .net "mxu_subop", 7 0, L_0x600001219540;  1 drivers
v0x600001159830_0 .net "mxu_w_addr", 19 0, L_0x600001217700;  1 drivers
v0x6000011598c0_0 .net "mxu_w_rdata", 255 0, v0x6000011238d0_0;  1 drivers
v0x600001159950_0 .net "mxu_w_re", 0 0, L_0x6000012177a0;  1 drivers
v0x6000011599e0_0 .net "mxu_w_ready", 0 0, L_0x600001212b20;  1 drivers
v0x600001159a70_0 .net "noc_data_write", 0 0, L_0x600000805650;  1 drivers
v0x600001159b00_0 .net "noc_rx_addr", 19 0, v0x60000115b960_0;  1 drivers
v0x600001159b90_0 .net "noc_rx_data", 255 0, v0x60000115b9f0_0;  1 drivers
v0x600001159c20_0 .net "noc_rx_is_instr", 0 0, v0x60000115ba80_0;  1 drivers
v0x600001159cb0_0 .net "noc_rx_ready", 0 0, L_0x600001212e40;  alias, 1 drivers
v0x600001159d40_0 .net "noc_rx_valid", 0 0, v0x60000115bba0_0;  1 drivers
v0x600001159dd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600001159e60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600001159ef0_0 .net "noc_tx_ready", 0 0, v0x60000115bd50_0;  1 drivers
v0x600001159f80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x60000115a010_0 .net "rst_n", 0 0, v0x600001154120_0;  1 drivers
v0x60000115a0a0_0 .net "sync_grant", 0 0, v0x6000011541b0_0;  1 drivers
v0x60000115a130_0 .net "sync_request", 0 0, L_0x600000809180;  alias, 1 drivers
v0x60000115a1c0_0 .net "systolic_busy", 0 0, L_0x600000804770;  1 drivers
v0x60000115a250_0 .net "systolic_done", 0 0, L_0x6000012170c0;  1 drivers
v0x60000115a2e0_0 .net "systolic_result", 127 0, L_0x600001216c60;  1 drivers
v0x60000115a370_0 .net "systolic_result_valid", 0 0, L_0x600000804850;  1 drivers
v0x60000115a400_0 .net "tpc_busy", 0 0, L_0x600000809340;  alias, 1 drivers
v0x60000115a490_0 .net "tpc_done", 0 0, L_0x6000008091f0;  alias, 1 drivers
v0x60000115a520_0 .net "tpc_error", 0 0, L_0x600000809110;  alias, 1 drivers
v0x60000115a5b0_0 .net "tpc_start", 0 0, v0x600001154480_0;  1 drivers
v0x60000115a640_0 .net "tpc_start_pc", 19 0, v0x600001154510_0;  1 drivers
v0x60000115a6d0_0 .net "vpu_lcp_done", 0 0, L_0x600000804b60;  1 drivers
v0x60000115a760_0 .net "vpu_lcp_ready", 0 0, L_0x600001211a40;  1 drivers
v0x60000115a7f0_0 .net "vpu_sram_addr", 19 0, v0x60000115d710_0;  1 drivers
v0x60000115a880_0 .net "vpu_sram_rdata", 255 0, L_0x600000805500;  1 drivers
v0x60000115a910_0 .net "vpu_sram_re", 0 0, L_0x600000804d20;  1 drivers
v0x60000115a9a0_0 .net "vpu_sram_ready", 0 0, L_0x600001212bc0;  1 drivers
v0x60000115aa30_0 .net "vpu_sram_wdata", 255 0, L_0x600000804c40;  1 drivers
v0x60000115aac0_0 .net "vpu_sram_we", 0 0, L_0x600000804cb0;  1 drivers
v0x60000115ab50_0 .var "weight_load_col_d", 1 0;
v0x60000115abe0_0 .var "weight_load_en_d", 0 0;
L_0x600001219540 .part v0x60000113f600_0, 112, 8;
L_0x6000012195e0 .part v0x60000113f600_0, 96, 16;
L_0x600001219680 .part v0x60000113f600_0, 80, 16;
L_0x600001219720 .part v0x60000113f600_0, 64, 16;
L_0x6000012197c0 .part v0x60000113f600_0, 48, 16;
L_0x600001219860 .part v0x60000113f600_0, 32, 16;
L_0x600001219900 .part v0x60000113f600_0, 16, 16;
L_0x600001217520 .part v0x6000011238d0_0, 0, 32;
L_0x6000012175c0 .concat [ 16 4 0 0], L_0x600001219720, L_0x15009a530;
L_0x600001217660 .concat [ 5 15 0 0], v0x600001158e10_0, L_0x15009a578;
L_0x600001217700 .arith/sum 20, L_0x6000012175c0, L_0x600001217660;
L_0x6000012177a0 .cmp/eq 3, v0x600001159710_0, L_0x15009a5c0;
L_0x600001217840 .concat [ 16 4 0 0], L_0x600001219680, L_0x15009a608;
L_0x6000012178e0 .concat [ 16 4 0 0], v0x600001158ea0_0, L_0x15009a650;
L_0x600001217980 .arith/sum 20, L_0x600001217840, L_0x6000012178e0;
L_0x600001217a20 .cmp/eq 3, v0x600001159710_0, L_0x15009a698;
L_0x600001217ac0 .concat [ 16 4 0 0], L_0x6000012195e0, L_0x15009a6e0;
L_0x600001217b60 .concat [ 16 4 0 0], v0x6000011593b0_0, L_0x15009a728;
L_0x600001217c00 .arith/sum 20, L_0x600001217ac0, L_0x600001217b60;
L_0x600001217d40 .part L_0x600001216c60, 0, 128;
L_0x600001217de0 .concat [ 128 128 0 0], L_0x600001217d40, L_0x15009a770;
L_0x600001217ca0 .cmp/eq 3, v0x600001159710_0, L_0x15009a7b8;
L_0x600001217e80 .cmp/eq 3, v0x600001159710_0, L_0x15009a800;
L_0x600001212e40 .reduce/nor L_0x600000809340;
L_0x600001212ee0 .reduce/nor v0x60000115ba80_0;
S_0x14966b290 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1496a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14981d200 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14981d240 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14981d280 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14981d2c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14981d300 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14981d340 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14981d380 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14981d3c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14981d400 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14981d440 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14981d480 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14981d4c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14981d500 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14981d540 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14981d580 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14981d5c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14981d600 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14981d640 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14981d680 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14981d6c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14981d700 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000804d90 .functor BUFZ 1, v0x60000113c510_0, C4<0>, C4<0>, C4<0>;
L_0x600000804e70 .functor BUFZ 256, v0x60000113d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000804ee0 .functor BUFZ 1, v0x60000113d290_0, C4<0>, C4<0>, C4<0>;
L_0x600000804f50 .functor BUFZ 1, v0x60000113cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600000804fc0 .functor BUFZ 40, v0x600001103450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000805030 .functor BUFZ 8, v0x600001103570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000008050a0 .functor BUFZ 1, v0x600001103720_0, C4<0>, C4<0>, C4<0>;
L_0x600000805110 .functor BUFZ 256, v0x600001103cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000805180 .functor BUFZ 1, v0x600001103de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000008051f0 .functor BUFZ 1, v0x6000011046c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000805260 .functor BUFZ 40, v0x600001103060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000008052d0 .functor BUFZ 8, v0x600001103180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000008053b0 .functor BUFZ 1, v0x600001103330_0, C4<0>, C4<0>, C4<0>;
L_0x600000805420 .functor BUFZ 1, v0x600001103b10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001102f40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x600001102fd0_0 .net "axi_araddr", 39 0, L_0x600000805260;  alias, 1 drivers
v0x600001103060_0 .var "axi_araddr_reg", 39 0;
v0x6000011030f0_0 .net "axi_arlen", 7 0, L_0x6000008052d0;  alias, 1 drivers
v0x600001103180_0 .var "axi_arlen_reg", 7 0;
v0x600001103210_0 .net "axi_arready", 0 0, v0x60000115ad90_0;  alias, 1 drivers
v0x6000011032a0_0 .net "axi_arvalid", 0 0, L_0x6000008053b0;  alias, 1 drivers
v0x600001103330_0 .var "axi_arvalid_reg", 0 0;
v0x6000011033c0_0 .net "axi_awaddr", 39 0, L_0x600000804fc0;  alias, 1 drivers
v0x600001103450_0 .var "axi_awaddr_reg", 39 0;
v0x6000011034e0_0 .net "axi_awlen", 7 0, L_0x600000805030;  alias, 1 drivers
v0x600001103570_0 .var "axi_awlen_reg", 7 0;
v0x600001103600_0 .net "axi_awready", 0 0, v0x60000115afd0_0;  alias, 1 drivers
v0x600001103690_0 .net "axi_awvalid", 0 0, L_0x6000008050a0;  alias, 1 drivers
v0x600001103720_0 .var "axi_awvalid_reg", 0 0;
v0x6000011037b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600001103840_0 .net "axi_bresp", 1 0, v0x60000115b180_0;  alias, 1 drivers
v0x6000011038d0_0 .net "axi_bvalid", 0 0, v0x60000115b210_0;  alias, 1 drivers
v0x600001103960_0 .net "axi_rdata", 255 0, v0x60000115b2a0_0;  alias, 1 drivers
v0x6000011039f0_0 .net "axi_rlast", 0 0, v0x60000115b330_0;  alias, 1 drivers
v0x600001103a80_0 .net "axi_rready", 0 0, L_0x600000805420;  alias, 1 drivers
v0x600001103b10_0 .var "axi_rready_reg", 0 0;
v0x600001103ba0_0 .net "axi_rvalid", 0 0, v0x60000115b450_0;  alias, 1 drivers
v0x600001103c30_0 .net "axi_wdata", 255 0, L_0x600000805110;  alias, 1 drivers
v0x600001103cc0_0 .var "axi_wdata_reg", 255 0;
v0x600001103d50_0 .net "axi_wlast", 0 0, L_0x600000805180;  alias, 1 drivers
v0x600001103de0_0 .var "axi_wlast_reg", 0 0;
v0x600001103e70_0 .net "axi_wready", 0 0, v0x60000115b600_0;  alias, 1 drivers
v0x600001103f00_0 .net "axi_wvalid", 0 0, L_0x6000008051f0;  alias, 1 drivers
v0x6000011046c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001104630_0 .net "cfg_cols", 11 0, L_0x600001211d60;  1 drivers
v0x60000113c000_0 .net "cfg_rows", 11 0, L_0x600001211cc0;  1 drivers
v0x60000113c090_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000113c120_0 .net "cmd", 127 0, v0x60000113e910_0;  alias, 1 drivers
v0x60000113c1b0_0 .net "cmd_done", 0 0, L_0x600000804d90;  alias, 1 drivers
v0x60000113c240_0 .net "cmd_ready", 0 0, L_0x600001211f40;  alias, 1 drivers
v0x60000113c2d0_0 .net "cmd_valid", 0 0, L_0x600000809420;  alias, 1 drivers
v0x60000113c360_0 .var "col_count", 11 0;
v0x60000113c3f0_0 .var "cols_cfg", 11 0;
v0x60000113c480_0 .var "data_buf", 255 0;
v0x60000113c510_0 .var "done_reg", 0 0;
v0x60000113c5a0_0 .net "ext_addr", 39 0, L_0x600001211b80;  1 drivers
v0x60000113c630_0 .var "ext_base", 39 0;
v0x60000113c6c0_0 .var "ext_ptr", 39 0;
v0x60000113c750_0 .net "ext_stride", 11 0, L_0x600001211e00;  1 drivers
v0x60000113c7e0_0 .var "ext_stride_cfg", 11 0;
v0x60000113c870_0 .net "int_addr", 19 0, L_0x600001211c20;  1 drivers
v0x60000113c900_0 .var "int_base", 19 0;
v0x60000113c990_0 .var "int_ptr", 19 0;
v0x60000113ca20_0 .net "int_stride", 11 0, L_0x600001211ea0;  1 drivers
v0x60000113cab0_0 .var "int_stride_cfg", 11 0;
v0x60000113cb40_0 .var "op_type", 7 0;
v0x60000113cbd0_0 .var "row_count", 11 0;
v0x60000113cc60_0 .var "rows_cfg", 11 0;
v0x60000113ccf0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000113cd80_0 .net "sram_addr", 19 0, v0x60000113ce10_0;  alias, 1 drivers
v0x60000113ce10_0 .var "sram_addr_reg", 19 0;
v0x60000113cea0_0 .net "sram_rdata", 255 0, L_0x600000805570;  alias, 1 drivers
v0x60000113cf30_0 .net "sram_re", 0 0, L_0x600000804f50;  alias, 1 drivers
v0x60000113cfc0_0 .var "sram_re_reg", 0 0;
v0x60000113d050_0 .net "sram_ready", 0 0, L_0x600001212da0;  alias, 1 drivers
v0x60000113d0e0_0 .net "sram_wdata", 255 0, L_0x600000804e70;  alias, 1 drivers
v0x60000113d170_0 .var "sram_wdata_reg", 255 0;
v0x60000113d200_0 .net "sram_we", 0 0, L_0x600000804ee0;  alias, 1 drivers
v0x60000113d290_0 .var "sram_we_reg", 0 0;
v0x60000113d320_0 .var "state", 3 0;
v0x60000113d3b0_0 .net "subop", 7 0, L_0x600001211ae0;  1 drivers
E_0x600003646f40/0 .event negedge, v0x60000113ccf0_0;
E_0x600003646f40/1 .event posedge, v0x60000113c090_0;
E_0x600003646f40 .event/or E_0x600003646f40/0, E_0x600003646f40/1;
L_0x600001211ae0 .part v0x60000113e910_0, 112, 8;
L_0x600001211b80 .part v0x60000113e910_0, 72, 40;
L_0x600001211c20 .part v0x60000113e910_0, 52, 20;
L_0x600001211cc0 .part v0x60000113e910_0, 40, 12;
L_0x600001211d60 .part v0x60000113e910_0, 28, 12;
L_0x600001211e00 .part v0x60000113e910_0, 16, 12;
L_0x600001211ea0 .part v0x60000113e910_0, 4, 12;
L_0x600001211f40 .cmp/eq 4, v0x60000113d320_0, L_0x15009a920;
S_0x1496950f0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1496a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14980f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14980f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14980f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14980f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14980f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14980f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14980f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14980f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14980f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14980f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14980f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14980f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14980f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14980f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14980f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14980f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14980f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14980f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14980f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14980f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14980f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14980f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14980f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14980f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14980fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14980fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14980fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000080a1b0 .functor AND 1, L_0x600001218b40, L_0x600001218c80, C4<1>, C4<1>;
L_0x600000809e30 .functor AND 1, L_0x60000080a1b0, L_0x600001218820, C4<1>, C4<1>;
L_0x600000809ea0 .functor BUFZ 20, v0x60000113ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000809f10 .functor BUFZ 1, v0x60000113f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000008096c0 .functor BUFZ 1, v0x60000113f840_0, C4<0>, C4<0>, C4<0>;
L_0x600000809500 .functor BUFZ 1, v0x600001138480_0, C4<0>, C4<0>, C4<0>;
L_0x600000809420 .functor BUFZ 1, v0x60000113eb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000008092d0 .functor AND 1, L_0x6000012192c0, L_0x600001219360, C4<1>, C4<1>;
L_0x600000809340 .functor AND 1, L_0x6000008092d0, L_0x600001219400, C4<1>, C4<1>;
L_0x6000008091f0 .functor BUFZ 1, v0x60000113ec70_0, C4<0>, C4<0>, C4<0>;
L_0x600000809110 .functor BUFZ 1, v0x60000113ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600000809180 .functor BUFZ 1, v0x600001138090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d4d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x60000113d5f0_0 .net *"_ivl_14", 0 0, L_0x600001218b40;  1 drivers
v0x60000113d680_0 .net *"_ivl_16", 31 0, L_0x600001218be0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x60000113d830_0 .net *"_ivl_22", 0 0, L_0x600001218c80;  1 drivers
v0x60000113d8c0_0 .net *"_ivl_25", 0 0, L_0x60000080a1b0;  1 drivers
v0x60000113d950_0 .net *"_ivl_26", 31 0, L_0x600001218d20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d9e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113da70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x60000113db00_0 .net *"_ivl_32", 0 0, L_0x600001218820;  1 drivers
v0x60000113db90_0 .net *"_ivl_36", 31 0, L_0x600001218640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113dc20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x60000113dd40_0 .net *"_ivl_44", 31 0, L_0x600001218500;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113ddd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113de60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x60000113def0_0 .net *"_ivl_52", 31 0, L_0x600001219180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113df80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113e010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000113e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x60000113e130_0 .net *"_ivl_78", 0 0, L_0x6000012192c0;  1 drivers
v0x60000113e1c0_0 .net *"_ivl_8", 31 0, L_0x600001218aa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000113e250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x60000113e2e0_0 .net *"_ivl_82", 0 0, L_0x600001219360;  1 drivers
v0x60000113e370_0 .net *"_ivl_85", 0 0, L_0x6000008092d0;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000113e400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x60000113e490_0 .net *"_ivl_88", 0 0, L_0x600001219400;  1 drivers
v0x60000113e520_0 .net "all_done", 0 0, L_0x600000809e30;  1 drivers
v0x60000113e5b0_0 .net "busy", 0 0, L_0x600000809340;  alias, 1 drivers
v0x60000113e640_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000113e6d0_0 .var "decoded_opcode", 7 0;
v0x60000113e760_0 .var "decoded_subop", 7 0;
v0x60000113e7f0_0 .net "dma_clear", 0 0, L_0x600001219220;  1 drivers
v0x60000113e880_0 .net "dma_cmd", 127 0, v0x60000113e910_0;  alias, 1 drivers
v0x60000113e910_0 .var "dma_cmd_reg", 127 0;
v0x60000113e9a0_0 .net "dma_done", 0 0, L_0x600000804d90;  alias, 1 drivers
v0x60000113ea30_0 .net "dma_ready", 0 0, L_0x600001211f40;  alias, 1 drivers
v0x60000113eac0_0 .net "dma_valid", 0 0, L_0x600000809420;  alias, 1 drivers
v0x60000113eb50_0 .var "dma_valid_reg", 0 0;
v0x60000113ebe0_0 .net "done", 0 0, L_0x6000008091f0;  alias, 1 drivers
v0x60000113ec70_0 .var "done_reg", 0 0;
v0x60000113ed00_0 .net "error", 0 0, L_0x600000809110;  alias, 1 drivers
v0x60000113ed90_0 .var "error_reg", 0 0;
v0x60000113ee20_0 .net "global_sync_in", 0 0, v0x60000115b840_0;  alias, 1 drivers
v0x60000113eeb0_0 .net "imem_addr", 19 0, L_0x600000809ea0;  alias, 1 drivers
v0x60000113ef40_0 .var "imem_addr_reg", 19 0;
v0x60000113efd0_0 .net "imem_data", 127 0, v0x600001158360_0;  alias, 1 drivers
v0x60000113f060_0 .net "imem_re", 0 0, L_0x600000809f10;  alias, 1 drivers
v0x60000113f0f0_0 .var "imem_re_reg", 0 0;
v0x60000113f180_0 .net "imem_valid", 0 0, L_0x60000080a0d0;  alias, 1 drivers
v0x60000113f210_0 .var "instr_reg", 127 0;
v0x60000113f2a0_0 .net "loop_count", 15 0, L_0x600001218960;  1 drivers
v0x60000113f330 .array "loop_counter", 3 0, 15 0;
v0x60000113f3c0_0 .var "loop_sp", 1 0;
v0x60000113f450 .array "loop_start_addr", 3 0, 19 0;
v0x60000113f4e0_0 .net "mxu_clear", 0 0, L_0x6000012185a0;  1 drivers
v0x60000113f570_0 .net "mxu_cmd", 127 0, v0x60000113f600_0;  alias, 1 drivers
v0x60000113f600_0 .var "mxu_cmd_reg", 127 0;
v0x60000113f690_0 .net "mxu_done", 0 0, L_0x600000804a10;  alias, 1 drivers
v0x60000113f720_0 .net "mxu_ready", 0 0, L_0x6000008049a0;  alias, 1 drivers
v0x60000113f7b0_0 .net "mxu_valid", 0 0, L_0x6000008096c0;  alias, 1 drivers
v0x60000113f840_0 .var "mxu_valid_reg", 0 0;
v0x60000113f8d0_0 .net "opcode", 7 0, L_0x600001218f00;  1 drivers
v0x60000113f960_0 .var "pc", 19 0;
v0x60000113f9f0_0 .var "pending_dma", 7 0;
v0x60000113fa80_0 .var "pending_mxu", 7 0;
v0x60000113fb10_0 .var "pending_vpu", 7 0;
v0x60000113fba0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000113fc30_0 .net "start", 0 0, v0x600001154480_0;  alias, 1 drivers
v0x60000113fcc0_0 .net "start_pc", 19 0, v0x600001154510_0;  alias, 1 drivers
v0x60000113fd50_0 .var "state", 3 0;
v0x60000113fde0_0 .net "subop", 7 0, L_0x600001219040;  1 drivers
v0x60000113fe70_0 .net "sync_grant", 0 0, v0x6000011541b0_0;  alias, 1 drivers
v0x60000113ff00_0 .net "sync_mask", 7 0, L_0x600001218a00;  1 drivers
v0x600001138000_0 .net "sync_request", 0 0, L_0x600000809180;  alias, 1 drivers
v0x600001138090_0 .var "sync_request_reg", 0 0;
v0x600001138120_0 .net "vpu_clear", 0 0, L_0x6000012190e0;  1 drivers
v0x6000011381b0_0 .net "vpu_cmd", 127 0, v0x600001138240_0;  alias, 1 drivers
v0x600001138240_0 .var "vpu_cmd_reg", 127 0;
v0x6000011382d0_0 .net "vpu_done", 0 0, L_0x600000804b60;  alias, 1 drivers
v0x600001138360_0 .net "vpu_ready", 0 0, L_0x600001211a40;  alias, 1 drivers
v0x6000011383f0_0 .net "vpu_valid", 0 0, L_0x600000809500;  alias, 1 drivers
v0x600001138480_0 .var "vpu_valid_reg", 0 0;
L_0x600001218f00 .part v0x600001158360_0, 120, 8;
L_0x600001219040 .part v0x600001158360_0, 112, 8;
L_0x600001218960 .part v0x600001158360_0, 32, 16;
L_0x600001218a00 .part v0x600001158360_0, 104, 8;
L_0x600001218aa0 .concat [ 8 24 0 0], v0x60000113fa80_0, L_0x150098010;
L_0x600001218b40 .cmp/eq 32, L_0x600001218aa0, L_0x150098058;
L_0x600001218be0 .concat [ 8 24 0 0], v0x60000113fb10_0, L_0x1500980a0;
L_0x600001218c80 .cmp/eq 32, L_0x600001218be0, L_0x1500980e8;
L_0x600001218d20 .concat [ 8 24 0 0], v0x60000113f9f0_0, L_0x150098130;
L_0x600001218820 .cmp/eq 32, L_0x600001218d20, L_0x150098178;
L_0x600001218640 .concat [ 8 24 0 0], v0x60000113fa80_0, L_0x1500981c0;
L_0x6000012185a0 .cmp/eq 32, L_0x600001218640, L_0x150098208;
L_0x600001218500 .concat [ 8 24 0 0], v0x60000113fb10_0, L_0x150098250;
L_0x6000012190e0 .cmp/eq 32, L_0x600001218500, L_0x150098298;
L_0x600001219180 .concat [ 8 24 0 0], v0x60000113f9f0_0, L_0x1500982e0;
L_0x600001219220 .cmp/eq 32, L_0x600001219180, L_0x150098328;
L_0x6000012192c0 .cmp/ne 4, v0x60000113fd50_0, L_0x150098370;
L_0x600001219360 .cmp/ne 4, v0x60000113fd50_0, L_0x1500983b8;
L_0x600001219400 .cmp/ne 4, v0x60000113fd50_0, L_0x150098400;
S_0x14966ae50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x1496950f0;
 .timescale 0 0;
v0x60000113d440_0 .var/i "i", 31 0;
S_0x14966aa10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1496a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1496908a0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x1496908e0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x149690920 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x149690960 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x1496909a0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x1496909e0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x149690a20 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x149690a60 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000804540 .functor OR 1, L_0x600001216d00, L_0x600001216da0, C4<0>, C4<0>;
L_0x6000008045b0 .functor AND 1, L_0x600001216e40, v0x600001159680_0, C4<1>, C4<1>;
L_0x600000804620 .functor AND 1, L_0x6000008045b0, L_0x600001216ee0, C4<1>, C4<1>;
L_0x600000804690 .functor OR 1, L_0x600000804540, L_0x600000804620, C4<0>, C4<0>;
L_0x600000804700 .functor BUFZ 1, L_0x600000804690, C4<0>, C4<0>, C4<0>;
L_0x600000804770 .functor AND 1, L_0x600001216f80, L_0x600001217020, C4<1>, C4<1>;
L_0x6000008047e0 .functor AND 1, L_0x600001217200, L_0x6000012172a0, C4<1>, C4<1>;
L_0x600000804850 .functor AND 1, L_0x6000008047e0, L_0x600001217480, C4<1>, C4<1>;
v0x600001126d00_0 .net *"_ivl_101", 0 0, L_0x600001217480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001126d90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x600001126e20_0 .net *"_ivl_39", 0 0, L_0x600001216d00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001126eb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x600001126f40_0 .net *"_ivl_43", 0 0, L_0x600001216da0;  1 drivers
v0x600001126fd0_0 .net *"_ivl_46", 0 0, L_0x600000804540;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001127060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x6000011270f0_0 .net *"_ivl_49", 0 0, L_0x600001216e40;  1 drivers
v0x600001127180_0 .net *"_ivl_52", 0 0, L_0x6000008045b0;  1 drivers
v0x600001127210_0 .net *"_ivl_54", 0 0, L_0x600001216ee0;  1 drivers
v0x6000011272a0_0 .net *"_ivl_56", 0 0, L_0x600000804620;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001127330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x6000011273c0_0 .net *"_ivl_63", 0 0, L_0x600001216f80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001127450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x6000011274e0_0 .net *"_ivl_67", 0 0, L_0x600001217020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001127570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001127600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001127690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x600001127720_0 .net *"_ivl_83", 0 0, L_0x600001217200;  1 drivers
v0x6000011277b0_0 .net *"_ivl_85", 0 0, L_0x6000012172a0;  1 drivers
v0x600001127840_0 .net *"_ivl_88", 0 0, L_0x6000008047e0;  1 drivers
v0x6000011278d0_0 .net *"_ivl_89", 31 0, L_0x600001217340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001127960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000011279f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001127a80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x600001127b10_0 .net *"_ivl_99", 31 0, L_0x6000012173e0;  1 drivers
v0x600001127ba0_0 .net "act_data", 31 0, v0x60000115f060_0;  1 drivers
v0x600001127c30 .array "act_h", 19 0;
v0x600001127c30_0 .net v0x600001127c30 0, 7 0, L_0x600000808fc0; 1 drivers
v0x600001127c30_1 .net v0x600001127c30 1, 7 0, v0x6000011395f0_0; 1 drivers
v0x600001127c30_2 .net v0x600001127c30 2, 7 0, v0x60000113ab50_0; 1 drivers
v0x600001127c30_3 .net v0x600001127c30 3, 7 0, v0x600001134120_0; 1 drivers
v0x600001127c30_4 .net v0x600001127c30 4, 7 0, v0x600001135680_0; 1 drivers
v0x600001127c30_5 .net v0x600001127c30 5, 7 0, L_0x600000808e70; 1 drivers
v0x600001127c30_6 .net v0x600001127c30 6, 7 0, v0x600001136be0_0; 1 drivers
v0x600001127c30_7 .net v0x600001127c30 7, 7 0, v0x6000011301b0_0; 1 drivers
v0x600001127c30_8 .net v0x600001127c30 8, 7 0, v0x600001131710_0; 1 drivers
v0x600001127c30_9 .net v0x600001127c30 9, 7 0, v0x600001132c70_0; 1 drivers
v0x600001127c30_10 .net v0x600001127c30 10, 7 0, L_0x600000808ee0; 1 drivers
v0x600001127c30_11 .net v0x600001127c30 11, 7 0, v0x60000112c240_0; 1 drivers
v0x600001127c30_12 .net v0x600001127c30 12, 7 0, v0x60000112d7a0_0; 1 drivers
v0x600001127c30_13 .net v0x600001127c30 13, 7 0, v0x60000112ed00_0; 1 drivers
v0x600001127c30_14 .net v0x600001127c30 14, 7 0, v0x6000011282d0_0; 1 drivers
v0x600001127c30_15 .net v0x600001127c30 15, 7 0, L_0x600000808d90; 1 drivers
v0x600001127c30_16 .net v0x600001127c30 16, 7 0, v0x600001129830_0; 1 drivers
v0x600001127c30_17 .net v0x600001127c30 17, 7 0, v0x60000112ad90_0; 1 drivers
v0x600001127c30_18 .net v0x600001127c30 18, 7 0, v0x600001124360_0; 1 drivers
v0x600001127c30_19 .net v0x600001127c30 19, 7 0, v0x6000011258c0_0; 1 drivers
v0x600001127cc0_0 .net "act_ready", 0 0, L_0x600001217160;  1 drivers
v0x600001127d50_0 .net "act_valid", 0 0, v0x60000115f180_0;  1 drivers
v0x600001127de0_0 .net "busy", 0 0, L_0x600000804770;  alias, 1 drivers
v0x600001127e70_0 .net "cfg_k_tiles", 15 0, L_0x600001219900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001127f00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x600001120000_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001120090_0 .var "cycle_count", 15 0;
v0x600001120120_0 .var "cycle_count_next", 15 0;
v0x600001138510_5 .array/port v0x600001138510, 5;
v0x6000011201b0 .array "deskew_output", 3 0;
v0x6000011201b0_0 .net v0x6000011201b0 0, 31 0, v0x600001138510_5; 1 drivers
v0x600001138630_3 .array/port v0x600001138630, 3;
v0x6000011201b0_1 .net v0x6000011201b0 1, 31 0, v0x600001138630_3; 1 drivers
v0x600001138750_1 .array/port v0x600001138750, 1;
v0x6000011201b0_2 .net v0x6000011201b0 2, 31 0, v0x600001138750_1; 1 drivers
v0x6000011201b0_3 .net v0x6000011201b0 3, 31 0, L_0x600000804310; 1 drivers
v0x600001120240_0 .net "done", 0 0, L_0x6000012170c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000011202d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x600001120360_0 .net "pe_enable", 0 0, L_0x600000804690;  1 drivers
v0x6000011203f0 .array "psum_bottom", 3 0;
v0x6000011203f0_0 .net v0x6000011203f0 0, 31 0, L_0x600000804000; 1 drivers
v0x6000011203f0_1 .net v0x6000011203f0 1, 31 0, L_0x6000008040e0; 1 drivers
v0x6000011203f0_2 .net v0x6000011203f0 2, 31 0, L_0x6000008041c0; 1 drivers
v0x6000011203f0_3 .net v0x6000011203f0 3, 31 0, L_0x6000008042a0; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001120480 .array "psum_v", 19 0;
v0x600001120480_0 .net v0x600001120480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001120480_1 .net v0x600001120480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001120480_2 .net v0x600001120480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001120480_3 .net v0x600001120480 3, 31 0, L_0x150098640; 1 drivers
v0x600001120480_4 .net v0x600001120480 4, 31 0, v0x600001139b00_0; 1 drivers
v0x600001120480_5 .net v0x600001120480 5, 31 0, v0x60000113b060_0; 1 drivers
v0x600001120480_6 .net v0x600001120480 6, 31 0, v0x600001134630_0; 1 drivers
v0x600001120480_7 .net v0x600001120480 7, 31 0, v0x600001135b90_0; 1 drivers
v0x600001120480_8 .net v0x600001120480 8, 31 0, v0x6000011370f0_0; 1 drivers
v0x600001120480_9 .net v0x600001120480 9, 31 0, v0x6000011306c0_0; 1 drivers
v0x600001120480_10 .net v0x600001120480 10, 31 0, v0x600001131c20_0; 1 drivers
v0x600001120480_11 .net v0x600001120480 11, 31 0, v0x600001133180_0; 1 drivers
v0x600001120480_12 .net v0x600001120480 12, 31 0, v0x60000112c750_0; 1 drivers
v0x600001120480_13 .net v0x600001120480 13, 31 0, v0x60000112dcb0_0; 1 drivers
v0x600001120480_14 .net v0x600001120480 14, 31 0, v0x60000112f210_0; 1 drivers
v0x600001120480_15 .net v0x600001120480 15, 31 0, v0x6000011287e0_0; 1 drivers
v0x600001120480_16 .net v0x600001120480 16, 31 0, v0x600001129d40_0; 1 drivers
v0x600001120480_17 .net v0x600001120480 17, 31 0, v0x60000112b2a0_0; 1 drivers
v0x600001120480_18 .net v0x600001120480 18, 31 0, v0x600001124870_0; 1 drivers
v0x600001120480_19 .net v0x600001120480 19, 31 0, v0x600001125dd0_0; 1 drivers
v0x600001120510_0 .net "result_data", 127 0, L_0x600001216c60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000011205a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x600001120630_0 .net "result_valid", 0 0, L_0x600000804850;  alias, 1 drivers
v0x6000011206c0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001120750_0 .net "skew_enable", 0 0, L_0x600000804700;  1 drivers
v0x6000011207e0 .array "skew_input", 3 0;
v0x6000011207e0_0 .net v0x6000011207e0 0, 7 0, L_0x600001219a40; 1 drivers
v0x6000011207e0_1 .net v0x6000011207e0 1, 7 0, L_0x600001219b80; 1 drivers
v0x6000011207e0_2 .net v0x6000011207e0 2, 7 0, L_0x600001219cc0; 1 drivers
v0x6000011207e0_3 .net v0x6000011207e0 3, 7 0, L_0x600001219e00; 1 drivers
v0x600001120870 .array "skew_output", 3 0;
v0x600001120870_0 .net v0x600001120870 0, 7 0, v0x600001138870_0; 1 drivers
v0x600001120870_1 .net v0x600001120870 1, 7 0, v0x600001138b40_0; 1 drivers
v0x600001120870_2 .net v0x600001120870 2, 7 0, v0x600001138e10_0; 1 drivers
v0x600001120870_3 .net v0x600001120870 3, 7 0, v0x6000011390e0_0; 1 drivers
v0x600001120900_0 .net "start", 0 0, v0x600001159680_0;  1 drivers
v0x600001120990_0 .var "state", 2 0;
v0x600001120a20_0 .var "state_next", 2 0;
v0x600001120ab0_0 .net "weight_load_col", 1 0, v0x60000115ab50_0;  1 drivers
v0x600001120b40_0 .net "weight_load_data", 31 0, L_0x600001217520;  1 drivers
v0x600001120bd0_0 .net "weight_load_en", 0 0, v0x60000115abe0_0;  1 drivers
E_0x600003647840/0 .event anyedge, v0x600001120990_0, v0x600001120090_0, v0x600001120900_0, v0x600001120bd0_0;
E_0x600003647840/1 .event anyedge, v0x600001127e70_0, v0x6000011202d0_0;
E_0x600003647840 .event/or E_0x600003647840/0, E_0x600003647840/1;
L_0x6000012199a0 .part v0x60000115f060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001219a40 .functor MUXZ 8, L_0x150098448, L_0x6000012199a0, v0x60000115f180_0, C4<>;
L_0x600001219ae0 .part v0x60000115f060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001219b80 .functor MUXZ 8, L_0x150098490, L_0x600001219ae0, v0x60000115f180_0, C4<>;
L_0x600001219c20 .part v0x60000115f060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001219cc0 .functor MUXZ 8, L_0x1500984d8, L_0x600001219c20, v0x60000115f180_0, C4<>;
L_0x600001219d60 .part v0x60000115f060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001219e00 .functor MUXZ 8, L_0x150098520, L_0x600001219d60, v0x60000115f180_0, C4<>;
L_0x600001219fe0 .part L_0x600001217520, 0, 8;
L_0x60000121a800 .part L_0x600001217520, 0, 8;
L_0x60000121b020 .part L_0x600001217520, 0, 8;
L_0x60000121b840 .part L_0x600001217520, 0, 8;
L_0x60000121fa20 .part L_0x600001217520, 8, 8;
L_0x60000121f3e0 .part L_0x600001217520, 8, 8;
L_0x60000121ec60 .part L_0x600001217520, 8, 8;
L_0x60000121dd60 .part L_0x600001217520, 8, 8;
L_0x60000121d680 .part L_0x600001217520, 16, 8;
L_0x60000121cd20 .part L_0x600001217520, 16, 8;
L_0x60000121e300 .part L_0x600001217520, 16, 8;
L_0x600001214500 .part L_0x600001217520, 16, 8;
L_0x600001214d20 .part L_0x600001217520, 24, 8;
L_0x600001215540 .part L_0x600001217520, 24, 8;
L_0x600001215d60 .part L_0x600001217520, 24, 8;
L_0x600001216580 .part L_0x600001217520, 24, 8;
L_0x600001216c60 .concat8 [ 32 32 32 32], L_0x600000804380, L_0x6000008043f0, L_0x600000804460, L_0x6000008044d0;
L_0x600001216d00 .cmp/eq 3, v0x600001120990_0, L_0x15009a188;
L_0x600001216da0 .cmp/eq 3, v0x600001120990_0, L_0x15009a1d0;
L_0x600001216e40 .cmp/eq 3, v0x600001120990_0, L_0x15009a218;
L_0x600001216ee0 .reduce/nor v0x60000115abe0_0;
L_0x600001216f80 .cmp/ne 3, v0x600001120990_0, L_0x15009a260;
L_0x600001217020 .cmp/ne 3, v0x600001120990_0, L_0x15009a2a8;
L_0x6000012170c0 .cmp/eq 3, v0x600001120990_0, L_0x15009a2f0;
L_0x600001217160 .cmp/eq 3, v0x600001120990_0, L_0x15009a338;
L_0x600001217200 .cmp/eq 3, v0x600001120990_0, L_0x15009a3c8;
L_0x6000012172a0 .cmp/ge 16, v0x600001120090_0, L_0x15009a380;
L_0x600001217340 .concat [ 16 16 0 0], v0x600001120090_0, L_0x15009a410;
L_0x6000012173e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x600001217480 .cmp/gt 32, L_0x6000012173e0, L_0x600001217340;
S_0x14968bc00 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600000d06500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000d06540 .param/l "col" 1 7 248, +C4<00>;
L_0x600000804000 .functor BUFZ 32, v0x600001129d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1496895b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14968bc00;
 .timescale 0 0;
v0x600001138510 .array "delay_stages", 5 0, 31 0;
v0x6000011385a0_0 .var/i "i", 31 0;
S_0x149686f60 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600000d06580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600000d065c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000008040e0 .functor BUFZ 32, v0x60000112b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x149684910 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x149686f60;
 .timescale 0 0;
v0x600001138630 .array "delay_stages", 3 0, 31 0;
v0x6000011386c0_0 .var/i "i", 31 0;
S_0x1496822c0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600000d06600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000d06640 .param/l "col" 1 7 248, +C4<010>;
L_0x6000008041c0 .functor BUFZ 32, v0x600001124870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14967fc70 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1496822c0;
 .timescale 0 0;
v0x600001138750 .array "delay_stages", 1 0, 31 0;
v0x6000011387e0_0 .var/i "i", 31 0;
S_0x14967d620 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600000d06680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600000d066c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000008042a0 .functor BUFZ 32, v0x600001125dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14967afd0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14967d620;
 .timescale 0 0;
L_0x600000804310 .functor BUFZ 32, L_0x6000008042a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x149678980 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003647ac0 .param/l "row" 1 7 142, +C4<00>;
v0x600001138900_0 .net *"_ivl_1", 7 0, L_0x6000012199a0;  1 drivers
v0x600001138990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x149676330 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x149678980;
 .timescale 0 0;
v0x600001138870_0 .var "out_reg", 7 0;
S_0x149673ce0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003647b40 .param/l "row" 1 7 142, +C4<01>;
v0x600001138bd0_0 .net *"_ivl_1", 7 0, L_0x600001219ae0;  1 drivers
v0x600001138c60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x149671690 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x149673ce0;
 .timescale 0 0;
v0x600001138a20 .array "delay_stages", 0 0, 7 0;
v0x600001138ab0_0 .var/i "i", 31 0;
v0x600001138b40_0 .var "out_reg", 7 0;
S_0x14966f040 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003647bc0 .param/l "row" 1 7 142, +C4<010>;
v0x600001138ea0_0 .net *"_ivl_1", 7 0, L_0x600001219c20;  1 drivers
v0x600001138f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14966c9f0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14966f040;
 .timescale 0 0;
v0x600001138cf0 .array "delay_stages", 1 0, 7 0;
v0x600001138d80_0 .var/i "i", 31 0;
v0x600001138e10_0 .var "out_reg", 7 0;
S_0x149620760 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003647c40 .param/l "row" 1 7 142, +C4<011>;
v0x600001139170_0 .net *"_ivl_1", 7 0, L_0x600001219d60;  1 drivers
v0x600001139200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x1496208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x149620760;
 .timescale 0 0;
v0x600001138fc0 .array "delay_stages", 2 0, 7 0;
v0x600001139050_0 .var/i "i", 31 0;
v0x6000011390e0_0 .var "out_reg", 7 0;
S_0x14960baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003647a80 .param/l "row" 1 7 213, +C4<00>;
S_0x14960bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14960baa0;
 .timescale 0 0;
P_0x600003647d00 .param/l "col" 1 7 214, +C4<00>;
L_0x600000808e00 .functor AND 1, v0x60000115abe0_0, L_0x600001219f40, C4<1>, C4<1>;
L_0x600000808cb0 .functor AND 1, L_0x60000121a120, v0x600001159680_0, C4<1>, C4<1>;
L_0x600000808d20 .functor OR 1, L_0x60000121a080, L_0x600000808cb0, C4<0>, C4<0>;
L_0x600000808bd0 .functor AND 1, L_0x15009a4a0, L_0x600000808d20, C4<1>, C4<1>;
L_0x600000808c40 .functor AND 1, L_0x600000808bd0, L_0x60000121a260, C4<1>, C4<1>;
v0x600001139dd0_0 .net *"_ivl_0", 2 0, L_0x600001219ea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001139e60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x600001139ef0_0 .net *"_ivl_13", 0 0, L_0x60000121a080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001139f80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x60000113a010_0 .net *"_ivl_17", 0 0, L_0x60000121a120;  1 drivers
v0x60000113a0a0_0 .net *"_ivl_20", 0 0, L_0x600000808cb0;  1 drivers
v0x60000113a130_0 .net *"_ivl_22", 0 0, L_0x600000808d20;  1 drivers
v0x60000113a1c0_0 .net *"_ivl_24", 0 0, L_0x600000808bd0;  1 drivers
v0x60000113a250_0 .net *"_ivl_25", 31 0, L_0x60000121a1c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113a2e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113a370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113a400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x60000113a490_0 .net *"_ivl_31", 0 0, L_0x60000121a260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000113a520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x60000113a5b0_0 .net *"_ivl_6", 0 0, L_0x600001219f40;  1 drivers
v0x60000113a640_0 .net "do_clear", 0 0, L_0x600000808c40;  1 drivers
v0x60000113a6d0_0 .net "load_weight", 0 0, L_0x600000808e00;  1 drivers
v0x60000113a760_0 .net "weight_in", 7 0, L_0x600001219fe0;  1 drivers
L_0x600001219ea0 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150098688;
L_0x600001219f40 .cmp/eq 3, L_0x600001219ea0, L_0x1500986d0;
L_0x60000121a080 .cmp/eq 3, v0x600001120990_0, L_0x150098718;
L_0x60000121a120 .cmp/eq 3, v0x600001120990_0, L_0x150098760;
L_0x60000121a1c0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x1500987a8;
L_0x60000121a260 .cmp/eq 32, L_0x60000121a1c0, L_0x1500987f0;
S_0x149619c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14960bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d067c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001139290_0 .net *"_ivl_11", 0 0, L_0x60000121a4e0;  1 drivers
v0x600001139320_0 .net *"_ivl_12", 15 0, L_0x60000121a580;  1 drivers
v0x6000011393b0_0 .net/s *"_ivl_4", 15 0, L_0x60000121a300;  1 drivers
v0x600001139440_0 .net/s *"_ivl_6", 15 0, L_0x60000121a3a0;  1 drivers
v0x6000011394d0_0 .net/s "a_signed", 7 0, v0x600001139680_0;  1 drivers
v0x600001139560_0 .net "act_in", 7 0, L_0x600000808fc0;  alias, 1 drivers
v0x6000011395f0_0 .var "act_out", 7 0;
v0x600001139680_0 .var "act_reg", 7 0;
v0x600001139710_0 .net "clear_acc", 0 0, L_0x600000808c40;  alias, 1 drivers
v0x6000011397a0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001139830_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x6000011398c0_0 .net "load_weight", 0 0, L_0x600000808e00;  alias, 1 drivers
v0x600001139950_0 .net/s "product", 15 0, L_0x60000121a440;  1 drivers
v0x6000011399e0_0 .net/s "product_ext", 31 0, L_0x60000121a620;  1 drivers
v0x600001139a70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x600001139b00_0 .var "psum_out", 31 0;
v0x600001139b90_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001139c20_0 .net/s "w_signed", 7 0, v0x600001139d40_0;  1 drivers
v0x600001139cb0_0 .net "weight_in", 7 0, L_0x600001219fe0;  alias, 1 drivers
v0x600001139d40_0 .var "weight_reg", 7 0;
L_0x60000121a300 .extend/s 16, v0x600001139680_0;
L_0x60000121a3a0 .extend/s 16, v0x600001139d40_0;
L_0x60000121a440 .arith/mult 16, L_0x60000121a300, L_0x60000121a3a0;
L_0x60000121a4e0 .part L_0x60000121a440, 15, 1;
LS_0x60000121a580_0_0 .concat [ 1 1 1 1], L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0;
LS_0x60000121a580_0_4 .concat [ 1 1 1 1], L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0;
LS_0x60000121a580_0_8 .concat [ 1 1 1 1], L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0;
LS_0x60000121a580_0_12 .concat [ 1 1 1 1], L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0, L_0x60000121a4e0;
L_0x60000121a580 .concat [ 4 4 4 4], LS_0x60000121a580_0_0, LS_0x60000121a580_0_4, LS_0x60000121a580_0_8, LS_0x60000121a580_0_12;
L_0x60000121a620 .concat [ 16 16 0 0], L_0x60000121a440, L_0x60000121a580;
S_0x149619db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14960baa0;
 .timescale 0 0;
P_0x600003647e80 .param/l "col" 1 7 214, +C4<01>;
L_0x600000808a10 .functor AND 1, v0x60000115abe0_0, L_0x60000121a760, C4<1>, C4<1>;
L_0x600000808a80 .functor AND 1, L_0x60000121a940, v0x600001159680_0, C4<1>, C4<1>;
L_0x600000808930 .functor OR 1, L_0x60000121a8a0, L_0x600000808a80, C4<0>, C4<0>;
L_0x6000008089a0 .functor AND 1, L_0x15009a4a0, L_0x600000808930, C4<1>, C4<1>;
L_0x600000808850 .functor AND 1, L_0x6000008089a0, L_0x60000121aa80, C4<1>, C4<1>;
v0x60000113b330_0 .net *"_ivl_0", 2 0, L_0x60000121a6c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000113b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x60000113b450_0 .net *"_ivl_13", 0 0, L_0x60000121a8a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000113b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x60000113b570_0 .net *"_ivl_17", 0 0, L_0x60000121a940;  1 drivers
v0x60000113b600_0 .net *"_ivl_20", 0 0, L_0x600000808a80;  1 drivers
v0x60000113b690_0 .net *"_ivl_22", 0 0, L_0x600000808930;  1 drivers
v0x60000113b720_0 .net *"_ivl_24", 0 0, L_0x6000008089a0;  1 drivers
v0x60000113b7b0_0 .net *"_ivl_25", 31 0, L_0x60000121a9e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113b840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113b960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x60000113b9f0_0 .net *"_ivl_31", 0 0, L_0x60000121aa80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000113ba80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x60000113bb10_0 .net *"_ivl_6", 0 0, L_0x60000121a760;  1 drivers
v0x60000113bba0_0 .net "do_clear", 0 0, L_0x600000808850;  1 drivers
v0x60000113bc30_0 .net "load_weight", 0 0, L_0x600000808a10;  1 drivers
v0x60000113bcc0_0 .net "weight_in", 7 0, L_0x60000121a800;  1 drivers
L_0x60000121a6c0 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150098838;
L_0x60000121a760 .cmp/eq 3, L_0x60000121a6c0, L_0x150098880;
L_0x60000121a8a0 .cmp/eq 3, v0x600001120990_0, L_0x1500988c8;
L_0x60000121a940 .cmp/eq 3, v0x600001120990_0, L_0x150098910;
L_0x60000121a9e0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150098958;
L_0x60000121aa80 .cmp/eq 32, L_0x60000121a9e0, L_0x1500989a0;
S_0x14961c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000113a7f0_0 .net *"_ivl_11", 0 0, L_0x60000121ad00;  1 drivers
v0x60000113a880_0 .net *"_ivl_12", 15 0, L_0x60000121ada0;  1 drivers
v0x60000113a910_0 .net/s *"_ivl_4", 15 0, L_0x60000121ab20;  1 drivers
v0x60000113a9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000121abc0;  1 drivers
v0x60000113aa30_0 .net/s "a_signed", 7 0, v0x60000113abe0_0;  1 drivers
v0x60000113aac0_0 .net "act_in", 7 0, v0x6000011395f0_0;  alias, 1 drivers
v0x60000113ab50_0 .var "act_out", 7 0;
v0x60000113abe0_0 .var "act_reg", 7 0;
v0x60000113ac70_0 .net "clear_acc", 0 0, L_0x600000808850;  alias, 1 drivers
v0x60000113ad00_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000113ad90_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x60000113ae20_0 .net "load_weight", 0 0, L_0x600000808a10;  alias, 1 drivers
v0x60000113aeb0_0 .net/s "product", 15 0, L_0x60000121ac60;  1 drivers
v0x60000113af40_0 .net/s "product_ext", 31 0, L_0x60000121ae40;  1 drivers
v0x60000113afd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x60000113b060_0 .var "psum_out", 31 0;
v0x60000113b0f0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000113b180_0 .net/s "w_signed", 7 0, v0x60000113b2a0_0;  1 drivers
v0x60000113b210_0 .net "weight_in", 7 0, L_0x60000121a800;  alias, 1 drivers
v0x60000113b2a0_0 .var "weight_reg", 7 0;
L_0x60000121ab20 .extend/s 16, v0x60000113abe0_0;
L_0x60000121abc0 .extend/s 16, v0x60000113b2a0_0;
L_0x60000121ac60 .arith/mult 16, L_0x60000121ab20, L_0x60000121abc0;
L_0x60000121ad00 .part L_0x60000121ac60, 15, 1;
LS_0x60000121ada0_0_0 .concat [ 1 1 1 1], L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00;
LS_0x60000121ada0_0_4 .concat [ 1 1 1 1], L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00;
LS_0x60000121ada0_0_8 .concat [ 1 1 1 1], L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00;
LS_0x60000121ada0_0_12 .concat [ 1 1 1 1], L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00, L_0x60000121ad00;
L_0x60000121ada0 .concat [ 4 4 4 4], LS_0x60000121ada0_0_0, LS_0x60000121ada0_0_4, LS_0x60000121ada0_0_8, LS_0x60000121ada0_0_12;
L_0x60000121ae40 .concat [ 16 16 0 0], L_0x60000121ac60, L_0x60000121ada0;
S_0x14961c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14960baa0;
 .timescale 0 0;
P_0x600003647f80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000008098f0 .functor AND 1, v0x60000115abe0_0, L_0x60000121af80, C4<1>, C4<1>;
L_0x600000809880 .functor AND 1, L_0x60000121b160, v0x600001159680_0, C4<1>, C4<1>;
L_0x600000809810 .functor OR 1, L_0x60000121b0c0, L_0x600000809880, C4<0>, C4<0>;
L_0x6000008082a0 .functor AND 1, L_0x15009a4a0, L_0x600000809810, C4<1>, C4<1>;
L_0x6000008081c0 .functor AND 1, L_0x6000008082a0, L_0x60000121b2a0, C4<1>, C4<1>;
v0x600001134900_0 .net *"_ivl_0", 3 0, L_0x60000121aee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001134990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x600001134a20_0 .net *"_ivl_13", 0 0, L_0x60000121b0c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001134ab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x600001134b40_0 .net *"_ivl_17", 0 0, L_0x60000121b160;  1 drivers
v0x600001134bd0_0 .net *"_ivl_20", 0 0, L_0x600000809880;  1 drivers
v0x600001134c60_0 .net *"_ivl_22", 0 0, L_0x600000809810;  1 drivers
v0x600001134cf0_0 .net *"_ivl_24", 0 0, L_0x6000008082a0;  1 drivers
v0x600001134d80_0 .net *"_ivl_25", 31 0, L_0x60000121b200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001134e10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001134ea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001134f30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x600001134fc0_0 .net *"_ivl_31", 0 0, L_0x60000121b2a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001135050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x6000011350e0_0 .net *"_ivl_6", 0 0, L_0x60000121af80;  1 drivers
v0x600001135170_0 .net "do_clear", 0 0, L_0x6000008081c0;  1 drivers
v0x600001135200_0 .net "load_weight", 0 0, L_0x6000008098f0;  1 drivers
v0x600001135290_0 .net "weight_in", 7 0, L_0x60000121b020;  1 drivers
L_0x60000121aee0 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x1500989e8;
L_0x60000121af80 .cmp/eq 4, L_0x60000121aee0, L_0x150098a30;
L_0x60000121b0c0 .cmp/eq 3, v0x600001120990_0, L_0x150098a78;
L_0x60000121b160 .cmp/eq 3, v0x600001120990_0, L_0x150098ac0;
L_0x60000121b200 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150098b08;
L_0x60000121b2a0 .cmp/eq 32, L_0x60000121b200, L_0x150098b50;
S_0x14960ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14961c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d068c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000113bd50_0 .net *"_ivl_11", 0 0, L_0x60000121b520;  1 drivers
v0x60000113bde0_0 .net *"_ivl_12", 15 0, L_0x60000121b5c0;  1 drivers
v0x60000113be70_0 .net/s *"_ivl_4", 15 0, L_0x60000121b340;  1 drivers
v0x60000113bf00_0 .net/s *"_ivl_6", 15 0, L_0x60000121b3e0;  1 drivers
v0x600001134000_0 .net/s "a_signed", 7 0, v0x6000011341b0_0;  1 drivers
v0x600001134090_0 .net "act_in", 7 0, v0x60000113ab50_0;  alias, 1 drivers
v0x600001134120_0 .var "act_out", 7 0;
v0x6000011341b0_0 .var "act_reg", 7 0;
v0x600001134240_0 .net "clear_acc", 0 0, L_0x6000008081c0;  alias, 1 drivers
v0x6000011342d0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001134360_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x6000011343f0_0 .net "load_weight", 0 0, L_0x6000008098f0;  alias, 1 drivers
v0x600001134480_0 .net/s "product", 15 0, L_0x60000121b480;  1 drivers
v0x600001134510_0 .net/s "product_ext", 31 0, L_0x60000121b660;  1 drivers
v0x6000011345a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x600001134630_0 .var "psum_out", 31 0;
v0x6000011346c0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001134750_0 .net/s "w_signed", 7 0, v0x600001134870_0;  1 drivers
v0x6000011347e0_0 .net "weight_in", 7 0, L_0x60000121b020;  alias, 1 drivers
v0x600001134870_0 .var "weight_reg", 7 0;
L_0x60000121b340 .extend/s 16, v0x6000011341b0_0;
L_0x60000121b3e0 .extend/s 16, v0x600001134870_0;
L_0x60000121b480 .arith/mult 16, L_0x60000121b340, L_0x60000121b3e0;
L_0x60000121b520 .part L_0x60000121b480, 15, 1;
LS_0x60000121b5c0_0_0 .concat [ 1 1 1 1], L_0x60000121b520, L_0x60000121b520, L_0x60000121b520, L_0x60000121b520;
LS_0x60000121b5c0_0_4 .concat [ 1 1 1 1], L_0x60000121b520, L_0x60000121b520, L_0x60000121b520, L_0x60000121b520;
LS_0x60000121b5c0_0_8 .concat [ 1 1 1 1], L_0x60000121b520, L_0x60000121b520, L_0x60000121b520, L_0x60000121b520;
LS_0x60000121b5c0_0_12 .concat [ 1 1 1 1], L_0x60000121b520, L_0x60000121b520, L_0x60000121b520, L_0x60000121b520;
L_0x60000121b5c0 .concat [ 4 4 4 4], LS_0x60000121b5c0_0_0, LS_0x60000121b5c0_0_4, LS_0x60000121b5c0_0_8, LS_0x60000121b5c0_0_12;
L_0x60000121b660 .concat [ 16 16 0 0], L_0x60000121b480, L_0x60000121b5c0;
S_0x1496100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14960baa0;
 .timescale 0 0;
P_0x600003640040 .param/l "col" 1 7 214, +C4<011>;
L_0x60000080a300 .functor AND 1, v0x60000115abe0_0, L_0x60000121b7a0, C4<1>, C4<1>;
L_0x60000080a370 .functor AND 1, L_0x60000121b980, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080a3e0 .functor OR 1, L_0x60000121b8e0, L_0x60000080a370, C4<0>, C4<0>;
L_0x60000080a450 .functor AND 1, L_0x15009a4a0, L_0x60000080a3e0, C4<1>, C4<1>;
L_0x60000080a4c0 .functor AND 1, L_0x60000080a450, L_0x60000121bac0, C4<1>, C4<1>;
v0x600001135e60_0 .net *"_ivl_0", 3 0, L_0x60000121b700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001135ef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x600001135f80_0 .net *"_ivl_13", 0 0, L_0x60000121b8e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001136010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x6000011360a0_0 .net *"_ivl_17", 0 0, L_0x60000121b980;  1 drivers
v0x600001136130_0 .net *"_ivl_20", 0 0, L_0x60000080a370;  1 drivers
v0x6000011361c0_0 .net *"_ivl_22", 0 0, L_0x60000080a3e0;  1 drivers
v0x600001136250_0 .net *"_ivl_24", 0 0, L_0x60000080a450;  1 drivers
v0x6000011362e0_0 .net *"_ivl_25", 31 0, L_0x60000121ba20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001136370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001136400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001136490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x600001136520_0 .net *"_ivl_31", 0 0, L_0x60000121bac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011365b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x600001136640_0 .net *"_ivl_6", 0 0, L_0x60000121b7a0;  1 drivers
v0x6000011366d0_0 .net "do_clear", 0 0, L_0x60000080a4c0;  1 drivers
v0x600001136760_0 .net "load_weight", 0 0, L_0x60000080a300;  1 drivers
v0x6000011367f0_0 .net "weight_in", 7 0, L_0x60000121b840;  1 drivers
L_0x60000121b700 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150098b98;
L_0x60000121b7a0 .cmp/eq 4, L_0x60000121b700, L_0x150098be0;
L_0x60000121b8e0 .cmp/eq 3, v0x600001120990_0, L_0x150098c28;
L_0x60000121b980 .cmp/eq 3, v0x600001120990_0, L_0x150098c70;
L_0x60000121ba20 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150098cb8;
L_0x60000121bac0 .cmp/eq 32, L_0x60000121ba20, L_0x150098d00;
S_0x149604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1496100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001135320_0 .net *"_ivl_11", 0 0, L_0x60000121bd40;  1 drivers
v0x6000011353b0_0 .net *"_ivl_12", 15 0, L_0x60000121bde0;  1 drivers
v0x600001135440_0 .net/s *"_ivl_4", 15 0, L_0x60000121bb60;  1 drivers
v0x6000011354d0_0 .net/s *"_ivl_6", 15 0, L_0x60000121bc00;  1 drivers
v0x600001135560_0 .net/s "a_signed", 7 0, v0x600001135710_0;  1 drivers
v0x6000011355f0_0 .net "act_in", 7 0, v0x600001134120_0;  alias, 1 drivers
v0x600001135680_0 .var "act_out", 7 0;
v0x600001135710_0 .var "act_reg", 7 0;
v0x6000011357a0_0 .net "clear_acc", 0 0, L_0x60000080a4c0;  alias, 1 drivers
v0x600001135830_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x6000011358c0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001135950_0 .net "load_weight", 0 0, L_0x60000080a300;  alias, 1 drivers
v0x6000011359e0_0 .net/s "product", 15 0, L_0x60000121bca0;  1 drivers
v0x600001135a70_0 .net/s "product_ext", 31 0, L_0x60000121be80;  1 drivers
v0x600001135b00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x600001135b90_0 .var "psum_out", 31 0;
v0x600001135c20_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001135cb0_0 .net/s "w_signed", 7 0, v0x600001135dd0_0;  1 drivers
v0x600001135d40_0 .net "weight_in", 7 0, L_0x60000121b840;  alias, 1 drivers
v0x600001135dd0_0 .var "weight_reg", 7 0;
L_0x60000121bb60 .extend/s 16, v0x600001135710_0;
L_0x60000121bc00 .extend/s 16, v0x600001135dd0_0;
L_0x60000121bca0 .arith/mult 16, L_0x60000121bb60, L_0x60000121bc00;
L_0x60000121bd40 .part L_0x60000121bca0, 15, 1;
LS_0x60000121bde0_0_0 .concat [ 1 1 1 1], L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40;
LS_0x60000121bde0_0_4 .concat [ 1 1 1 1], L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40;
LS_0x60000121bde0_0_8 .concat [ 1 1 1 1], L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40;
LS_0x60000121bde0_0_12 .concat [ 1 1 1 1], L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40, L_0x60000121bd40;
L_0x60000121bde0 .concat [ 4 4 4 4], LS_0x60000121bde0_0_0, LS_0x60000121bde0_0_4, LS_0x60000121bde0_0_8, LS_0x60000121bde0_0_12;
L_0x60000121be80 .concat [ 16 16 0 0], L_0x60000121bca0, L_0x60000121bde0;
S_0x149604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640140 .param/l "row" 1 7 213, +C4<01>;
S_0x149616100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x149604c80;
 .timescale 0 0;
P_0x6000036401c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000080a610 .functor AND 1, v0x60000115abe0_0, L_0x60000121fb60, C4<1>, C4<1>;
L_0x60000080a6f0 .functor AND 1, L_0x60000121fe80, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080a760 .functor OR 1, L_0x60000121f7a0, L_0x60000080a6f0, C4<0>, C4<0>;
L_0x60000080a7d0 .functor AND 1, L_0x15009a4a0, L_0x60000080a760, C4<1>, C4<1>;
L_0x60000080a840 .functor AND 1, L_0x60000080a7d0, L_0x60000121fd40, C4<1>, C4<1>;
v0x6000011373c0_0 .net *"_ivl_0", 2 0, L_0x60000121bf20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001137450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x6000011374e0_0 .net *"_ivl_13", 0 0, L_0x60000121f7a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001137570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x600001137600_0 .net *"_ivl_17", 0 0, L_0x60000121fe80;  1 drivers
v0x600001137690_0 .net *"_ivl_20", 0 0, L_0x60000080a6f0;  1 drivers
v0x600001137720_0 .net *"_ivl_22", 0 0, L_0x60000080a760;  1 drivers
v0x6000011377b0_0 .net *"_ivl_24", 0 0, L_0x60000080a7d0;  1 drivers
v0x600001137840_0 .net *"_ivl_25", 31 0, L_0x60000121f660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011378d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001137960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011379f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x600001137a80_0 .net *"_ivl_31", 0 0, L_0x60000121fd40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001137b10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x600001137ba0_0 .net *"_ivl_6", 0 0, L_0x60000121fb60;  1 drivers
v0x600001137c30_0 .net "do_clear", 0 0, L_0x60000080a840;  1 drivers
v0x600001137cc0_0 .net "load_weight", 0 0, L_0x60000080a610;  1 drivers
v0x600001137d50_0 .net "weight_in", 7 0, L_0x60000121fa20;  1 drivers
L_0x60000121bf20 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150098d48;
L_0x60000121fb60 .cmp/eq 3, L_0x60000121bf20, L_0x150098d90;
L_0x60000121f7a0 .cmp/eq 3, v0x600001120990_0, L_0x150098dd8;
L_0x60000121fe80 .cmp/eq 3, v0x600001120990_0, L_0x150098e20;
L_0x60000121f660 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150098e68;
L_0x60000121fd40 .cmp/eq 32, L_0x60000121f660, L_0x150098eb0;
S_0x149616270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149616100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001136880_0 .net *"_ivl_11", 0 0, L_0x60000121fac0;  1 drivers
v0x600001136910_0 .net *"_ivl_12", 15 0, L_0x60000121f2a0;  1 drivers
v0x6000011369a0_0 .net/s *"_ivl_4", 15 0, L_0x60000121f520;  1 drivers
v0x600001136a30_0 .net/s *"_ivl_6", 15 0, L_0x60000121fc00;  1 drivers
v0x600001136ac0_0 .net/s "a_signed", 7 0, v0x600001136c70_0;  1 drivers
v0x600001136b50_0 .net "act_in", 7 0, L_0x600000808e70;  alias, 1 drivers
v0x600001136be0_0 .var "act_out", 7 0;
v0x600001136c70_0 .var "act_reg", 7 0;
v0x600001136d00_0 .net "clear_acc", 0 0, L_0x60000080a840;  alias, 1 drivers
v0x600001136d90_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001136e20_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001136eb0_0 .net "load_weight", 0 0, L_0x60000080a610;  alias, 1 drivers
v0x600001136f40_0 .net/s "product", 15 0, L_0x60000121f200;  1 drivers
v0x600001136fd0_0 .net/s "product_ext", 31 0, L_0x60000121f980;  1 drivers
v0x600001137060_0 .net "psum_in", 31 0, v0x600001139b00_0;  alias, 1 drivers
v0x6000011370f0_0 .var "psum_out", 31 0;
v0x600001137180_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001137210_0 .net/s "w_signed", 7 0, v0x600001137330_0;  1 drivers
v0x6000011372a0_0 .net "weight_in", 7 0, L_0x60000121fa20;  alias, 1 drivers
v0x600001137330_0 .var "weight_reg", 7 0;
L_0x60000121f520 .extend/s 16, v0x600001136c70_0;
L_0x60000121fc00 .extend/s 16, v0x600001137330_0;
L_0x60000121f200 .arith/mult 16, L_0x60000121f520, L_0x60000121fc00;
L_0x60000121fac0 .part L_0x60000121f200, 15, 1;
LS_0x60000121f2a0_0_0 .concat [ 1 1 1 1], L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0;
LS_0x60000121f2a0_0_4 .concat [ 1 1 1 1], L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0;
LS_0x60000121f2a0_0_8 .concat [ 1 1 1 1], L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0;
LS_0x60000121f2a0_0_12 .concat [ 1 1 1 1], L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0, L_0x60000121fac0;
L_0x60000121f2a0 .concat [ 4 4 4 4], LS_0x60000121f2a0_0_0, LS_0x60000121f2a0_0_4, LS_0x60000121f2a0_0_8, LS_0x60000121f2a0_0_12;
L_0x60000121f980 .concat [ 16 16 0 0], L_0x60000121f200, L_0x60000121f2a0;
S_0x149697360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x149604c80;
 .timescale 0 0;
P_0x600003640000 .param/l "col" 1 7 214, +C4<01>;
L_0x60000080a990 .functor AND 1, v0x60000115abe0_0, L_0x60000121f840, C4<1>, C4<1>;
L_0x60000080aa00 .functor AND 1, L_0x60000121f480, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080aa70 .functor OR 1, L_0x60000121f700, L_0x60000080aa00, C4<0>, C4<0>;
L_0x60000080aae0 .functor AND 1, L_0x15009a4a0, L_0x60000080aa70, C4<1>, C4<1>;
L_0x60000080ab50 .functor AND 1, L_0x60000080aae0, L_0x60000121f0c0, C4<1>, C4<1>;
v0x600001130990_0 .net *"_ivl_0", 2 0, L_0x60000121f340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001130a20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x600001130ab0_0 .net *"_ivl_13", 0 0, L_0x60000121f700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001130b40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x600001130bd0_0 .net *"_ivl_17", 0 0, L_0x60000121f480;  1 drivers
v0x600001130c60_0 .net *"_ivl_20", 0 0, L_0x60000080aa00;  1 drivers
v0x600001130cf0_0 .net *"_ivl_22", 0 0, L_0x60000080aa70;  1 drivers
v0x600001130d80_0 .net *"_ivl_24", 0 0, L_0x60000080aae0;  1 drivers
v0x600001130e10_0 .net *"_ivl_25", 31 0, L_0x60000121f5c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001130ea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001130f30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001130fc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x600001131050_0 .net *"_ivl_31", 0 0, L_0x60000121f0c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011310e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x600001131170_0 .net *"_ivl_6", 0 0, L_0x60000121f840;  1 drivers
v0x600001131200_0 .net "do_clear", 0 0, L_0x60000080ab50;  1 drivers
v0x600001131290_0 .net "load_weight", 0 0, L_0x60000080a990;  1 drivers
v0x600001131320_0 .net "weight_in", 7 0, L_0x60000121f3e0;  1 drivers
L_0x60000121f340 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150098ef8;
L_0x60000121f840 .cmp/eq 3, L_0x60000121f340, L_0x150098f40;
L_0x60000121f700 .cmp/eq 3, v0x600001120990_0, L_0x150098f88;
L_0x60000121f480 .cmp/eq 3, v0x600001120990_0, L_0x150098fd0;
L_0x60000121f5c0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099018;
L_0x60000121f0c0 .cmp/eq 32, L_0x60000121f5c0, L_0x150099060;
S_0x1496974d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149697360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001137de0_0 .net *"_ivl_11", 0 0, L_0x60000121ee40;  1 drivers
v0x600001137e70_0 .net *"_ivl_12", 15 0, L_0x60000121eee0;  1 drivers
v0x600001137f00_0 .net/s *"_ivl_4", 15 0, L_0x60000121f160;  1 drivers
v0x600001130000_0 .net/s *"_ivl_6", 15 0, L_0x60000121ef80;  1 drivers
v0x600001130090_0 .net/s "a_signed", 7 0, v0x600001130240_0;  1 drivers
v0x600001130120_0 .net "act_in", 7 0, v0x600001136be0_0;  alias, 1 drivers
v0x6000011301b0_0 .var "act_out", 7 0;
v0x600001130240_0 .var "act_reg", 7 0;
v0x6000011302d0_0 .net "clear_acc", 0 0, L_0x60000080ab50;  alias, 1 drivers
v0x600001130360_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x6000011303f0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001130480_0 .net "load_weight", 0 0, L_0x60000080a990;  alias, 1 drivers
v0x600001130510_0 .net/s "product", 15 0, L_0x60000121f020;  1 drivers
v0x6000011305a0_0 .net/s "product_ext", 31 0, L_0x60000121ed00;  1 drivers
v0x600001130630_0 .net "psum_in", 31 0, v0x60000113b060_0;  alias, 1 drivers
v0x6000011306c0_0 .var "psum_out", 31 0;
v0x600001130750_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x6000011307e0_0 .net/s "w_signed", 7 0, v0x600001130900_0;  1 drivers
v0x600001130870_0 .net "weight_in", 7 0, L_0x60000121f3e0;  alias, 1 drivers
v0x600001130900_0 .var "weight_reg", 7 0;
L_0x60000121f160 .extend/s 16, v0x600001130240_0;
L_0x60000121ef80 .extend/s 16, v0x600001130900_0;
L_0x60000121f020 .arith/mult 16, L_0x60000121f160, L_0x60000121ef80;
L_0x60000121ee40 .part L_0x60000121f020, 15, 1;
LS_0x60000121eee0_0_0 .concat [ 1 1 1 1], L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40;
LS_0x60000121eee0_0_4 .concat [ 1 1 1 1], L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40;
LS_0x60000121eee0_0_8 .concat [ 1 1 1 1], L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40;
LS_0x60000121eee0_0_12 .concat [ 1 1 1 1], L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40, L_0x60000121ee40;
L_0x60000121eee0 .concat [ 4 4 4 4], LS_0x60000121eee0_0_0, LS_0x60000121eee0_0_4, LS_0x60000121eee0_0_8, LS_0x60000121eee0_0_12;
L_0x60000121ed00 .concat [ 16 16 0 0], L_0x60000121f020, L_0x60000121eee0;
S_0x1496919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x149604c80;
 .timescale 0 0;
P_0x600003640380 .param/l "col" 1 7 214, +C4<010>;
L_0x60000080aca0 .functor AND 1, v0x60000115abe0_0, L_0x60000121ebc0, C4<1>, C4<1>;
L_0x60000080a680 .functor AND 1, L_0x60000121eb20, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080ad10 .functor OR 1, L_0x60000121ea80, L_0x60000080a680, C4<0>, C4<0>;
L_0x60000080ad80 .functor AND 1, L_0x15009a4a0, L_0x60000080ad10, C4<1>, C4<1>;
L_0x60000080adf0 .functor AND 1, L_0x60000080ad80, L_0x60000121e9e0, C4<1>, C4<1>;
v0x600001131ef0_0 .net *"_ivl_0", 3 0, L_0x60000121eda0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001131f80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x600001132010_0 .net *"_ivl_13", 0 0, L_0x60000121ea80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011320a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x600001132130_0 .net *"_ivl_17", 0 0, L_0x60000121eb20;  1 drivers
v0x6000011321c0_0 .net *"_ivl_20", 0 0, L_0x60000080a680;  1 drivers
v0x600001132250_0 .net *"_ivl_22", 0 0, L_0x60000080ad10;  1 drivers
v0x6000011322e0_0 .net *"_ivl_24", 0 0, L_0x60000080ad80;  1 drivers
v0x600001132370_0 .net *"_ivl_25", 31 0, L_0x60000121e940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001132400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001132490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001132520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x6000011325b0_0 .net *"_ivl_31", 0 0, L_0x60000121e9e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001132640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x6000011326d0_0 .net *"_ivl_6", 0 0, L_0x60000121ebc0;  1 drivers
v0x600001132760_0 .net "do_clear", 0 0, L_0x60000080adf0;  1 drivers
v0x6000011327f0_0 .net "load_weight", 0 0, L_0x60000080aca0;  1 drivers
v0x600001132880_0 .net "weight_in", 7 0, L_0x60000121ec60;  1 drivers
L_0x60000121eda0 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x1500990a8;
L_0x60000121ebc0 .cmp/eq 4, L_0x60000121eda0, L_0x1500990f0;
L_0x60000121ea80 .cmp/eq 3, v0x600001120990_0, L_0x150099138;
L_0x60000121eb20 .cmp/eq 3, v0x600001120990_0, L_0x150099180;
L_0x60000121e940 .concat [ 16 16 0 0], v0x600001120090_0, L_0x1500991c8;
L_0x60000121e9e0 .cmp/eq 32, L_0x60000121e940, L_0x150099210;
S_0x149691b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1496919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000011313b0_0 .net *"_ivl_11", 0 0, L_0x60000121e1c0;  1 drivers
v0x600001131440_0 .net *"_ivl_12", 15 0, L_0x60000121dfe0;  1 drivers
v0x6000011314d0_0 .net/s *"_ivl_4", 15 0, L_0x60000121e620;  1 drivers
v0x600001131560_0 .net/s *"_ivl_6", 15 0, L_0x60000121e6c0;  1 drivers
v0x6000011315f0_0 .net/s "a_signed", 7 0, v0x6000011317a0_0;  1 drivers
v0x600001131680_0 .net "act_in", 7 0, v0x6000011301b0_0;  alias, 1 drivers
v0x600001131710_0 .var "act_out", 7 0;
v0x6000011317a0_0 .var "act_reg", 7 0;
v0x600001131830_0 .net "clear_acc", 0 0, L_0x60000080adf0;  alias, 1 drivers
v0x6000011318c0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001131950_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x6000011319e0_0 .net "load_weight", 0 0, L_0x60000080aca0;  alias, 1 drivers
v0x600001131a70_0 .net/s "product", 15 0, L_0x60000121e120;  1 drivers
v0x600001131b00_0 .net/s "product_ext", 31 0, L_0x60000121e080;  1 drivers
v0x600001131b90_0 .net "psum_in", 31 0, v0x600001134630_0;  alias, 1 drivers
v0x600001131c20_0 .var "psum_out", 31 0;
v0x600001131cb0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001131d40_0 .net/s "w_signed", 7 0, v0x600001131e60_0;  1 drivers
v0x600001131dd0_0 .net "weight_in", 7 0, L_0x60000121ec60;  alias, 1 drivers
v0x600001131e60_0 .var "weight_reg", 7 0;
L_0x60000121e620 .extend/s 16, v0x6000011317a0_0;
L_0x60000121e6c0 .extend/s 16, v0x600001131e60_0;
L_0x60000121e120 .arith/mult 16, L_0x60000121e620, L_0x60000121e6c0;
L_0x60000121e1c0 .part L_0x60000121e120, 15, 1;
LS_0x60000121dfe0_0_0 .concat [ 1 1 1 1], L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0;
LS_0x60000121dfe0_0_4 .concat [ 1 1 1 1], L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0;
LS_0x60000121dfe0_0_8 .concat [ 1 1 1 1], L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0;
LS_0x60000121dfe0_0_12 .concat [ 1 1 1 1], L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0, L_0x60000121e1c0;
L_0x60000121dfe0 .concat [ 4 4 4 4], LS_0x60000121dfe0_0_0, LS_0x60000121dfe0_0_4, LS_0x60000121dfe0_0_8, LS_0x60000121dfe0_0_12;
L_0x60000121e080 .concat [ 16 16 0 0], L_0x60000121e120, L_0x60000121dfe0;
S_0x14968f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x149604c80;
 .timescale 0 0;
P_0x600003640480 .param/l "col" 1 7 214, +C4<011>;
L_0x60000080af40 .functor AND 1, v0x60000115abe0_0, L_0x60000121df40, C4<1>, C4<1>;
L_0x60000080afb0 .functor AND 1, L_0x60000121dc20, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080b020 .functor OR 1, L_0x60000121de00, L_0x60000080afb0, C4<0>, C4<0>;
L_0x60000080b090 .functor AND 1, L_0x15009a4a0, L_0x60000080b020, C4<1>, C4<1>;
L_0x60000080b100 .functor AND 1, L_0x60000080b090, L_0x60000121dae0, C4<1>, C4<1>;
v0x600001133450_0 .net *"_ivl_0", 3 0, L_0x60000121dea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011334e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x600001133570_0 .net *"_ivl_13", 0 0, L_0x60000121de00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001133600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x600001133690_0 .net *"_ivl_17", 0 0, L_0x60000121dc20;  1 drivers
v0x600001133720_0 .net *"_ivl_20", 0 0, L_0x60000080afb0;  1 drivers
v0x6000011337b0_0 .net *"_ivl_22", 0 0, L_0x60000080b020;  1 drivers
v0x600001133840_0 .net *"_ivl_24", 0 0, L_0x60000080b090;  1 drivers
v0x6000011338d0_0 .net *"_ivl_25", 31 0, L_0x60000121dcc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001133960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011339f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001133a80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x600001133b10_0 .net *"_ivl_31", 0 0, L_0x60000121dae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001133ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x600001133c30_0 .net *"_ivl_6", 0 0, L_0x60000121df40;  1 drivers
v0x600001133cc0_0 .net "do_clear", 0 0, L_0x60000080b100;  1 drivers
v0x600001133d50_0 .net "load_weight", 0 0, L_0x60000080af40;  1 drivers
v0x600001133de0_0 .net "weight_in", 7 0, L_0x60000121dd60;  1 drivers
L_0x60000121dea0 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150099258;
L_0x60000121df40 .cmp/eq 4, L_0x60000121dea0, L_0x1500992a0;
L_0x60000121de00 .cmp/eq 3, v0x600001120990_0, L_0x1500992e8;
L_0x60000121dc20 .cmp/eq 3, v0x600001120990_0, L_0x150099330;
L_0x60000121dcc0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099378;
L_0x60000121dae0 .cmp/eq 32, L_0x60000121dcc0, L_0x1500993c0;
S_0x14968f4c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14968f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001132910_0 .net *"_ivl_11", 0 0, L_0x60000121d860;  1 drivers
v0x6000011329a0_0 .net *"_ivl_12", 15 0, L_0x60000121d900;  1 drivers
v0x600001132a30_0 .net/s *"_ivl_4", 15 0, L_0x60000121db80;  1 drivers
v0x600001132ac0_0 .net/s *"_ivl_6", 15 0, L_0x60000121d9a0;  1 drivers
v0x600001132b50_0 .net/s "a_signed", 7 0, v0x600001132d00_0;  1 drivers
v0x600001132be0_0 .net "act_in", 7 0, v0x600001131710_0;  alias, 1 drivers
v0x600001132c70_0 .var "act_out", 7 0;
v0x600001132d00_0 .var "act_reg", 7 0;
v0x600001132d90_0 .net "clear_acc", 0 0, L_0x60000080b100;  alias, 1 drivers
v0x600001132e20_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001132eb0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001132f40_0 .net "load_weight", 0 0, L_0x60000080af40;  alias, 1 drivers
v0x600001132fd0_0 .net/s "product", 15 0, L_0x60000121da40;  1 drivers
v0x600001133060_0 .net/s "product_ext", 31 0, L_0x60000121d720;  1 drivers
v0x6000011330f0_0 .net "psum_in", 31 0, v0x600001135b90_0;  alias, 1 drivers
v0x600001133180_0 .var "psum_out", 31 0;
v0x600001133210_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x6000011332a0_0 .net/s "w_signed", 7 0, v0x6000011333c0_0;  1 drivers
v0x600001133330_0 .net "weight_in", 7 0, L_0x60000121dd60;  alias, 1 drivers
v0x6000011333c0_0 .var "weight_reg", 7 0;
L_0x60000121db80 .extend/s 16, v0x600001132d00_0;
L_0x60000121d9a0 .extend/s 16, v0x6000011333c0_0;
L_0x60000121da40 .arith/mult 16, L_0x60000121db80, L_0x60000121d9a0;
L_0x60000121d860 .part L_0x60000121da40, 15, 1;
LS_0x60000121d900_0_0 .concat [ 1 1 1 1], L_0x60000121d860, L_0x60000121d860, L_0x60000121d860, L_0x60000121d860;
LS_0x60000121d900_0_4 .concat [ 1 1 1 1], L_0x60000121d860, L_0x60000121d860, L_0x60000121d860, L_0x60000121d860;
LS_0x60000121d900_0_8 .concat [ 1 1 1 1], L_0x60000121d860, L_0x60000121d860, L_0x60000121d860, L_0x60000121d860;
LS_0x60000121d900_0_12 .concat [ 1 1 1 1], L_0x60000121d860, L_0x60000121d860, L_0x60000121d860, L_0x60000121d860;
L_0x60000121d900 .concat [ 4 4 4 4], LS_0x60000121d900_0_0, LS_0x60000121d900_0_4, LS_0x60000121d900_0_8, LS_0x60000121d900_0_12;
L_0x60000121d720 .concat [ 16 16 0 0], L_0x60000121da40, L_0x60000121d900;
S_0x14968cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640580 .param/l "row" 1 7 213, +C4<010>;
S_0x14968ce70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14968cd00;
 .timescale 0 0;
P_0x600003640600 .param/l "col" 1 7 214, +C4<00>;
L_0x60000080b250 .functor AND 1, v0x60000115abe0_0, L_0x60000121d5e0, C4<1>, C4<1>;
L_0x60000080b2c0 .functor AND 1, L_0x60000121d540, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080b330 .functor OR 1, L_0x60000121d4a0, L_0x60000080b2c0, C4<0>, C4<0>;
L_0x60000080b3a0 .functor AND 1, L_0x15009a4a0, L_0x60000080b330, C4<1>, C4<1>;
L_0x60000080b410 .functor AND 1, L_0x60000080b3a0, L_0x60000121d400, C4<1>, C4<1>;
v0x60000112ca20_0 .net *"_ivl_0", 2 0, L_0x60000121d7c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000112cab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x60000112cb40_0 .net *"_ivl_13", 0 0, L_0x60000121d4a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x60000112cc60_0 .net *"_ivl_17", 0 0, L_0x60000121d540;  1 drivers
v0x60000112ccf0_0 .net *"_ivl_20", 0 0, L_0x60000080b2c0;  1 drivers
v0x60000112cd80_0 .net *"_ivl_22", 0 0, L_0x60000080b330;  1 drivers
v0x60000112ce10_0 .net *"_ivl_24", 0 0, L_0x60000080b3a0;  1 drivers
v0x60000112cea0_0 .net *"_ivl_25", 31 0, L_0x60000121d360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112cf30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000112d050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x60000112d0e0_0 .net *"_ivl_31", 0 0, L_0x60000121d400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112d170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x60000112d200_0 .net *"_ivl_6", 0 0, L_0x60000121d5e0;  1 drivers
v0x60000112d290_0 .net "do_clear", 0 0, L_0x60000080b410;  1 drivers
v0x60000112d320_0 .net "load_weight", 0 0, L_0x60000080b250;  1 drivers
v0x60000112d3b0_0 .net "weight_in", 7 0, L_0x60000121d680;  1 drivers
L_0x60000121d7c0 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150099408;
L_0x60000121d5e0 .cmp/eq 3, L_0x60000121d7c0, L_0x150099450;
L_0x60000121d4a0 .cmp/eq 3, v0x600001120990_0, L_0x150099498;
L_0x60000121d540 .cmp/eq 3, v0x600001120990_0, L_0x1500994e0;
L_0x60000121d360 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099528;
L_0x60000121d400 .cmp/eq 32, L_0x60000121d360, L_0x150099570;
S_0x14968a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14968ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001133e70_0 .net *"_ivl_11", 0 0, L_0x60000121d180;  1 drivers
v0x600001133f00_0 .net *"_ivl_12", 15 0, L_0x60000121cfa0;  1 drivers
v0x60000112c000_0 .net/s *"_ivl_4", 15 0, L_0x60000121d220;  1 drivers
v0x60000112c090_0 .net/s *"_ivl_6", 15 0, L_0x60000121d2c0;  1 drivers
v0x60000112c120_0 .net/s "a_signed", 7 0, v0x60000112c2d0_0;  1 drivers
v0x60000112c1b0_0 .net "act_in", 7 0, L_0x600000808ee0;  alias, 1 drivers
v0x60000112c240_0 .var "act_out", 7 0;
v0x60000112c2d0_0 .var "act_reg", 7 0;
v0x60000112c360_0 .net "clear_acc", 0 0, L_0x60000080b410;  alias, 1 drivers
v0x60000112c3f0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000112c480_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x60000112c510_0 .net "load_weight", 0 0, L_0x60000080b250;  alias, 1 drivers
v0x60000112c5a0_0 .net/s "product", 15 0, L_0x60000121d0e0;  1 drivers
v0x60000112c630_0 .net/s "product_ext", 31 0, L_0x60000121d040;  1 drivers
v0x60000112c6c0_0 .net "psum_in", 31 0, v0x6000011370f0_0;  alias, 1 drivers
v0x60000112c750_0 .var "psum_out", 31 0;
v0x60000112c7e0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000112c870_0 .net/s "w_signed", 7 0, v0x60000112c990_0;  1 drivers
v0x60000112c900_0 .net "weight_in", 7 0, L_0x60000121d680;  alias, 1 drivers
v0x60000112c990_0 .var "weight_reg", 7 0;
L_0x60000121d220 .extend/s 16, v0x60000112c2d0_0;
L_0x60000121d2c0 .extend/s 16, v0x60000112c990_0;
L_0x60000121d0e0 .arith/mult 16, L_0x60000121d220, L_0x60000121d2c0;
L_0x60000121d180 .part L_0x60000121d0e0, 15, 1;
LS_0x60000121cfa0_0_0 .concat [ 1 1 1 1], L_0x60000121d180, L_0x60000121d180, L_0x60000121d180, L_0x60000121d180;
LS_0x60000121cfa0_0_4 .concat [ 1 1 1 1], L_0x60000121d180, L_0x60000121d180, L_0x60000121d180, L_0x60000121d180;
LS_0x60000121cfa0_0_8 .concat [ 1 1 1 1], L_0x60000121d180, L_0x60000121d180, L_0x60000121d180, L_0x60000121d180;
LS_0x60000121cfa0_0_12 .concat [ 1 1 1 1], L_0x60000121d180, L_0x60000121d180, L_0x60000121d180, L_0x60000121d180;
L_0x60000121cfa0 .concat [ 4 4 4 4], LS_0x60000121cfa0_0_0, LS_0x60000121cfa0_0_4, LS_0x60000121cfa0_0_8, LS_0x60000121cfa0_0_12;
L_0x60000121d040 .concat [ 16 16 0 0], L_0x60000121d0e0, L_0x60000121cfa0;
S_0x14968a820 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14968cd00;
 .timescale 0 0;
P_0x600003640700 .param/l "col" 1 7 214, +C4<01>;
L_0x60000080b560 .functor AND 1, v0x60000115abe0_0, L_0x60000121cf00, C4<1>, C4<1>;
L_0x60000080b5d0 .functor AND 1, L_0x60000121cbe0, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080b640 .functor OR 1, L_0x60000121cdc0, L_0x60000080b5d0, C4<0>, C4<0>;
L_0x60000080b6b0 .functor AND 1, L_0x15009a4a0, L_0x60000080b640, C4<1>, C4<1>;
L_0x60000080b720 .functor AND 1, L_0x60000080b6b0, L_0x60000121caa0, C4<1>, C4<1>;
v0x60000112df80_0 .net *"_ivl_0", 2 0, L_0x60000121ce60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000112e010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x60000112e0a0_0 .net *"_ivl_13", 0 0, L_0x60000121cdc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112e130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x60000112e1c0_0 .net *"_ivl_17", 0 0, L_0x60000121cbe0;  1 drivers
v0x60000112e250_0 .net *"_ivl_20", 0 0, L_0x60000080b5d0;  1 drivers
v0x60000112e2e0_0 .net *"_ivl_22", 0 0, L_0x60000080b640;  1 drivers
v0x60000112e370_0 .net *"_ivl_24", 0 0, L_0x60000080b6b0;  1 drivers
v0x60000112e400_0 .net *"_ivl_25", 31 0, L_0x60000121cc80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112e490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112e520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000112e5b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x60000112e640_0 .net *"_ivl_31", 0 0, L_0x60000121caa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000112e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x60000112e760_0 .net *"_ivl_6", 0 0, L_0x60000121cf00;  1 drivers
v0x60000112e7f0_0 .net "do_clear", 0 0, L_0x60000080b720;  1 drivers
v0x60000112e880_0 .net "load_weight", 0 0, L_0x60000080b560;  1 drivers
v0x60000112e910_0 .net "weight_in", 7 0, L_0x60000121cd20;  1 drivers
L_0x60000121ce60 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x1500995b8;
L_0x60000121cf00 .cmp/eq 3, L_0x60000121ce60, L_0x150099600;
L_0x60000121cdc0 .cmp/eq 3, v0x600001120990_0, L_0x150099648;
L_0x60000121cbe0 .cmp/eq 3, v0x600001120990_0, L_0x150099690;
L_0x60000121cc80 .concat [ 16 16 0 0], v0x600001120090_0, L_0x1500996d8;
L_0x60000121caa0 .cmp/eq 32, L_0x60000121cc80, L_0x150099720;
S_0x149688060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14968a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d069c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000112d440_0 .net *"_ivl_11", 0 0, L_0x60000121e4e0;  1 drivers
v0x60000112d4d0_0 .net *"_ivl_12", 15 0, L_0x60000121e580;  1 drivers
v0x60000112d560_0 .net/s *"_ivl_4", 15 0, L_0x60000121cb40;  1 drivers
v0x60000112d5f0_0 .net/s *"_ivl_6", 15 0, L_0x60000121c960;  1 drivers
v0x60000112d680_0 .net/s "a_signed", 7 0, v0x60000112d830_0;  1 drivers
v0x60000112d710_0 .net "act_in", 7 0, v0x60000112c240_0;  alias, 1 drivers
v0x60000112d7a0_0 .var "act_out", 7 0;
v0x60000112d830_0 .var "act_reg", 7 0;
v0x60000112d8c0_0 .net "clear_acc", 0 0, L_0x60000080b720;  alias, 1 drivers
v0x60000112d950_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000112d9e0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x60000112da70_0 .net "load_weight", 0 0, L_0x60000080b560;  alias, 1 drivers
v0x60000112db00_0 .net/s "product", 15 0, L_0x60000121ca00;  1 drivers
v0x60000112db90_0 .net/s "product_ext", 31 0, L_0x60000121e3a0;  1 drivers
v0x60000112dc20_0 .net "psum_in", 31 0, v0x6000011306c0_0;  alias, 1 drivers
v0x60000112dcb0_0 .var "psum_out", 31 0;
v0x60000112dd40_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000112ddd0_0 .net/s "w_signed", 7 0, v0x60000112def0_0;  1 drivers
v0x60000112de60_0 .net "weight_in", 7 0, L_0x60000121cd20;  alias, 1 drivers
v0x60000112def0_0 .var "weight_reg", 7 0;
L_0x60000121cb40 .extend/s 16, v0x60000112d830_0;
L_0x60000121c960 .extend/s 16, v0x60000112def0_0;
L_0x60000121ca00 .arith/mult 16, L_0x60000121cb40, L_0x60000121c960;
L_0x60000121e4e0 .part L_0x60000121ca00, 15, 1;
LS_0x60000121e580_0_0 .concat [ 1 1 1 1], L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0;
LS_0x60000121e580_0_4 .concat [ 1 1 1 1], L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0;
LS_0x60000121e580_0_8 .concat [ 1 1 1 1], L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0;
LS_0x60000121e580_0_12 .concat [ 1 1 1 1], L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0, L_0x60000121e4e0;
L_0x60000121e580 .concat [ 4 4 4 4], LS_0x60000121e580_0_0, LS_0x60000121e580_0_4, LS_0x60000121e580_0_8, LS_0x60000121e580_0_12;
L_0x60000121e3a0 .concat [ 16 16 0 0], L_0x60000121ca00, L_0x60000121e580;
S_0x1496881d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14968cd00;
 .timescale 0 0;
P_0x600003640800 .param/l "col" 1 7 214, +C4<010>;
L_0x60000080b870 .functor AND 1, v0x60000115abe0_0, L_0x60000121e260, C4<1>, C4<1>;
L_0x60000080b8e0 .functor AND 1, L_0x60000121c820, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080b950 .functor OR 1, L_0x60000121c6e0, L_0x60000080b8e0, C4<0>, C4<0>;
L_0x60000080b9c0 .functor AND 1, L_0x15009a4a0, L_0x60000080b950, C4<1>, C4<1>;
L_0x60000080ba30 .functor AND 1, L_0x60000080b9c0, L_0x60000121f8e0, C4<1>, C4<1>;
v0x60000112f4e0_0 .net *"_ivl_0", 3 0, L_0x60000121e440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000112f570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x60000112f600_0 .net *"_ivl_13", 0 0, L_0x60000121c6e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112f690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x60000112f720_0 .net *"_ivl_17", 0 0, L_0x60000121c820;  1 drivers
v0x60000112f7b0_0 .net *"_ivl_20", 0 0, L_0x60000080b8e0;  1 drivers
v0x60000112f840_0 .net *"_ivl_22", 0 0, L_0x60000080b950;  1 drivers
v0x60000112f8d0_0 .net *"_ivl_24", 0 0, L_0x60000080b9c0;  1 drivers
v0x60000112f960_0 .net *"_ivl_25", 31 0, L_0x60000121c8c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112f9f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000112fb10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x60000112fba0_0 .net *"_ivl_31", 0 0, L_0x60000121f8e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000112fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x60000112fcc0_0 .net *"_ivl_6", 0 0, L_0x60000121e260;  1 drivers
v0x60000112fd50_0 .net "do_clear", 0 0, L_0x60000080ba30;  1 drivers
v0x60000112fde0_0 .net "load_weight", 0 0, L_0x60000080b870;  1 drivers
v0x60000112fe70_0 .net "weight_in", 7 0, L_0x60000121e300;  1 drivers
L_0x60000121e440 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150099768;
L_0x60000121e260 .cmp/eq 4, L_0x60000121e440, L_0x1500997b0;
L_0x60000121c6e0 .cmp/eq 3, v0x600001120990_0, L_0x1500997f8;
L_0x60000121c820 .cmp/eq 3, v0x600001120990_0, L_0x150099840;
L_0x60000121c8c0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099888;
L_0x60000121f8e0 .cmp/eq 32, L_0x60000121c8c0, L_0x1500998d0;
S_0x149685a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1496881d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000112e9a0_0 .net *"_ivl_11", 0 0, L_0x6000012141e0;  1 drivers
v0x60000112ea30_0 .net *"_ivl_12", 15 0, L_0x600001214280;  1 drivers
v0x60000112eac0_0 .net/s *"_ivl_4", 15 0, L_0x600001214000;  1 drivers
v0x60000112eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000012140a0;  1 drivers
v0x60000112ebe0_0 .net/s "a_signed", 7 0, v0x60000112ed90_0;  1 drivers
v0x60000112ec70_0 .net "act_in", 7 0, v0x60000112d7a0_0;  alias, 1 drivers
v0x60000112ed00_0 .var "act_out", 7 0;
v0x60000112ed90_0 .var "act_reg", 7 0;
v0x60000112ee20_0 .net "clear_acc", 0 0, L_0x60000080ba30;  alias, 1 drivers
v0x60000112eeb0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000112ef40_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x60000112efd0_0 .net "load_weight", 0 0, L_0x60000080b870;  alias, 1 drivers
v0x60000112f060_0 .net/s "product", 15 0, L_0x600001214140;  1 drivers
v0x60000112f0f0_0 .net/s "product_ext", 31 0, L_0x600001214320;  1 drivers
v0x60000112f180_0 .net "psum_in", 31 0, v0x600001131c20_0;  alias, 1 drivers
v0x60000112f210_0 .var "psum_out", 31 0;
v0x60000112f2a0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000112f330_0 .net/s "w_signed", 7 0, v0x60000112f450_0;  1 drivers
v0x60000112f3c0_0 .net "weight_in", 7 0, L_0x60000121e300;  alias, 1 drivers
v0x60000112f450_0 .var "weight_reg", 7 0;
L_0x600001214000 .extend/s 16, v0x60000112ed90_0;
L_0x6000012140a0 .extend/s 16, v0x60000112f450_0;
L_0x600001214140 .arith/mult 16, L_0x600001214000, L_0x6000012140a0;
L_0x6000012141e0 .part L_0x600001214140, 15, 1;
LS_0x600001214280_0_0 .concat [ 1 1 1 1], L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0;
LS_0x600001214280_0_4 .concat [ 1 1 1 1], L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0;
LS_0x600001214280_0_8 .concat [ 1 1 1 1], L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0;
LS_0x600001214280_0_12 .concat [ 1 1 1 1], L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0, L_0x6000012141e0;
L_0x600001214280 .concat [ 4 4 4 4], LS_0x600001214280_0_0, LS_0x600001214280_0_4, LS_0x600001214280_0_8, LS_0x600001214280_0_12;
L_0x600001214320 .concat [ 16 16 0 0], L_0x600001214140, L_0x600001214280;
S_0x149685b80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14968cd00;
 .timescale 0 0;
P_0x600003640900 .param/l "col" 1 7 214, +C4<011>;
L_0x60000080bb80 .functor AND 1, v0x60000115abe0_0, L_0x600001214460, C4<1>, C4<1>;
L_0x60000080bbf0 .functor AND 1, L_0x600001214640, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080bc60 .functor OR 1, L_0x6000012145a0, L_0x60000080bbf0, C4<0>, C4<0>;
L_0x60000080bcd0 .functor AND 1, L_0x15009a4a0, L_0x60000080bc60, C4<1>, C4<1>;
L_0x60000080bd40 .functor AND 1, L_0x60000080bcd0, L_0x600001214780, C4<1>, C4<1>;
v0x600001128ab0_0 .net *"_ivl_0", 3 0, L_0x6000012143c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001128b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x600001128bd0_0 .net *"_ivl_13", 0 0, L_0x6000012145a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001128c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x600001128cf0_0 .net *"_ivl_17", 0 0, L_0x600001214640;  1 drivers
v0x600001128d80_0 .net *"_ivl_20", 0 0, L_0x60000080bbf0;  1 drivers
v0x600001128e10_0 .net *"_ivl_22", 0 0, L_0x60000080bc60;  1 drivers
v0x600001128ea0_0 .net *"_ivl_24", 0 0, L_0x60000080bcd0;  1 drivers
v0x600001128f30_0 .net *"_ivl_25", 31 0, L_0x6000012146e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001128fc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001129050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011290e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x600001129170_0 .net *"_ivl_31", 0 0, L_0x600001214780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001129200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x600001129290_0 .net *"_ivl_6", 0 0, L_0x600001214460;  1 drivers
v0x600001129320_0 .net "do_clear", 0 0, L_0x60000080bd40;  1 drivers
v0x6000011293b0_0 .net "load_weight", 0 0, L_0x60000080bb80;  1 drivers
v0x600001129440_0 .net "weight_in", 7 0, L_0x600001214500;  1 drivers
L_0x6000012143c0 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150099918;
L_0x600001214460 .cmp/eq 4, L_0x6000012143c0, L_0x150099960;
L_0x6000012145a0 .cmp/eq 3, v0x600001120990_0, L_0x1500999a8;
L_0x600001214640 .cmp/eq 3, v0x600001120990_0, L_0x1500999f0;
L_0x6000012146e0 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099a38;
L_0x600001214780 .cmp/eq 32, L_0x6000012146e0, L_0x150099a80;
S_0x1496833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149685b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000112ff00_0 .net *"_ivl_11", 0 0, L_0x600001214a00;  1 drivers
v0x600001128000_0 .net *"_ivl_12", 15 0, L_0x600001214aa0;  1 drivers
v0x600001128090_0 .net/s *"_ivl_4", 15 0, L_0x600001214820;  1 drivers
v0x600001128120_0 .net/s *"_ivl_6", 15 0, L_0x6000012148c0;  1 drivers
v0x6000011281b0_0 .net/s "a_signed", 7 0, v0x600001128360_0;  1 drivers
v0x600001128240_0 .net "act_in", 7 0, v0x60000112ed00_0;  alias, 1 drivers
v0x6000011282d0_0 .var "act_out", 7 0;
v0x600001128360_0 .var "act_reg", 7 0;
v0x6000011283f0_0 .net "clear_acc", 0 0, L_0x60000080bd40;  alias, 1 drivers
v0x600001128480_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001128510_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x6000011285a0_0 .net "load_weight", 0 0, L_0x60000080bb80;  alias, 1 drivers
v0x600001128630_0 .net/s "product", 15 0, L_0x600001214960;  1 drivers
v0x6000011286c0_0 .net/s "product_ext", 31 0, L_0x600001214b40;  1 drivers
v0x600001128750_0 .net "psum_in", 31 0, v0x600001133180_0;  alias, 1 drivers
v0x6000011287e0_0 .var "psum_out", 31 0;
v0x600001128870_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001128900_0 .net/s "w_signed", 7 0, v0x600001128a20_0;  1 drivers
v0x600001128990_0 .net "weight_in", 7 0, L_0x600001214500;  alias, 1 drivers
v0x600001128a20_0 .var "weight_reg", 7 0;
L_0x600001214820 .extend/s 16, v0x600001128360_0;
L_0x6000012148c0 .extend/s 16, v0x600001128a20_0;
L_0x600001214960 .arith/mult 16, L_0x600001214820, L_0x6000012148c0;
L_0x600001214a00 .part L_0x600001214960, 15, 1;
LS_0x600001214aa0_0_0 .concat [ 1 1 1 1], L_0x600001214a00, L_0x600001214a00, L_0x600001214a00, L_0x600001214a00;
LS_0x600001214aa0_0_4 .concat [ 1 1 1 1], L_0x600001214a00, L_0x600001214a00, L_0x600001214a00, L_0x600001214a00;
LS_0x600001214aa0_0_8 .concat [ 1 1 1 1], L_0x600001214a00, L_0x600001214a00, L_0x600001214a00, L_0x600001214a00;
LS_0x600001214aa0_0_12 .concat [ 1 1 1 1], L_0x600001214a00, L_0x600001214a00, L_0x600001214a00, L_0x600001214a00;
L_0x600001214aa0 .concat [ 4 4 4 4], LS_0x600001214aa0_0_0, LS_0x600001214aa0_0_4, LS_0x600001214aa0_0_8, LS_0x600001214aa0_0_12;
L_0x600001214b40 .concat [ 16 16 0 0], L_0x600001214960, L_0x600001214aa0;
S_0x149683530 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640a00 .param/l "row" 1 7 213, +C4<011>;
S_0x149680d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x149683530;
 .timescale 0 0;
P_0x600003640a80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000080be90 .functor AND 1, v0x60000115abe0_0, L_0x600001214c80, C4<1>, C4<1>;
L_0x60000080bf00 .functor AND 1, L_0x600001214e60, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080bf70 .functor OR 1, L_0x600001214dc0, L_0x60000080bf00, C4<0>, C4<0>;
L_0x60000080fcd0 .functor AND 1, L_0x15009a4a0, L_0x60000080bf70, C4<1>, C4<1>;
L_0x60000080f870 .functor AND 1, L_0x60000080fcd0, L_0x600001214fa0, C4<1>, C4<1>;
v0x60000112a010_0 .net *"_ivl_0", 2 0, L_0x600001214be0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000112a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x60000112a130_0 .net *"_ivl_13", 0 0, L_0x600001214dc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x60000112a250_0 .net *"_ivl_17", 0 0, L_0x600001214e60;  1 drivers
v0x60000112a2e0_0 .net *"_ivl_20", 0 0, L_0x60000080bf00;  1 drivers
v0x60000112a370_0 .net *"_ivl_22", 0 0, L_0x60000080bf70;  1 drivers
v0x60000112a400_0 .net *"_ivl_24", 0 0, L_0x60000080fcd0;  1 drivers
v0x60000112a490_0 .net *"_ivl_25", 31 0, L_0x600001214f00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112a520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000112a640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x60000112a6d0_0 .net *"_ivl_31", 0 0, L_0x600001214fa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112a760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x60000112a7f0_0 .net *"_ivl_6", 0 0, L_0x600001214c80;  1 drivers
v0x60000112a880_0 .net "do_clear", 0 0, L_0x60000080f870;  1 drivers
v0x60000112a910_0 .net "load_weight", 0 0, L_0x60000080be90;  1 drivers
v0x60000112a9a0_0 .net "weight_in", 7 0, L_0x600001214d20;  1 drivers
L_0x600001214be0 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150099ac8;
L_0x600001214c80 .cmp/eq 3, L_0x600001214be0, L_0x150099b10;
L_0x600001214dc0 .cmp/eq 3, v0x600001120990_0, L_0x150099b58;
L_0x600001214e60 .cmp/eq 3, v0x600001120990_0, L_0x150099ba0;
L_0x600001214f00 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099be8;
L_0x600001214fa0 .cmp/eq 32, L_0x600001214f00, L_0x150099c30;
S_0x149680ee0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149680d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000011294d0_0 .net *"_ivl_11", 0 0, L_0x600001215220;  1 drivers
v0x600001129560_0 .net *"_ivl_12", 15 0, L_0x6000012152c0;  1 drivers
v0x6000011295f0_0 .net/s *"_ivl_4", 15 0, L_0x600001215040;  1 drivers
v0x600001129680_0 .net/s *"_ivl_6", 15 0, L_0x6000012150e0;  1 drivers
v0x600001129710_0 .net/s "a_signed", 7 0, v0x6000011298c0_0;  1 drivers
v0x6000011297a0_0 .net "act_in", 7 0, L_0x600000808d90;  alias, 1 drivers
v0x600001129830_0 .var "act_out", 7 0;
v0x6000011298c0_0 .var "act_reg", 7 0;
v0x600001129950_0 .net "clear_acc", 0 0, L_0x60000080f870;  alias, 1 drivers
v0x6000011299e0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001129a70_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001129b00_0 .net "load_weight", 0 0, L_0x60000080be90;  alias, 1 drivers
v0x600001129b90_0 .net/s "product", 15 0, L_0x600001215180;  1 drivers
v0x600001129c20_0 .net/s "product_ext", 31 0, L_0x600001215360;  1 drivers
v0x600001129cb0_0 .net "psum_in", 31 0, v0x60000112c750_0;  alias, 1 drivers
v0x600001129d40_0 .var "psum_out", 31 0;
v0x600001129dd0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001129e60_0 .net/s "w_signed", 7 0, v0x600001129f80_0;  1 drivers
v0x600001129ef0_0 .net "weight_in", 7 0, L_0x600001214d20;  alias, 1 drivers
v0x600001129f80_0 .var "weight_reg", 7 0;
L_0x600001215040 .extend/s 16, v0x6000011298c0_0;
L_0x6000012150e0 .extend/s 16, v0x600001129f80_0;
L_0x600001215180 .arith/mult 16, L_0x600001215040, L_0x6000012150e0;
L_0x600001215220 .part L_0x600001215180, 15, 1;
LS_0x6000012152c0_0_0 .concat [ 1 1 1 1], L_0x600001215220, L_0x600001215220, L_0x600001215220, L_0x600001215220;
LS_0x6000012152c0_0_4 .concat [ 1 1 1 1], L_0x600001215220, L_0x600001215220, L_0x600001215220, L_0x600001215220;
LS_0x6000012152c0_0_8 .concat [ 1 1 1 1], L_0x600001215220, L_0x600001215220, L_0x600001215220, L_0x600001215220;
LS_0x6000012152c0_0_12 .concat [ 1 1 1 1], L_0x600001215220, L_0x600001215220, L_0x600001215220, L_0x600001215220;
L_0x6000012152c0 .concat [ 4 4 4 4], LS_0x6000012152c0_0_0, LS_0x6000012152c0_0_4, LS_0x6000012152c0_0_8, LS_0x6000012152c0_0_12;
L_0x600001215360 .concat [ 16 16 0 0], L_0x600001215180, L_0x6000012152c0;
S_0x14967e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x149683530;
 .timescale 0 0;
P_0x600003640b80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000080eb50 .functor AND 1, v0x60000115abe0_0, L_0x6000012154a0, C4<1>, C4<1>;
L_0x60000080e6f0 .functor AND 1, L_0x600001215680, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080e290 .functor OR 1, L_0x6000012155e0, L_0x60000080e6f0, C4<0>, C4<0>;
L_0x60000080de30 .functor AND 1, L_0x15009a4a0, L_0x60000080e290, C4<1>, C4<1>;
L_0x60000080d9d0 .functor AND 1, L_0x60000080de30, L_0x6000012157c0, C4<1>, C4<1>;
v0x60000112b570_0 .net *"_ivl_0", 2 0, L_0x600001215400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000112b600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x60000112b690_0 .net *"_ivl_13", 0 0, L_0x6000012155e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000112b720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x60000112b7b0_0 .net *"_ivl_17", 0 0, L_0x600001215680;  1 drivers
v0x60000112b840_0 .net *"_ivl_20", 0 0, L_0x60000080e6f0;  1 drivers
v0x60000112b8d0_0 .net *"_ivl_22", 0 0, L_0x60000080e290;  1 drivers
v0x60000112b960_0 .net *"_ivl_24", 0 0, L_0x60000080de30;  1 drivers
v0x60000112b9f0_0 .net *"_ivl_25", 31 0, L_0x600001215720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112ba80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000112bb10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000112bba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x60000112bc30_0 .net *"_ivl_31", 0 0, L_0x6000012157c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000112bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x60000112bd50_0 .net *"_ivl_6", 0 0, L_0x6000012154a0;  1 drivers
v0x60000112bde0_0 .net "do_clear", 0 0, L_0x60000080d9d0;  1 drivers
v0x60000112be70_0 .net "load_weight", 0 0, L_0x60000080eb50;  1 drivers
v0x60000112bf00_0 .net "weight_in", 7 0, L_0x600001215540;  1 drivers
L_0x600001215400 .concat [ 2 1 0 0], v0x60000115ab50_0, L_0x150099c78;
L_0x6000012154a0 .cmp/eq 3, L_0x600001215400, L_0x150099cc0;
L_0x6000012155e0 .cmp/eq 3, v0x600001120990_0, L_0x150099d08;
L_0x600001215680 .cmp/eq 3, v0x600001120990_0, L_0x150099d50;
L_0x600001215720 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099d98;
L_0x6000012157c0 .cmp/eq 32, L_0x600001215720, L_0x150099de0;
S_0x14967e890 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14967e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000112aa30_0 .net *"_ivl_11", 0 0, L_0x600001215a40;  1 drivers
v0x60000112aac0_0 .net *"_ivl_12", 15 0, L_0x600001215ae0;  1 drivers
v0x60000112ab50_0 .net/s *"_ivl_4", 15 0, L_0x600001215860;  1 drivers
v0x60000112abe0_0 .net/s *"_ivl_6", 15 0, L_0x600001215900;  1 drivers
v0x60000112ac70_0 .net/s "a_signed", 7 0, v0x60000112ae20_0;  1 drivers
v0x60000112ad00_0 .net "act_in", 7 0, v0x600001129830_0;  alias, 1 drivers
v0x60000112ad90_0 .var "act_out", 7 0;
v0x60000112ae20_0 .var "act_reg", 7 0;
v0x60000112aeb0_0 .net "clear_acc", 0 0, L_0x60000080d9d0;  alias, 1 drivers
v0x60000112af40_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000112afd0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x60000112b060_0 .net "load_weight", 0 0, L_0x60000080eb50;  alias, 1 drivers
v0x60000112b0f0_0 .net/s "product", 15 0, L_0x6000012159a0;  1 drivers
v0x60000112b180_0 .net/s "product_ext", 31 0, L_0x600001215b80;  1 drivers
v0x60000112b210_0 .net "psum_in", 31 0, v0x60000112dcb0_0;  alias, 1 drivers
v0x60000112b2a0_0 .var "psum_out", 31 0;
v0x60000112b330_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000112b3c0_0 .net/s "w_signed", 7 0, v0x60000112b4e0_0;  1 drivers
v0x60000112b450_0 .net "weight_in", 7 0, L_0x600001215540;  alias, 1 drivers
v0x60000112b4e0_0 .var "weight_reg", 7 0;
L_0x600001215860 .extend/s 16, v0x60000112ae20_0;
L_0x600001215900 .extend/s 16, v0x60000112b4e0_0;
L_0x6000012159a0 .arith/mult 16, L_0x600001215860, L_0x600001215900;
L_0x600001215a40 .part L_0x6000012159a0, 15, 1;
LS_0x600001215ae0_0_0 .concat [ 1 1 1 1], L_0x600001215a40, L_0x600001215a40, L_0x600001215a40, L_0x600001215a40;
LS_0x600001215ae0_0_4 .concat [ 1 1 1 1], L_0x600001215a40, L_0x600001215a40, L_0x600001215a40, L_0x600001215a40;
LS_0x600001215ae0_0_8 .concat [ 1 1 1 1], L_0x600001215a40, L_0x600001215a40, L_0x600001215a40, L_0x600001215a40;
LS_0x600001215ae0_0_12 .concat [ 1 1 1 1], L_0x600001215a40, L_0x600001215a40, L_0x600001215a40, L_0x600001215a40;
L_0x600001215ae0 .concat [ 4 4 4 4], LS_0x600001215ae0_0_0, LS_0x600001215ae0_0_4, LS_0x600001215ae0_0_8, LS_0x600001215ae0_0_12;
L_0x600001215b80 .concat [ 16 16 0 0], L_0x6000012159a0, L_0x600001215ae0;
S_0x14967c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x149683530;
 .timescale 0 0;
P_0x600003640c80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000080ccb0 .functor AND 1, v0x60000115abe0_0, L_0x600001215cc0, C4<1>, C4<1>;
L_0x60000080c850 .functor AND 1, L_0x600001215ea0, v0x600001159680_0, C4<1>, C4<1>;
L_0x60000080c3f0 .functor OR 1, L_0x600001215e00, L_0x60000080c850, C4<0>, C4<0>;
L_0x60000080fe20 .functor AND 1, L_0x15009a4a0, L_0x60000080c3f0, C4<1>, C4<1>;
L_0x60000080fdb0 .functor AND 1, L_0x60000080fe20, L_0x600001215fe0, C4<1>, C4<1>;
v0x600001124b40_0 .net *"_ivl_0", 3 0, L_0x600001215c20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001124bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x600001124c60_0 .net *"_ivl_13", 0 0, L_0x600001215e00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001124cf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x600001124d80_0 .net *"_ivl_17", 0 0, L_0x600001215ea0;  1 drivers
v0x600001124e10_0 .net *"_ivl_20", 0 0, L_0x60000080c850;  1 drivers
v0x600001124ea0_0 .net *"_ivl_22", 0 0, L_0x60000080c3f0;  1 drivers
v0x600001124f30_0 .net *"_ivl_24", 0 0, L_0x60000080fe20;  1 drivers
v0x600001124fc0_0 .net *"_ivl_25", 31 0, L_0x600001215f40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001125050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011250e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001125170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x600001125200_0 .net *"_ivl_31", 0 0, L_0x600001215fe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001125290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x600001125320_0 .net *"_ivl_6", 0 0, L_0x600001215cc0;  1 drivers
v0x6000011253b0_0 .net "do_clear", 0 0, L_0x60000080fdb0;  1 drivers
v0x600001125440_0 .net "load_weight", 0 0, L_0x60000080ccb0;  1 drivers
v0x6000011254d0_0 .net "weight_in", 7 0, L_0x600001215d60;  1 drivers
L_0x600001215c20 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150099e28;
L_0x600001215cc0 .cmp/eq 4, L_0x600001215c20, L_0x150099e70;
L_0x600001215e00 .cmp/eq 3, v0x600001120990_0, L_0x150099eb8;
L_0x600001215ea0 .cmp/eq 3, v0x600001120990_0, L_0x150099f00;
L_0x600001215f40 .concat [ 16 16 0 0], v0x600001120090_0, L_0x150099f48;
L_0x600001215fe0 .cmp/eq 32, L_0x600001215f40, L_0x150099f90;
S_0x14967c240 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14967c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001124000_0 .net *"_ivl_11", 0 0, L_0x600001216260;  1 drivers
v0x600001124090_0 .net *"_ivl_12", 15 0, L_0x600001216300;  1 drivers
v0x600001124120_0 .net/s *"_ivl_4", 15 0, L_0x600001216080;  1 drivers
v0x6000011241b0_0 .net/s *"_ivl_6", 15 0, L_0x600001216120;  1 drivers
v0x600001124240_0 .net/s "a_signed", 7 0, v0x6000011243f0_0;  1 drivers
v0x6000011242d0_0 .net "act_in", 7 0, v0x60000112ad90_0;  alias, 1 drivers
v0x600001124360_0 .var "act_out", 7 0;
v0x6000011243f0_0 .var "act_reg", 7 0;
v0x600001124480_0 .net "clear_acc", 0 0, L_0x60000080fdb0;  alias, 1 drivers
v0x600001124510_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x6000011245a0_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001124630_0 .net "load_weight", 0 0, L_0x60000080ccb0;  alias, 1 drivers
v0x6000011246c0_0 .net/s "product", 15 0, L_0x6000012161c0;  1 drivers
v0x600001124750_0 .net/s "product_ext", 31 0, L_0x6000012163a0;  1 drivers
v0x6000011247e0_0 .net "psum_in", 31 0, v0x60000112f210_0;  alias, 1 drivers
v0x600001124870_0 .var "psum_out", 31 0;
v0x600001124900_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001124990_0 .net/s "w_signed", 7 0, v0x600001124ab0_0;  1 drivers
v0x600001124a20_0 .net "weight_in", 7 0, L_0x600001215d60;  alias, 1 drivers
v0x600001124ab0_0 .var "weight_reg", 7 0;
L_0x600001216080 .extend/s 16, v0x6000011243f0_0;
L_0x600001216120 .extend/s 16, v0x600001124ab0_0;
L_0x6000012161c0 .arith/mult 16, L_0x600001216080, L_0x600001216120;
L_0x600001216260 .part L_0x6000012161c0, 15, 1;
LS_0x600001216300_0_0 .concat [ 1 1 1 1], L_0x600001216260, L_0x600001216260, L_0x600001216260, L_0x600001216260;
LS_0x600001216300_0_4 .concat [ 1 1 1 1], L_0x600001216260, L_0x600001216260, L_0x600001216260, L_0x600001216260;
LS_0x600001216300_0_8 .concat [ 1 1 1 1], L_0x600001216260, L_0x600001216260, L_0x600001216260, L_0x600001216260;
LS_0x600001216300_0_12 .concat [ 1 1 1 1], L_0x600001216260, L_0x600001216260, L_0x600001216260, L_0x600001216260;
L_0x600001216300 .concat [ 4 4 4 4], LS_0x600001216300_0_0, LS_0x600001216300_0_4, LS_0x600001216300_0_8, LS_0x600001216300_0_12;
L_0x6000012163a0 .concat [ 16 16 0 0], L_0x6000012161c0, L_0x600001216300;
S_0x149674de0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x149683530;
 .timescale 0 0;
P_0x600003640d80 .param/l "col" 1 7 214, +C4<011>;
L_0x600000813b10 .functor AND 1, v0x60000115abe0_0, L_0x6000012164e0, C4<1>, C4<1>;
L_0x6000008136b0 .functor AND 1, L_0x6000012166c0, v0x600001159680_0, C4<1>, C4<1>;
L_0x600000813640 .functor OR 1, L_0x600001216620, L_0x6000008136b0, C4<0>, C4<0>;
L_0x6000008135d0 .functor AND 1, L_0x15009a4a0, L_0x600000813640, C4<1>, C4<1>;
L_0x600000813560 .functor AND 1, L_0x6000008135d0, L_0x600001216800, C4<1>, C4<1>;
v0x6000011260a0_0 .net *"_ivl_0", 3 0, L_0x600001216440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001126130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x6000011261c0_0 .net *"_ivl_13", 0 0, L_0x600001216620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001126250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x6000011262e0_0 .net *"_ivl_17", 0 0, L_0x6000012166c0;  1 drivers
v0x600001126370_0 .net *"_ivl_20", 0 0, L_0x6000008136b0;  1 drivers
v0x600001126400_0 .net *"_ivl_22", 0 0, L_0x600000813640;  1 drivers
v0x600001126490_0 .net *"_ivl_24", 0 0, L_0x6000008135d0;  1 drivers
v0x600001126520_0 .net *"_ivl_25", 31 0, L_0x600001216760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011265b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001126640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011266d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x600001126760_0 .net *"_ivl_31", 0 0, L_0x600001216800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011267f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x600001126880_0 .net *"_ivl_6", 0 0, L_0x6000012164e0;  1 drivers
v0x600001126910_0 .net "do_clear", 0 0, L_0x600000813560;  1 drivers
v0x6000011269a0_0 .net "load_weight", 0 0, L_0x600000813b10;  1 drivers
v0x600001126a30_0 .net "weight_in", 7 0, L_0x600001216580;  1 drivers
L_0x600001216440 .concat [ 2 2 0 0], v0x60000115ab50_0, L_0x150099fd8;
L_0x6000012164e0 .cmp/eq 4, L_0x600001216440, L_0x15009a020;
L_0x600001216620 .cmp/eq 3, v0x600001120990_0, L_0x15009a068;
L_0x6000012166c0 .cmp/eq 3, v0x600001120990_0, L_0x15009a0b0;
L_0x600001216760 .concat [ 16 16 0 0], v0x600001120090_0, L_0x15009a0f8;
L_0x600001216800 .cmp/eq 32, L_0x600001216760, L_0x15009a140;
S_0x149674f50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x149674de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000d06f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000d06f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001125560_0 .net *"_ivl_11", 0 0, L_0x600001216a80;  1 drivers
v0x6000011255f0_0 .net *"_ivl_12", 15 0, L_0x600001216b20;  1 drivers
v0x600001125680_0 .net/s *"_ivl_4", 15 0, L_0x6000012168a0;  1 drivers
v0x600001125710_0 .net/s *"_ivl_6", 15 0, L_0x600001216940;  1 drivers
v0x6000011257a0_0 .net/s "a_signed", 7 0, v0x600001125950_0;  1 drivers
v0x600001125830_0 .net "act_in", 7 0, v0x600001124360_0;  alias, 1 drivers
v0x6000011258c0_0 .var "act_out", 7 0;
v0x600001125950_0 .var "act_reg", 7 0;
v0x6000011259e0_0 .net "clear_acc", 0 0, L_0x600000813560;  alias, 1 drivers
v0x600001125a70_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001125b00_0 .net "enable", 0 0, L_0x600000804690;  alias, 1 drivers
v0x600001125b90_0 .net "load_weight", 0 0, L_0x600000813b10;  alias, 1 drivers
v0x600001125c20_0 .net/s "product", 15 0, L_0x6000012169e0;  1 drivers
v0x600001125cb0_0 .net/s "product_ext", 31 0, L_0x600001216bc0;  1 drivers
v0x600001125d40_0 .net "psum_in", 31 0, v0x6000011287e0_0;  alias, 1 drivers
v0x600001125dd0_0 .var "psum_out", 31 0;
v0x600001125e60_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001125ef0_0 .net/s "w_signed", 7 0, v0x600001126010_0;  1 drivers
v0x600001125f80_0 .net "weight_in", 7 0, L_0x600001216580;  alias, 1 drivers
v0x600001126010_0 .var "weight_reg", 7 0;
L_0x6000012168a0 .extend/s 16, v0x600001125950_0;
L_0x600001216940 .extend/s 16, v0x600001126010_0;
L_0x6000012169e0 .arith/mult 16, L_0x6000012168a0, L_0x600001216940;
L_0x600001216a80 .part L_0x6000012169e0, 15, 1;
LS_0x600001216b20_0_0 .concat [ 1 1 1 1], L_0x600001216a80, L_0x600001216a80, L_0x600001216a80, L_0x600001216a80;
LS_0x600001216b20_0_4 .concat [ 1 1 1 1], L_0x600001216a80, L_0x600001216a80, L_0x600001216a80, L_0x600001216a80;
LS_0x600001216b20_0_8 .concat [ 1 1 1 1], L_0x600001216a80, L_0x600001216a80, L_0x600001216a80, L_0x600001216a80;
LS_0x600001216b20_0_12 .concat [ 1 1 1 1], L_0x600001216a80, L_0x600001216a80, L_0x600001216a80, L_0x600001216a80;
L_0x600001216b20 .concat [ 4 4 4 4], LS_0x600001216b20_0_0, LS_0x600001216b20_0_4, LS_0x600001216b20_0_8, LS_0x600001216b20_0_12;
L_0x600001216bc0 .concat [ 16 16 0 0], L_0x6000012169e0, L_0x600001216b20;
S_0x149672790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640e80 .param/l "row" 1 7 198, +C4<00>;
L_0x600000808fc0 .functor BUFZ 8, v0x600001138870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x149672900 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640f00 .param/l "row" 1 7 198, +C4<01>;
L_0x600000808e70 .functor BUFZ 8, v0x600001138b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x149670140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003640f80 .param/l "row" 1 7 198, +C4<010>;
L_0x600000808ee0 .functor BUFZ 8, v0x600001138e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1496702b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641000 .param/l "row" 1 7 198, +C4<011>;
L_0x600000808d90 .functor BUFZ 8, v0x6000011390e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14966daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641080 .param/l "col" 1 7 279, +C4<00>;
L_0x600000804380 .functor BUFZ 32, v0x600001138510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001126ac0_0 .net *"_ivl_2", 31 0, L_0x600000804380;  1 drivers
S_0x14966dc60 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641100 .param/l "col" 1 7 279, +C4<01>;
L_0x6000008043f0 .functor BUFZ 32, v0x600001138630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001126b50_0 .net *"_ivl_2", 31 0, L_0x6000008043f0;  1 drivers
S_0x1496a80a0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641180 .param/l "col" 1 7 279, +C4<010>;
L_0x600000804460 .functor BUFZ 32, v0x600001138750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001126be0_0 .net *"_ivl_2", 31 0, L_0x600000804460;  1 drivers
S_0x1496a8210 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641200 .param/l "col" 1 7 279, +C4<011>;
L_0x6000008044d0 .functor BUFZ 32, L_0x600000804310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001126c70_0 .net *"_ivl_2", 31 0, L_0x6000008044d0;  1 drivers
S_0x1496a6590 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641280 .param/l "col" 1 7 206, +C4<00>;
S_0x1496a6700 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641300 .param/l "col" 1 7 206, +C4<01>;
S_0x149699a70 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641380 .param/l "col" 1 7 206, +C4<010>;
S_0x149699be0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14966aa10;
 .timescale 0 0;
P_0x600003641400 .param/l "col" 1 7 206, +C4<011>;
S_0x149699f50 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1496a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1496691d0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x149669210 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x149669250 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x149669290 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1496692d0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x149669310 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000805490 .functor BUFZ 256, v0x6000011233c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000805500 .functor BUFZ 256, v0x600001123f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000805570 .functor BUFZ 256, v0x600001122d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000011222e0_0 .var/i "b", 31 0;
v0x600001122370 .array "bank_addr", 3 0, 7 0;
v0x600001122400_0 .net "bank_dma", 1 0, L_0x600001212760;  1 drivers
v0x600001122490_0 .var "bank_dma_d", 1 0;
v0x600001122520_0 .net "bank_mxu_a", 1 0, L_0x600001212580;  1 drivers
v0x6000011225b0_0 .var "bank_mxu_a_d", 1 0;
v0x600001122640_0 .net "bank_mxu_o", 1 0, L_0x600001212620;  1 drivers
v0x6000011226d0_0 .net "bank_mxu_w", 1 0, L_0x6000012124e0;  1 drivers
v0x600001122760_0 .var "bank_mxu_w_d", 1 0;
v0x6000011227f0 .array "bank_rdata", 3 0;
v0x6000011227f0_0 .net v0x6000011227f0 0, 255 0, v0x600001120f30_0; 1 drivers
v0x6000011227f0_1 .net v0x6000011227f0 1, 255 0, v0x600001121440_0; 1 drivers
v0x6000011227f0_2 .net v0x6000011227f0 2, 255 0, v0x600001121950_0; 1 drivers
v0x6000011227f0_3 .net v0x6000011227f0 3, 255 0, v0x600001121e60_0; 1 drivers
v0x600001122880_0 .var "bank_re", 3 0;
v0x600001122910_0 .net "bank_vpu", 1 0, L_0x6000012126c0;  1 drivers
v0x6000011229a0_0 .var "bank_vpu_d", 1 0;
v0x600001122a30 .array "bank_wdata", 3 0, 255 0;
v0x600001122ac0_0 .var "bank_we", 3 0;
v0x600001122b50_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001122be0_0 .net "dma_addr", 19 0, v0x60000113ce10_0;  alias, 1 drivers
v0x600001122c70_0 .net "dma_rdata", 255 0, L_0x600000805570;  alias, 1 drivers
v0x600001122d00_0 .var "dma_rdata_reg", 255 0;
v0x600001122d90_0 .net "dma_re", 0 0, L_0x600000804f50;  alias, 1 drivers
v0x600001122e20_0 .net "dma_ready", 0 0, L_0x600001212da0;  alias, 1 drivers
v0x600001122eb0_0 .net "dma_wdata", 255 0, L_0x600000804e70;  alias, 1 drivers
v0x600001122f40_0 .net "dma_we", 0 0, L_0x600000804ee0;  alias, 1 drivers
v0x600001122fd0_0 .var "grant_dma", 3 0;
v0x600001123060_0 .var "grant_mxu_a", 3 0;
v0x6000011230f0_0 .var "grant_mxu_o", 3 0;
v0x600001123180_0 .var "grant_mxu_w", 3 0;
v0x600001123210_0 .var "grant_vpu", 3 0;
v0x6000011232a0_0 .net "mxu_a_addr", 19 0, L_0x600001217980;  alias, 1 drivers
v0x600001123330_0 .net "mxu_a_rdata", 255 0, L_0x600000805490;  alias, 1 drivers
v0x6000011233c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001123450_0 .net "mxu_a_re", 0 0, L_0x600001217a20;  alias, 1 drivers
v0x6000011234e0_0 .net "mxu_a_ready", 0 0, L_0x600001212c60;  alias, 1 drivers
v0x600001123570_0 .net "mxu_o_addr", 19 0, L_0x600001217c00;  alias, 1 drivers
v0x600001123600_0 .net "mxu_o_ready", 0 0, L_0x600001212d00;  alias, 1 drivers
v0x600001123690_0 .net "mxu_o_wdata", 255 0, L_0x600001217de0;  alias, 1 drivers
v0x600001123720_0 .net "mxu_o_we", 0 0, L_0x600000804930;  alias, 1 drivers
v0x6000011237b0_0 .net "mxu_w_addr", 19 0, L_0x600001217700;  alias, 1 drivers
v0x600001123840_0 .net "mxu_w_rdata", 255 0, v0x6000011238d0_0;  alias, 1 drivers
v0x6000011238d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001123960_0 .net "mxu_w_re", 0 0, L_0x6000012177a0;  alias, 1 drivers
v0x6000011239f0_0 .net "mxu_w_ready", 0 0, L_0x600001212b20;  alias, 1 drivers
v0x600001123a80_0 .var "req_dma", 3 0;
v0x600001123b10_0 .var "req_mxu_a", 3 0;
v0x600001123ba0_0 .var "req_mxu_o", 3 0;
v0x600001123c30_0 .var "req_mxu_w", 3 0;
v0x600001123cc0_0 .var "req_vpu", 3 0;
v0x600001123d50_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x600001123de0_0 .net "vpu_addr", 19 0, v0x60000115d710_0;  alias, 1 drivers
v0x600001123e70_0 .net "vpu_rdata", 255 0, L_0x600000805500;  alias, 1 drivers
v0x600001123f00_0 .var "vpu_rdata_reg", 255 0;
v0x60000115c000_0 .net "vpu_re", 0 0, L_0x600000804d20;  alias, 1 drivers
v0x60000115c090_0 .net "vpu_ready", 0 0, L_0x600001212bc0;  alias, 1 drivers
v0x60000115c120_0 .net "vpu_wdata", 255 0, L_0x600000804c40;  alias, 1 drivers
v0x60000115c1b0_0 .net "vpu_we", 0 0, L_0x600000804cb0;  alias, 1 drivers
v0x60000115c240_0 .net "word_dma", 7 0, L_0x600001212a80;  1 drivers
v0x60000115c2d0_0 .net "word_mxu_a", 7 0, L_0x6000012128a0;  1 drivers
v0x60000115c360_0 .net "word_mxu_o", 7 0, L_0x600001212940;  1 drivers
v0x60000115c3f0_0 .net "word_mxu_w", 7 0, L_0x600001212800;  1 drivers
v0x60000115c480_0 .net "word_vpu", 7 0, L_0x6000012129e0;  1 drivers
E_0x600003641c00/0 .event anyedge, v0x600001122760_0, v0x600001120f30_0, v0x600001121440_0, v0x600001121950_0;
E_0x600003641c00/1 .event anyedge, v0x600001121e60_0, v0x6000011225b0_0, v0x6000011229a0_0, v0x600001122490_0;
E_0x600003641c00 .event/or E_0x600003641c00/0, E_0x600003641c00/1;
E_0x600003641c80/0 .event anyedge, v0x600001123c30_0, v0x600001123b10_0, v0x600001123ba0_0, v0x600001123cc0_0;
E_0x600003641c80/1 .event anyedge, v0x600001123a80_0, v0x600001123180_0, v0x60000115c3f0_0, v0x600001123060_0;
E_0x600003641c80/2 .event anyedge, v0x60000115c2d0_0, v0x6000011230f0_0, v0x60000115c360_0, v0x600001123690_0;
E_0x600003641c80/3 .event anyedge, v0x600001123210_0, v0x60000115c480_0, v0x60000115c120_0, v0x60000115c1b0_0;
E_0x600003641c80/4 .event anyedge, v0x60000115c000_0, v0x600001122fd0_0, v0x60000115c240_0, v0x60000113d0e0_0;
E_0x600003641c80/5 .event anyedge, v0x60000113d200_0, v0x60000113cf30_0;
E_0x600003641c80 .event/or E_0x600003641c80/0, E_0x600003641c80/1, E_0x600003641c80/2, E_0x600003641c80/3, E_0x600003641c80/4, E_0x600003641c80/5;
E_0x600003641cc0/0 .event anyedge, v0x600001123960_0, v0x6000011226d0_0, v0x600001123450_0, v0x600001122520_0;
E_0x600003641cc0/1 .event anyedge, v0x600001123720_0, v0x600001122640_0, v0x60000115c1b0_0, v0x60000115c000_0;
E_0x600003641cc0/2 .event anyedge, v0x600001122910_0, v0x60000113d200_0, v0x60000113cf30_0, v0x600001122400_0;
E_0x600003641cc0 .event/or E_0x600003641cc0/0, E_0x600003641cc0/1, E_0x600003641cc0/2;
L_0x600001211fe0 .part v0x600001122ac0_0, 0, 1;
L_0x600001212080 .part v0x600001122880_0, 0, 1;
L_0x600001212120 .part v0x600001122ac0_0, 1, 1;
L_0x6000012121c0 .part v0x600001122880_0, 1, 1;
L_0x600001212260 .part v0x600001122ac0_0, 2, 1;
L_0x600001212300 .part v0x600001122880_0, 2, 1;
L_0x6000012123a0 .part v0x600001122ac0_0, 3, 1;
L_0x600001212440 .part v0x600001122880_0, 3, 1;
L_0x6000012124e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600001217700 (v0x6000011220a0_0) S_0x14969a850;
L_0x600001212580 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600001217980 (v0x6000011220a0_0) S_0x14969a850;
L_0x600001212620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600001217c00 (v0x6000011220a0_0) S_0x14969a850;
L_0x6000012126c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000115d710_0 (v0x6000011220a0_0) S_0x14969a850;
L_0x600001212760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000113ce10_0 (v0x6000011220a0_0) S_0x14969a850;
L_0x600001212800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600001217700 (v0x6000011221c0_0) S_0x14969a9c0;
L_0x6000012128a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600001217980 (v0x6000011221c0_0) S_0x14969a9c0;
L_0x600001212940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600001217c00 (v0x6000011221c0_0) S_0x14969a9c0;
L_0x6000012129e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000115d710_0 (v0x6000011221c0_0) S_0x14969a9c0;
L_0x600001212a80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000113ce10_0 (v0x6000011221c0_0) S_0x14969a9c0;
L_0x600001212b20 .part/v v0x600001123180_0, L_0x6000012124e0, 1;
L_0x600001212c60 .part/v v0x600001123060_0, L_0x600001212580, 1;
L_0x600001212d00 .part/v v0x6000011230f0_0, L_0x600001212620, 1;
L_0x600001212bc0 .part/v v0x600001123210_0, L_0x6000012126c0, 1;
L_0x600001212da0 .part/v v0x600001122fd0_0, L_0x600001212760, 1;
S_0x14966a080 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x149699f50;
 .timescale 0 0;
P_0x600003641d00 .param/l "i" 1 9 184, +C4<00>;
S_0x14966a1f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14966a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000d06400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000d06440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001122370_0 .array/port v0x600001122370, 0;
v0x600001120cf0_0 .net "addr", 7 0, v0x600001122370_0;  1 drivers
v0x600001120d80_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001120e10_0 .var/i "i", 31 0;
v0x600001120ea0 .array "mem", 255 0, 255 0;
v0x600001120f30_0 .var "rdata", 255 0;
v0x600001120fc0_0 .net "re", 0 0, L_0x600001212080;  1 drivers
v0x600001122a30_0 .array/port v0x600001122a30, 0;
v0x600001121050_0 .net "wdata", 255 0, v0x600001122a30_0;  1 drivers
v0x6000011210e0_0 .net "we", 0 0, L_0x600001211fe0;  1 drivers
E_0x600003641e00 .event posedge, v0x60000113c090_0;
S_0x14966a360 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x149699f50;
 .timescale 0 0;
P_0x600003641e80 .param/l "i" 1 9 184, +C4<01>;
S_0x14966a4d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14966a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000d06f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000d06fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001122370_1 .array/port v0x600001122370, 1;
v0x600001121200_0 .net "addr", 7 0, v0x600001122370_1;  1 drivers
v0x600001121290_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001121320_0 .var/i "i", 31 0;
v0x6000011213b0 .array "mem", 255 0, 255 0;
v0x600001121440_0 .var "rdata", 255 0;
v0x6000011214d0_0 .net "re", 0 0, L_0x6000012121c0;  1 drivers
v0x600001122a30_1 .array/port v0x600001122a30, 1;
v0x600001121560_0 .net "wdata", 255 0, v0x600001122a30_1;  1 drivers
v0x6000011215f0_0 .net "we", 0 0, L_0x600001212120;  1 drivers
S_0x1496a04e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x149699f50;
 .timescale 0 0;
P_0x600003641fc0 .param/l "i" 1 9 184, +C4<010>;
S_0x1496a0650 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1496a04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000d07000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000d07040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001122370_2 .array/port v0x600001122370, 2;
v0x600001121710_0 .net "addr", 7 0, v0x600001122370_2;  1 drivers
v0x6000011217a0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001121830_0 .var/i "i", 31 0;
v0x6000011218c0 .array "mem", 255 0, 255 0;
v0x600001121950_0 .var "rdata", 255 0;
v0x6000011219e0_0 .net "re", 0 0, L_0x600001212300;  1 drivers
v0x600001122a30_2 .array/port v0x600001122a30, 2;
v0x600001121a70_0 .net "wdata", 255 0, v0x600001122a30_2;  1 drivers
v0x600001121b00_0 .net "we", 0 0, L_0x600001212260;  1 drivers
S_0x1496a07c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x149699f50;
 .timescale 0 0;
P_0x600003642100 .param/l "i" 1 9 184, +C4<011>;
S_0x14969a6e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1496a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000d07080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000d070c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001122370_3 .array/port v0x600001122370, 3;
v0x600001121c20_0 .net "addr", 7 0, v0x600001122370_3;  1 drivers
v0x600001121cb0_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x600001121d40_0 .var/i "i", 31 0;
v0x600001121dd0 .array "mem", 255 0, 255 0;
v0x600001121e60_0 .var "rdata", 255 0;
v0x600001121ef0_0 .net "re", 0 0, L_0x600001212440;  1 drivers
v0x600001122a30_3 .array/port v0x600001122a30, 3;
v0x600001121f80_0 .net "wdata", 255 0, v0x600001122a30_3;  1 drivers
v0x600001122010_0 .net "we", 0 0, L_0x6000012123a0;  1 drivers
S_0x14969a850 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x149699f50;
 .timescale 0 0;
v0x6000011220a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14969a850
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000011220a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000011220a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14969a9c0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x149699f50;
 .timescale 0 0;
v0x6000011221c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14969a9c0
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000011221c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14969ad30 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1496a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x149810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x149810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x149810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1498100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x149810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x149810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x149810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1498101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x149810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x149810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x149810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1498102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x149810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x149810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x149810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1498103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x149810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x149810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x149810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1498104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x149810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x149810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x149810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1498105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x149810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x149810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x149810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1498106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x149810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000804a80 .functor BUFZ 256, L_0x6000012117c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000804af0 .functor BUFZ 256, L_0x600001211900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000804b60 .functor BUFZ 1, v0x60000115cea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000804c40 .functor BUFZ 256, v0x60000115da70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000804cb0 .functor BUFZ 1, v0x60000115db90_0, C4<0>, C4<0>, C4<0>;
L_0x600000804d20 .functor BUFZ 1, v0x60000115d8c0_0, C4<0>, C4<0>, C4<0>;
v0x60000115c510_0 .net *"_ivl_48", 255 0, L_0x6000012117c0;  1 drivers
v0x60000115c5a0_0 .net *"_ivl_50", 6 0, L_0x600001211860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000115c630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x60000115c6c0_0 .net *"_ivl_56", 255 0, L_0x600001211900;  1 drivers
v0x60000115c750_0 .net *"_ivl_58", 6 0, L_0x6000012119a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000115c7e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000115c870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x60000115c900_0 .var "addr_reg", 19 0;
v0x60000115c990_0 .var "alu_result", 255 0;
v0x60000115ca20_0 .net "clk", 0 0, v0x60000115b720_0;  alias, 1 drivers
v0x60000115cab0_0 .net "cmd", 127 0, v0x600001138240_0;  alias, 1 drivers
v0x60000115cb40_0 .net "cmd_done", 0 0, L_0x600000804b60;  alias, 1 drivers
v0x60000115cbd0_0 .net "cmd_ready", 0 0, L_0x600001211a40;  alias, 1 drivers
v0x60000115cc60_0 .var "cmd_reg", 127 0;
v0x60000115ccf0_0 .net "cmd_valid", 0 0, L_0x600000809500;  alias, 1 drivers
v0x60000115cd80_0 .net "count", 15 0, L_0x600001211720;  1 drivers
v0x60000115ce10_0 .var "count_reg", 15 0;
v0x60000115cea0_0 .var "done_reg", 0 0;
v0x60000115cf30_0 .var "elem_count", 15 0;
v0x60000115cfc0_0 .net "imm", 15 0, L_0x6000012115e0;  1 drivers
v0x60000115d050_0 .var "imm_reg", 15 0;
v0x60000115d0e0_0 .var/i "lane", 31 0;
v0x60000115d170 .array "lane_a", 15 0;
v0x60000115d170_0 .net v0x60000115d170 0, 15 0, L_0x600001217f20; 1 drivers
v0x60000115d170_1 .net v0x60000115d170 1, 15 0, L_0x600001210000; 1 drivers
v0x60000115d170_2 .net v0x60000115d170 2, 15 0, L_0x600001210140; 1 drivers
v0x60000115d170_3 .net v0x60000115d170 3, 15 0, L_0x600001210280; 1 drivers
v0x60000115d170_4 .net v0x60000115d170 4, 15 0, L_0x6000012103c0; 1 drivers
v0x60000115d170_5 .net v0x60000115d170 5, 15 0, L_0x600001210500; 1 drivers
v0x60000115d170_6 .net v0x60000115d170 6, 15 0, L_0x600001210640; 1 drivers
v0x60000115d170_7 .net v0x60000115d170 7, 15 0, L_0x600001210780; 1 drivers
v0x60000115d170_8 .net v0x60000115d170 8, 15 0, L_0x6000012108c0; 1 drivers
v0x60000115d170_9 .net v0x60000115d170 9, 15 0, L_0x600001210a00; 1 drivers
v0x60000115d170_10 .net v0x60000115d170 10, 15 0, L_0x600001210be0; 1 drivers
v0x60000115d170_11 .net v0x60000115d170 11, 15 0, L_0x600001210c80; 1 drivers
v0x60000115d170_12 .net v0x60000115d170 12, 15 0, L_0x600001210dc0; 1 drivers
v0x60000115d170_13 .net v0x60000115d170 13, 15 0, L_0x600001210f00; 1 drivers
v0x60000115d170_14 .net v0x60000115d170 14, 15 0, L_0x600001211040; 1 drivers
v0x60000115d170_15 .net v0x60000115d170 15, 15 0, L_0x600001211180; 1 drivers
v0x60000115d200 .array "lane_b", 15 0;
v0x60000115d200_0 .net v0x60000115d200 0, 15 0, L_0x60000121c640; 1 drivers
v0x60000115d200_1 .net v0x60000115d200 1, 15 0, L_0x6000012100a0; 1 drivers
v0x60000115d200_2 .net v0x60000115d200 2, 15 0, L_0x6000012101e0; 1 drivers
v0x60000115d200_3 .net v0x60000115d200 3, 15 0, L_0x600001210320; 1 drivers
v0x60000115d200_4 .net v0x60000115d200 4, 15 0, L_0x600001210460; 1 drivers
v0x60000115d200_5 .net v0x60000115d200 5, 15 0, L_0x6000012105a0; 1 drivers
v0x60000115d200_6 .net v0x60000115d200 6, 15 0, L_0x6000012106e0; 1 drivers
v0x60000115d200_7 .net v0x60000115d200 7, 15 0, L_0x600001210820; 1 drivers
v0x60000115d200_8 .net v0x60000115d200 8, 15 0, L_0x600001210960; 1 drivers
v0x60000115d200_9 .net v0x60000115d200 9, 15 0, L_0x600001210b40; 1 drivers
v0x60000115d200_10 .net v0x60000115d200 10, 15 0, L_0x600001210aa0; 1 drivers
v0x60000115d200_11 .net v0x60000115d200 11, 15 0, L_0x600001210d20; 1 drivers
v0x60000115d200_12 .net v0x60000115d200 12, 15 0, L_0x600001210e60; 1 drivers
v0x60000115d200_13 .net v0x60000115d200 13, 15 0, L_0x600001210fa0; 1 drivers
v0x60000115d200_14 .net v0x60000115d200 14, 15 0, L_0x6000012110e0; 1 drivers
v0x60000115d200_15 .net v0x60000115d200 15, 15 0, L_0x600001211220; 1 drivers
v0x60000115d290 .array "lane_result", 15 0, 15 0;
v0x60000115d320_0 .net "mem_addr", 19 0, L_0x600001211680;  1 drivers
v0x60000115d3b0_0 .var "mem_addr_reg", 19 0;
v0x60000115d440_0 .net "opcode", 7 0, L_0x6000012112c0;  1 drivers
v0x60000115d4d0_0 .var "reduce_result", 15 0;
v0x60000115d560 .array "reduce_tree", 79 0, 15 0;
v0x60000115d5f0_0 .net "rst_n", 0 0, v0x600001154120_0;  alias, 1 drivers
v0x60000115d680_0 .net "sram_addr", 19 0, v0x60000115d710_0;  alias, 1 drivers
v0x60000115d710_0 .var "sram_addr_reg", 19 0;
v0x60000115d7a0_0 .net "sram_rdata", 255 0, L_0x600000805500;  alias, 1 drivers
v0x60000115d830_0 .net "sram_re", 0 0, L_0x600000804d20;  alias, 1 drivers
v0x60000115d8c0_0 .var "sram_re_reg", 0 0;
v0x60000115d950_0 .net "sram_ready", 0 0, L_0x600001212bc0;  alias, 1 drivers
v0x60000115d9e0_0 .net "sram_wdata", 255 0, L_0x600000804c40;  alias, 1 drivers
v0x60000115da70_0 .var "sram_wdata_reg", 255 0;
v0x60000115db00_0 .net "sram_we", 0 0, L_0x600000804cb0;  alias, 1 drivers
v0x60000115db90_0 .var "sram_we_reg", 0 0;
v0x60000115dc20_0 .var/i "stage", 31 0;
v0x60000115dcb0_0 .var "state", 2 0;
v0x60000115dd40_0 .net "subop", 7 0, L_0x600001211360;  1 drivers
v0x60000115ddd0_0 .var "subop_reg", 7 0;
v0x60000115de60_0 .net "vd", 4 0, L_0x600001211400;  1 drivers
v0x60000115def0_0 .var "vd_reg", 4 0;
v0x60000115df80 .array "vrf", 31 0, 255 0;
v0x60000115e010_0 .net "vs1", 4 0, L_0x6000012114a0;  1 drivers
v0x60000115e0a0_0 .net "vs1_data", 255 0, L_0x600000804a80;  1 drivers
v0x60000115e130_0 .var "vs1_reg", 4 0;
v0x60000115e1c0_0 .net "vs2", 4 0, L_0x600001211540;  1 drivers
v0x60000115e250_0 .net "vs2_data", 255 0, L_0x600000804af0;  1 drivers
v0x60000115e2e0_0 .var "vs2_reg", 4 0;
E_0x600003642a00/0 .event anyedge, v0x60000115d170_0, v0x60000115d170_1, v0x60000115d170_2, v0x60000115d170_3;
E_0x600003642a00/1 .event anyedge, v0x60000115d170_4, v0x60000115d170_5, v0x60000115d170_6, v0x60000115d170_7;
E_0x600003642a00/2 .event anyedge, v0x60000115d170_8, v0x60000115d170_9, v0x60000115d170_10, v0x60000115d170_11;
E_0x600003642a00/3 .event anyedge, v0x60000115d170_12, v0x60000115d170_13, v0x60000115d170_14, v0x60000115d170_15;
v0x60000115d560_0 .array/port v0x60000115d560, 0;
v0x60000115d560_1 .array/port v0x60000115d560, 1;
v0x60000115d560_2 .array/port v0x60000115d560, 2;
E_0x600003642a00/4 .event anyedge, v0x60000115ddd0_0, v0x60000115d560_0, v0x60000115d560_1, v0x60000115d560_2;
v0x60000115d560_3 .array/port v0x60000115d560, 3;
v0x60000115d560_4 .array/port v0x60000115d560, 4;
v0x60000115d560_5 .array/port v0x60000115d560, 5;
v0x60000115d560_6 .array/port v0x60000115d560, 6;
E_0x600003642a00/5 .event anyedge, v0x60000115d560_3, v0x60000115d560_4, v0x60000115d560_5, v0x60000115d560_6;
v0x60000115d560_7 .array/port v0x60000115d560, 7;
v0x60000115d560_8 .array/port v0x60000115d560, 8;
v0x60000115d560_9 .array/port v0x60000115d560, 9;
v0x60000115d560_10 .array/port v0x60000115d560, 10;
E_0x600003642a00/6 .event anyedge, v0x60000115d560_7, v0x60000115d560_8, v0x60000115d560_9, v0x60000115d560_10;
v0x60000115d560_11 .array/port v0x60000115d560, 11;
v0x60000115d560_12 .array/port v0x60000115d560, 12;
v0x60000115d560_13 .array/port v0x60000115d560, 13;
v0x60000115d560_14 .array/port v0x60000115d560, 14;
E_0x600003642a00/7 .event anyedge, v0x60000115d560_11, v0x60000115d560_12, v0x60000115d560_13, v0x60000115d560_14;
v0x60000115d560_15 .array/port v0x60000115d560, 15;
v0x60000115d560_16 .array/port v0x60000115d560, 16;
v0x60000115d560_17 .array/port v0x60000115d560, 17;
v0x60000115d560_18 .array/port v0x60000115d560, 18;
E_0x600003642a00/8 .event anyedge, v0x60000115d560_15, v0x60000115d560_16, v0x60000115d560_17, v0x60000115d560_18;
v0x60000115d560_19 .array/port v0x60000115d560, 19;
v0x60000115d560_20 .array/port v0x60000115d560, 20;
v0x60000115d560_21 .array/port v0x60000115d560, 21;
v0x60000115d560_22 .array/port v0x60000115d560, 22;
E_0x600003642a00/9 .event anyedge, v0x60000115d560_19, v0x60000115d560_20, v0x60000115d560_21, v0x60000115d560_22;
v0x60000115d560_23 .array/port v0x60000115d560, 23;
v0x60000115d560_24 .array/port v0x60000115d560, 24;
v0x60000115d560_25 .array/port v0x60000115d560, 25;
v0x60000115d560_26 .array/port v0x60000115d560, 26;
E_0x600003642a00/10 .event anyedge, v0x60000115d560_23, v0x60000115d560_24, v0x60000115d560_25, v0x60000115d560_26;
v0x60000115d560_27 .array/port v0x60000115d560, 27;
v0x60000115d560_28 .array/port v0x60000115d560, 28;
v0x60000115d560_29 .array/port v0x60000115d560, 29;
v0x60000115d560_30 .array/port v0x60000115d560, 30;
E_0x600003642a00/11 .event anyedge, v0x60000115d560_27, v0x60000115d560_28, v0x60000115d560_29, v0x60000115d560_30;
v0x60000115d560_31 .array/port v0x60000115d560, 31;
v0x60000115d560_32 .array/port v0x60000115d560, 32;
v0x60000115d560_33 .array/port v0x60000115d560, 33;
v0x60000115d560_34 .array/port v0x60000115d560, 34;
E_0x600003642a00/12 .event anyedge, v0x60000115d560_31, v0x60000115d560_32, v0x60000115d560_33, v0x60000115d560_34;
v0x60000115d560_35 .array/port v0x60000115d560, 35;
v0x60000115d560_36 .array/port v0x60000115d560, 36;
v0x60000115d560_37 .array/port v0x60000115d560, 37;
v0x60000115d560_38 .array/port v0x60000115d560, 38;
E_0x600003642a00/13 .event anyedge, v0x60000115d560_35, v0x60000115d560_36, v0x60000115d560_37, v0x60000115d560_38;
v0x60000115d560_39 .array/port v0x60000115d560, 39;
v0x60000115d560_40 .array/port v0x60000115d560, 40;
v0x60000115d560_41 .array/port v0x60000115d560, 41;
v0x60000115d560_42 .array/port v0x60000115d560, 42;
E_0x600003642a00/14 .event anyedge, v0x60000115d560_39, v0x60000115d560_40, v0x60000115d560_41, v0x60000115d560_42;
v0x60000115d560_43 .array/port v0x60000115d560, 43;
v0x60000115d560_44 .array/port v0x60000115d560, 44;
v0x60000115d560_45 .array/port v0x60000115d560, 45;
v0x60000115d560_46 .array/port v0x60000115d560, 46;
E_0x600003642a00/15 .event anyedge, v0x60000115d560_43, v0x60000115d560_44, v0x60000115d560_45, v0x60000115d560_46;
v0x60000115d560_47 .array/port v0x60000115d560, 47;
v0x60000115d560_48 .array/port v0x60000115d560, 48;
v0x60000115d560_49 .array/port v0x60000115d560, 49;
v0x60000115d560_50 .array/port v0x60000115d560, 50;
E_0x600003642a00/16 .event anyedge, v0x60000115d560_47, v0x60000115d560_48, v0x60000115d560_49, v0x60000115d560_50;
v0x60000115d560_51 .array/port v0x60000115d560, 51;
v0x60000115d560_52 .array/port v0x60000115d560, 52;
v0x60000115d560_53 .array/port v0x60000115d560, 53;
v0x60000115d560_54 .array/port v0x60000115d560, 54;
E_0x600003642a00/17 .event anyedge, v0x60000115d560_51, v0x60000115d560_52, v0x60000115d560_53, v0x60000115d560_54;
v0x60000115d560_55 .array/port v0x60000115d560, 55;
v0x60000115d560_56 .array/port v0x60000115d560, 56;
v0x60000115d560_57 .array/port v0x60000115d560, 57;
v0x60000115d560_58 .array/port v0x60000115d560, 58;
E_0x600003642a00/18 .event anyedge, v0x60000115d560_55, v0x60000115d560_56, v0x60000115d560_57, v0x60000115d560_58;
v0x60000115d560_59 .array/port v0x60000115d560, 59;
v0x60000115d560_60 .array/port v0x60000115d560, 60;
v0x60000115d560_61 .array/port v0x60000115d560, 61;
v0x60000115d560_62 .array/port v0x60000115d560, 62;
E_0x600003642a00/19 .event anyedge, v0x60000115d560_59, v0x60000115d560_60, v0x60000115d560_61, v0x60000115d560_62;
v0x60000115d560_63 .array/port v0x60000115d560, 63;
v0x60000115d560_64 .array/port v0x60000115d560, 64;
v0x60000115d560_65 .array/port v0x60000115d560, 65;
v0x60000115d560_66 .array/port v0x60000115d560, 66;
E_0x600003642a00/20 .event anyedge, v0x60000115d560_63, v0x60000115d560_64, v0x60000115d560_65, v0x60000115d560_66;
v0x60000115d560_67 .array/port v0x60000115d560, 67;
v0x60000115d560_68 .array/port v0x60000115d560, 68;
v0x60000115d560_69 .array/port v0x60000115d560, 69;
v0x60000115d560_70 .array/port v0x60000115d560, 70;
E_0x600003642a00/21 .event anyedge, v0x60000115d560_67, v0x60000115d560_68, v0x60000115d560_69, v0x60000115d560_70;
v0x60000115d560_71 .array/port v0x60000115d560, 71;
v0x60000115d560_72 .array/port v0x60000115d560, 72;
v0x60000115d560_73 .array/port v0x60000115d560, 73;
v0x60000115d560_74 .array/port v0x60000115d560, 74;
E_0x600003642a00/22 .event anyedge, v0x60000115d560_71, v0x60000115d560_72, v0x60000115d560_73, v0x60000115d560_74;
v0x60000115d560_75 .array/port v0x60000115d560, 75;
v0x60000115d560_76 .array/port v0x60000115d560, 76;
v0x60000115d560_77 .array/port v0x60000115d560, 77;
v0x60000115d560_78 .array/port v0x60000115d560, 78;
E_0x600003642a00/23 .event anyedge, v0x60000115d560_75, v0x60000115d560_76, v0x60000115d560_77, v0x60000115d560_78;
v0x60000115d560_79 .array/port v0x60000115d560, 79;
E_0x600003642a00/24 .event anyedge, v0x60000115d560_79;
E_0x600003642a00 .event/or E_0x600003642a00/0, E_0x600003642a00/1, E_0x600003642a00/2, E_0x600003642a00/3, E_0x600003642a00/4, E_0x600003642a00/5, E_0x600003642a00/6, E_0x600003642a00/7, E_0x600003642a00/8, E_0x600003642a00/9, E_0x600003642a00/10, E_0x600003642a00/11, E_0x600003642a00/12, E_0x600003642a00/13, E_0x600003642a00/14, E_0x600003642a00/15, E_0x600003642a00/16, E_0x600003642a00/17, E_0x600003642a00/18, E_0x600003642a00/19, E_0x600003642a00/20, E_0x600003642a00/21, E_0x600003642a00/22, E_0x600003642a00/23, E_0x600003642a00/24;
L_0x600001217f20 .part L_0x600000804a80, 0, 16;
L_0x60000121c640 .part L_0x600000804af0, 0, 16;
L_0x600001210000 .part L_0x600000804a80, 16, 16;
L_0x6000012100a0 .part L_0x600000804af0, 16, 16;
L_0x600001210140 .part L_0x600000804a80, 32, 16;
L_0x6000012101e0 .part L_0x600000804af0, 32, 16;
L_0x600001210280 .part L_0x600000804a80, 48, 16;
L_0x600001210320 .part L_0x600000804af0, 48, 16;
L_0x6000012103c0 .part L_0x600000804a80, 64, 16;
L_0x600001210460 .part L_0x600000804af0, 64, 16;
L_0x600001210500 .part L_0x600000804a80, 80, 16;
L_0x6000012105a0 .part L_0x600000804af0, 80, 16;
L_0x600001210640 .part L_0x600000804a80, 96, 16;
L_0x6000012106e0 .part L_0x600000804af0, 96, 16;
L_0x600001210780 .part L_0x600000804a80, 112, 16;
L_0x600001210820 .part L_0x600000804af0, 112, 16;
L_0x6000012108c0 .part L_0x600000804a80, 128, 16;
L_0x600001210960 .part L_0x600000804af0, 128, 16;
L_0x600001210a00 .part L_0x600000804a80, 144, 16;
L_0x600001210b40 .part L_0x600000804af0, 144, 16;
L_0x600001210be0 .part L_0x600000804a80, 160, 16;
L_0x600001210aa0 .part L_0x600000804af0, 160, 16;
L_0x600001210c80 .part L_0x600000804a80, 176, 16;
L_0x600001210d20 .part L_0x600000804af0, 176, 16;
L_0x600001210dc0 .part L_0x600000804a80, 192, 16;
L_0x600001210e60 .part L_0x600000804af0, 192, 16;
L_0x600001210f00 .part L_0x600000804a80, 208, 16;
L_0x600001210fa0 .part L_0x600000804af0, 208, 16;
L_0x600001211040 .part L_0x600000804a80, 224, 16;
L_0x6000012110e0 .part L_0x600000804af0, 224, 16;
L_0x600001211180 .part L_0x600000804a80, 240, 16;
L_0x600001211220 .part L_0x600000804af0, 240, 16;
L_0x6000012112c0 .part v0x600001138240_0, 120, 8;
L_0x600001211360 .part v0x600001138240_0, 112, 8;
L_0x600001211400 .part v0x600001138240_0, 107, 5;
L_0x6000012114a0 .part v0x600001138240_0, 102, 5;
L_0x600001211540 .part v0x600001138240_0, 97, 5;
L_0x6000012115e0 .part v0x600001138240_0, 32, 16;
L_0x600001211680 .part v0x600001138240_0, 76, 20;
L_0x600001211720 .part v0x600001138240_0, 48, 16;
L_0x6000012117c0 .array/port v0x60000115df80, L_0x600001211860;
L_0x600001211860 .concat [ 5 2 0 0], v0x60000115e130_0, L_0x15009a848;
L_0x600001211900 .array/port v0x60000115df80, L_0x6000012119a0;
L_0x6000012119a0 .concat [ 5 2 0 0], v0x60000115e2e0_0, L_0x15009a890;
L_0x600001211a40 .cmp/eq 3, v0x60000115dcb0_0, L_0x15009a8d8;
S_0x14969b1b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642a40 .param/l "i" 1 10 137, +C4<00>;
v0x60000115d290_0 .array/port v0x60000115d290, 0;
v0x60000115d290_1 .array/port v0x60000115d290, 1;
v0x60000115d290_2 .array/port v0x60000115d290, 2;
v0x60000115d290_3 .array/port v0x60000115d290, 3;
E_0x600003642ac0/0 .event anyedge, v0x60000115d290_0, v0x60000115d290_1, v0x60000115d290_2, v0x60000115d290_3;
v0x60000115d290_4 .array/port v0x60000115d290, 4;
v0x60000115d290_5 .array/port v0x60000115d290, 5;
v0x60000115d290_6 .array/port v0x60000115d290, 6;
v0x60000115d290_7 .array/port v0x60000115d290, 7;
E_0x600003642ac0/1 .event anyedge, v0x60000115d290_4, v0x60000115d290_5, v0x60000115d290_6, v0x60000115d290_7;
v0x60000115d290_8 .array/port v0x60000115d290, 8;
v0x60000115d290_9 .array/port v0x60000115d290, 9;
v0x60000115d290_10 .array/port v0x60000115d290, 10;
v0x60000115d290_11 .array/port v0x60000115d290, 11;
E_0x600003642ac0/2 .event anyedge, v0x60000115d290_8, v0x60000115d290_9, v0x60000115d290_10, v0x60000115d290_11;
v0x60000115d290_12 .array/port v0x60000115d290, 12;
v0x60000115d290_13 .array/port v0x60000115d290, 13;
v0x60000115d290_14 .array/port v0x60000115d290, 14;
v0x60000115d290_15 .array/port v0x60000115d290, 15;
E_0x600003642ac0/3 .event anyedge, v0x60000115d290_12, v0x60000115d290_13, v0x60000115d290_14, v0x60000115d290_15;
E_0x600003642ac0 .event/or E_0x600003642ac0/0, E_0x600003642ac0/1, E_0x600003642ac0/2, E_0x600003642ac0/3;
E_0x600003642b00/0 .event anyedge, v0x60000115ddd0_0, v0x60000115d170_0, v0x60000115d170_1, v0x60000115d170_2;
E_0x600003642b00/1 .event anyedge, v0x60000115d170_3, v0x60000115d170_4, v0x60000115d170_5, v0x60000115d170_6;
E_0x600003642b00/2 .event anyedge, v0x60000115d170_7, v0x60000115d170_8, v0x60000115d170_9, v0x60000115d170_10;
E_0x600003642b00/3 .event anyedge, v0x60000115d170_11, v0x60000115d170_12, v0x60000115d170_13, v0x60000115d170_14;
E_0x600003642b00/4 .event anyedge, v0x60000115d170_15, v0x60000115d200_0, v0x60000115d200_1, v0x60000115d200_2;
E_0x600003642b00/5 .event anyedge, v0x60000115d200_3, v0x60000115d200_4, v0x60000115d200_5, v0x60000115d200_6;
E_0x600003642b00/6 .event anyedge, v0x60000115d200_7, v0x60000115d200_8, v0x60000115d200_9, v0x60000115d200_10;
E_0x600003642b00/7 .event anyedge, v0x60000115d200_11, v0x60000115d200_12, v0x60000115d200_13, v0x60000115d200_14;
E_0x600003642b00/8 .event anyedge, v0x60000115d200_15, v0x60000115d050_0;
E_0x600003642b00 .event/or E_0x600003642b00/0, E_0x600003642b00/1, E_0x600003642b00/2, E_0x600003642b00/3, E_0x600003642b00/4, E_0x600003642b00/5, E_0x600003642b00/6, E_0x600003642b00/7, E_0x600003642b00/8;
S_0x14969b320 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642b40 .param/l "i" 1 10 137, +C4<01>;
S_0x14969b490 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642bc0 .param/l "i" 1 10 137, +C4<010>;
S_0x14969b600 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642c40 .param/l "i" 1 10 137, +C4<011>;
S_0x14969b770 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642d00 .param/l "i" 1 10 137, +C4<0100>;
S_0x14969b8e0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642d80 .param/l "i" 1 10 137, +C4<0101>;
S_0x14969ba50 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642e00 .param/l "i" 1 10 137, +C4<0110>;
S_0x14969bbc0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642e80 .param/l "i" 1 10 137, +C4<0111>;
S_0x14969bd30 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642cc0 .param/l "i" 1 10 137, +C4<01000>;
S_0x14969bea0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642f40 .param/l "i" 1 10 137, +C4<01001>;
S_0x14969c010 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003642fc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x14969c180 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003643040 .param/l "i" 1 10 137, +C4<01011>;
S_0x14969c2f0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x6000036430c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x14969c460 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003643140 .param/l "i" 1 10 137, +C4<01101>;
S_0x14969c5d0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x6000036431c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x14969c740 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14969ad30;
 .timescale 0 0;
P_0x600003643240 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x1496950f0;
T_2 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000113fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000113f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000113fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000113fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000113fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000011382d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000113fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000113fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000113fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000113e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000113f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000113f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000113f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000113f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000113f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000113fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000113fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600001138480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001138360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000113fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000113fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000113eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000113ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000113f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000113f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1496950f0;
T_3 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000113fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000113f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000113ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000113f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001138240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001138480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000113e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001138090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113e760_0, 0;
    %fork t_1, S_0x14966ae50;
    %jmp t_0;
    .scope S_0x14966ae50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000113d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000113d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000113d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000113d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113f330, 0, 4;
    %load/vec4 v0x60000113d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000113d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1496950f0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000113f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000113f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600001138480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001138360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001138480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000113eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000113ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113f0f0_0, 0;
    %load/vec4 v0x60000113fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000113fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000113fcc0_0;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000113f960_0;
    %assign/vec4 v0x60000113ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000113f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000113efd0_0;
    %assign/vec4 v0x60000113f210_0, 0;
    %load/vec4 v0x60000113efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000113e6d0_0, 0;
    %load/vec4 v0x60000113efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000113e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000113e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113f450, 0, 4;
    %load/vec4 v0x60000113f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113f330, 0, 4;
    %load/vec4 v0x60000113f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000113f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000113f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113f330, 0, 4;
    %load/vec4 v0x60000113f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000113f450, 4;
    %assign/vec4 v0x60000113f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000113f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001138090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000113e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000113e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000113e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000113f210_0;
    %assign/vec4 v0x60000113f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113f840_0, 0;
    %load/vec4 v0x60000113f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000113f210_0;
    %assign/vec4 v0x600001138240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001138480_0, 0;
    %load/vec4 v0x600001138360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000113f210_0;
    %assign/vec4 v0x60000113e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113eb50_0, 0;
    %load/vec4 v0x60000113ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000113e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000113f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001138120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000113e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000113e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000113fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001138090_0, 0;
    %load/vec4 v0x60000113f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000113fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000113fcc0_0;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000113fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ed90_0, 0;
    %load/vec4 v0x60000113fcc0_0;
    %assign/vec4 v0x60000113f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x149676330;
T_4 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001138870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001120750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011207e0, 4;
    %assign/vec4 v0x600001138870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x149671690;
T_5 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001138ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001138ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001138ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138a20, 0, 4;
    %load/vec4 v0x600001138ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001138ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001138b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001120750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011207e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001138ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001138ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001138ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138a20, 4;
    %ix/getv/s 3, v0x600001138ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138a20, 0, 4;
    %load/vec4 v0x600001138ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001138ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001138a20, 4;
    %assign/vec4 v0x600001138b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14966c9f0;
T_6 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001138d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001138d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001138d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138cf0, 0, 4;
    %load/vec4 v0x600001138d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001138d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001138e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001120750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011207e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001138d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001138d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001138d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138cf0, 4;
    %ix/getv/s 3, v0x600001138d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138cf0, 0, 4;
    %load/vec4 v0x600001138d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001138d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001138cf0, 4;
    %assign/vec4 v0x600001138e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1496208d0;
T_7 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001139050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001139050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001139050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138fc0, 0, 4;
    %load/vec4 v0x600001139050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001139050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011390e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001120750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011207e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001139050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001139050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001139050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138fc0, 4;
    %ix/getv/s 3, v0x600001139050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138fc0, 0, 4;
    %load/vec4 v0x600001139050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001139050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001138fc0, 4;
    %assign/vec4 v0x6000011390e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x149619c40;
T_8 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001139b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001139d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001139680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011395f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001139b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000011398c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001139cb0_0;
    %assign/vec4 v0x600001139d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600001139830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001139560_0;
    %assign/vec4 v0x600001139680_0, 0;
    %load/vec4 v0x600001139680_0;
    %assign/vec4 v0x6000011395f0_0, 0;
    %load/vec4 v0x600001139710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000011399e0_0;
    %assign/vec4 v0x600001139b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001139a70_0;
    %load/vec4 v0x6000011399e0_0;
    %add;
    %assign/vec4 v0x600001139b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14961c0a0;
T_9 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000113b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000113ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000113b210_0;
    %assign/vec4 v0x60000113b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000113ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000113aac0_0;
    %assign/vec4 v0x60000113abe0_0, 0;
    %load/vec4 v0x60000113abe0_0;
    %assign/vec4 v0x60000113ab50_0, 0;
    %load/vec4 v0x60000113ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000113af40_0;
    %assign/vec4 v0x60000113b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000113afd0_0;
    %load/vec4 v0x60000113af40_0;
    %add;
    %assign/vec4 v0x60000113b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14960ff40;
T_10 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011346c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001134870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011341b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001134120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001134630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000011343f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000011347e0_0;
    %assign/vec4 v0x600001134870_0, 0;
T_10.2 ;
    %load/vec4 v0x600001134360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001134090_0;
    %assign/vec4 v0x6000011341b0_0, 0;
    %load/vec4 v0x6000011341b0_0;
    %assign/vec4 v0x600001134120_0, 0;
    %load/vec4 v0x600001134240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001134510_0;
    %assign/vec4 v0x600001134630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000011345a0_0;
    %load/vec4 v0x600001134510_0;
    %add;
    %assign/vec4 v0x600001134630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x149604b10;
T_11 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001135c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001135dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001135710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001135680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001135b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001135950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001135d40_0;
    %assign/vec4 v0x600001135dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000011358c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000011355f0_0;
    %assign/vec4 v0x600001135710_0, 0;
    %load/vec4 v0x600001135710_0;
    %assign/vec4 v0x600001135680_0, 0;
    %load/vec4 v0x6000011357a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001135a70_0;
    %assign/vec4 v0x600001135b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001135b00_0;
    %load/vec4 v0x600001135a70_0;
    %add;
    %assign/vec4 v0x600001135b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x149616270;
T_12 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001137180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001137330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001136c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001136be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011370f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001136eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000011372a0_0;
    %assign/vec4 v0x600001137330_0, 0;
T_12.2 ;
    %load/vec4 v0x600001136e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001136b50_0;
    %assign/vec4 v0x600001136c70_0, 0;
    %load/vec4 v0x600001136c70_0;
    %assign/vec4 v0x600001136be0_0, 0;
    %load/vec4 v0x600001136d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600001136fd0_0;
    %assign/vec4 v0x6000011370f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001137060_0;
    %load/vec4 v0x600001136fd0_0;
    %add;
    %assign/vec4 v0x6000011370f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1496974d0;
T_13 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001130750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011301b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011306c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001130480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001130870_0;
    %assign/vec4 v0x600001130900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000011303f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001130120_0;
    %assign/vec4 v0x600001130240_0, 0;
    %load/vec4 v0x600001130240_0;
    %assign/vec4 v0x6000011301b0_0, 0;
    %load/vec4 v0x6000011302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000011305a0_0;
    %assign/vec4 v0x6000011306c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001130630_0;
    %load/vec4 v0x6000011305a0_0;
    %add;
    %assign/vec4 v0x6000011306c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x149691b10;
T_14 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001131cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001131e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011317a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001131710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001131c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000011319e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001131dd0_0;
    %assign/vec4 v0x600001131e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600001131950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001131680_0;
    %assign/vec4 v0x6000011317a0_0, 0;
    %load/vec4 v0x6000011317a0_0;
    %assign/vec4 v0x600001131710_0, 0;
    %load/vec4 v0x600001131830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001131b00_0;
    %assign/vec4 v0x600001131c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001131b90_0;
    %load/vec4 v0x600001131b00_0;
    %add;
    %assign/vec4 v0x600001131c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14968f4c0;
T_15 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001133210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011333c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001132d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001132c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001133180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001132f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001133330_0;
    %assign/vec4 v0x6000011333c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600001132eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001132be0_0;
    %assign/vec4 v0x600001132d00_0, 0;
    %load/vec4 v0x600001132d00_0;
    %assign/vec4 v0x600001132c70_0, 0;
    %load/vec4 v0x600001132d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001133060_0;
    %assign/vec4 v0x600001133180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000011330f0_0;
    %load/vec4 v0x600001133060_0;
    %add;
    %assign/vec4 v0x600001133180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14968a6b0;
T_16 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000112c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000112c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000112c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000112c900_0;
    %assign/vec4 v0x60000112c990_0, 0;
T_16.2 ;
    %load/vec4 v0x60000112c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000112c1b0_0;
    %assign/vec4 v0x60000112c2d0_0, 0;
    %load/vec4 v0x60000112c2d0_0;
    %assign/vec4 v0x60000112c240_0, 0;
    %load/vec4 v0x60000112c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000112c630_0;
    %assign/vec4 v0x60000112c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000112c6c0_0;
    %load/vec4 v0x60000112c630_0;
    %add;
    %assign/vec4 v0x60000112c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x149688060;
T_17 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000112dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000112dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000112da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000112de60_0;
    %assign/vec4 v0x60000112def0_0, 0;
T_17.2 ;
    %load/vec4 v0x60000112d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000112d710_0;
    %assign/vec4 v0x60000112d830_0, 0;
    %load/vec4 v0x60000112d830_0;
    %assign/vec4 v0x60000112d7a0_0, 0;
    %load/vec4 v0x60000112d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000112db90_0;
    %assign/vec4 v0x60000112dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000112dc20_0;
    %load/vec4 v0x60000112db90_0;
    %add;
    %assign/vec4 v0x60000112dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x149685a10;
T_18 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000112f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000112f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000112efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000112f3c0_0;
    %assign/vec4 v0x60000112f450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000112ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000112ec70_0;
    %assign/vec4 v0x60000112ed90_0, 0;
    %load/vec4 v0x60000112ed90_0;
    %assign/vec4 v0x60000112ed00_0, 0;
    %load/vec4 v0x60000112ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000112f0f0_0;
    %assign/vec4 v0x60000112f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000112f180_0;
    %load/vec4 v0x60000112f0f0_0;
    %add;
    %assign/vec4 v0x60000112f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1496833c0;
T_19 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001128870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001128a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001128360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011282d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011287e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000011285a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001128990_0;
    %assign/vec4 v0x600001128a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600001128510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001128240_0;
    %assign/vec4 v0x600001128360_0, 0;
    %load/vec4 v0x600001128360_0;
    %assign/vec4 v0x6000011282d0_0, 0;
    %load/vec4 v0x6000011283f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000011286c0_0;
    %assign/vec4 v0x6000011287e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001128750_0;
    %load/vec4 v0x6000011286c0_0;
    %add;
    %assign/vec4 v0x6000011287e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x149680ee0;
T_20 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001129dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001129f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011298c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001129830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001129d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001129b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001129ef0_0;
    %assign/vec4 v0x600001129f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600001129a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000011297a0_0;
    %assign/vec4 v0x6000011298c0_0, 0;
    %load/vec4 v0x6000011298c0_0;
    %assign/vec4 v0x600001129830_0, 0;
    %load/vec4 v0x600001129950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001129c20_0;
    %assign/vec4 v0x600001129d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001129cb0_0;
    %load/vec4 v0x600001129c20_0;
    %add;
    %assign/vec4 v0x600001129d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14967e890;
T_21 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000112b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000112ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000112b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000112b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000112b450_0;
    %assign/vec4 v0x60000112b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000112afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000112ad00_0;
    %assign/vec4 v0x60000112ae20_0, 0;
    %load/vec4 v0x60000112ae20_0;
    %assign/vec4 v0x60000112ad90_0, 0;
    %load/vec4 v0x60000112aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000112b180_0;
    %assign/vec4 v0x60000112b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000112b210_0;
    %load/vec4 v0x60000112b180_0;
    %add;
    %assign/vec4 v0x60000112b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14967c240;
T_22 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001124900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001124ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011243f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001124360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001124870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001124630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001124a20_0;
    %assign/vec4 v0x600001124ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000011245a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000011242d0_0;
    %assign/vec4 v0x6000011243f0_0, 0;
    %load/vec4 v0x6000011243f0_0;
    %assign/vec4 v0x600001124360_0, 0;
    %load/vec4 v0x600001124480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001124750_0;
    %assign/vec4 v0x600001124870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000011247e0_0;
    %load/vec4 v0x600001124750_0;
    %add;
    %assign/vec4 v0x600001124870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x149674f50;
T_23 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x600001125e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001126010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001125950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011258c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001125dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001125b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001125f80_0;
    %assign/vec4 v0x600001126010_0, 0;
T_23.2 ;
    %load/vec4 v0x600001125b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001125830_0;
    %assign/vec4 v0x600001125950_0, 0;
    %load/vec4 v0x600001125950_0;
    %assign/vec4 v0x6000011258c0_0, 0;
    %load/vec4 v0x6000011259e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001125cb0_0;
    %assign/vec4 v0x600001125dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001125d40_0;
    %load/vec4 v0x600001125cb0_0;
    %add;
    %assign/vec4 v0x600001125dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1496895b0;
T_24 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011385a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000011385a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000011385a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138510, 0, 4;
    %load/vec4 v0x6000011385a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011385a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001120360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011203f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000011385a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000011385a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000011385a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138510, 4;
    %ix/getv/s 3, v0x6000011385a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138510, 0, 4;
    %load/vec4 v0x6000011385a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011385a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x149684910;
T_25 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011386c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000011386c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000011386c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138630, 0, 4;
    %load/vec4 v0x6000011386c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011386c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001120360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011203f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000011386c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000011386c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000011386c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138630, 4;
    %ix/getv/s 3, v0x6000011386c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138630, 0, 4;
    %load/vec4 v0x6000011386c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011386c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14967fc70;
T_26 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011387e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000011387e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000011387e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138750, 0, 4;
    %load/vec4 v0x6000011387e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011387e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001120360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011203f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000011387e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000011387e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000011387e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001138750, 4;
    %ix/getv/s 3, v0x6000011387e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001138750, 0, 4;
    %load/vec4 v0x6000011387e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011387e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14966aa10;
T_27 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x6000011206c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001120990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001120090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001120a20_0;
    %assign/vec4 v0x600001120990_0, 0;
    %load/vec4 v0x600001120120_0;
    %assign/vec4 v0x600001120090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14966aa10;
T_28 ;
    %wait E_0x600003647840;
    %load/vec4 v0x600001120990_0;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %load/vec4 v0x600001120090_0;
    %store/vec4 v0x600001120120_0, 0, 16;
    %load/vec4 v0x600001120990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001120900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001120bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001120bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600001120090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
    %load/vec4 v0x600001127e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001120090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600001120090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
    %load/vec4 v0x6000011202d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001120090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001120120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001120a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14969b1b0;
T_29 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14969b1b0;
T_30 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14969b320;
T_31 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14969b320;
T_32 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14969b490;
T_33 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14969b490;
T_34 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14969b600;
T_35 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14969b600;
T_36 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14969b770;
T_37 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14969b770;
T_38 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14969b8e0;
T_39 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14969b8e0;
T_40 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14969ba50;
T_41 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14969ba50;
T_42 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14969bbc0;
T_43 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14969bbc0;
T_44 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14969bd30;
T_45 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14969bd30;
T_46 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14969bea0;
T_47 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14969bea0;
T_48 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14969c010;
T_49 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14969c010;
T_50 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14969c180;
T_51 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14969c180;
T_52 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14969c2f0;
T_53 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14969c2f0;
T_54 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14969c460;
T_55 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14969c460;
T_56 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14969c5d0;
T_57 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14969c5d0;
T_58 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14969c740;
T_59 ;
    %wait E_0x600003642b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000115d050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000115d290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14969c740;
T_60 ;
    %wait E_0x600003642ac0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000115c990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14969ad30;
T_61 ;
    %wait E_0x600003642a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000115d0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x60000115d0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x60000115d0e0_0;
    %load/vec4a v0x60000115d170, 4;
    %ix/getv/s 4, v0x60000115d0e0_0;
    %store/vec4a v0x60000115d560, 4, 0;
    %load/vec4 v0x60000115d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115d0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000115dc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000115dc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000115d0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x60000115d0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000115dc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %load/vec4 v0x60000115dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000115d560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %add;
    %load/vec4 v0x60000115dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000115d560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000115dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000115d560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000115dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000115d560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000115dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000115d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000115d560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000115d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115d0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000115dc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115dc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000115d560, 4;
    %store/vec4 v0x60000115d4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14969ad30;
T_62 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000115d5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000115cc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000115cf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000115c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115cea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000115ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000115def0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000115e130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000115e2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000115d050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000115d3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000115ce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115cea0_0, 0;
    %load/vec4 v0x60000115dcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x60000115ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x60000115cab0_0;
    %assign/vec4 v0x60000115cc60_0, 0;
    %load/vec4 v0x60000115dd40_0;
    %assign/vec4 v0x60000115ddd0_0, 0;
    %load/vec4 v0x60000115de60_0;
    %assign/vec4 v0x60000115def0_0, 0;
    %load/vec4 v0x60000115e010_0;
    %assign/vec4 v0x60000115e130_0, 0;
    %load/vec4 v0x60000115e1c0_0;
    %assign/vec4 v0x60000115e2e0_0, 0;
    %load/vec4 v0x60000115cfc0_0;
    %assign/vec4 v0x60000115d050_0, 0;
    %load/vec4 v0x60000115d320_0;
    %assign/vec4 v0x60000115d3b0_0, 0;
    %load/vec4 v0x60000115cd80_0;
    %assign/vec4 v0x60000115ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x60000115ce10_0;
    %assign/vec4 v0x60000115cf30_0, 0;
    %load/vec4 v0x60000115d3b0_0;
    %assign/vec4 v0x60000115c900_0, 0;
    %load/vec4 v0x60000115ddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000115d8c0_0, 0;
    %load/vec4 v0x60000115d3b0_0;
    %assign/vec4 v0x60000115d710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000115db90_0, 0;
    %load/vec4 v0x60000115d3b0_0;
    %assign/vec4 v0x60000115d710_0, 0;
    %load/vec4 v0x60000115e0a0_0;
    %assign/vec4 v0x60000115da70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x60000115c990_0;
    %load/vec4 v0x60000115def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000115df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000115d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000115ddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000115d7a0_0;
    %load/vec4 v0x60000115def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000115df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000115d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000115def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000115df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000115cea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000115dcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14966b290;
T_63 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000113ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000113c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000113c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000113c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000113c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000113c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000113ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000113d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001103450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001103060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001103570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001103180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001103cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011046c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113c510_0, 0;
    %load/vec4 v0x60000113d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000113c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000113d3b0_0;
    %assign/vec4 v0x60000113cb40_0, 0;
    %load/vec4 v0x60000113c5a0_0;
    %assign/vec4 v0x60000113c630_0, 0;
    %load/vec4 v0x60000113c870_0;
    %assign/vec4 v0x60000113c900_0, 0;
    %load/vec4 v0x60000113c000_0;
    %assign/vec4 v0x60000113cc60_0, 0;
    %load/vec4 v0x600001104630_0;
    %assign/vec4 v0x60000113c3f0_0, 0;
    %load/vec4 v0x60000113c750_0;
    %assign/vec4 v0x60000113c7e0_0, 0;
    %load/vec4 v0x60000113ca20_0;
    %assign/vec4 v0x60000113cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000113c630_0;
    %assign/vec4 v0x60000113c6c0_0, 0;
    %load/vec4 v0x60000113c900_0;
    %assign/vec4 v0x60000113c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113c360_0, 0;
    %load/vec4 v0x60000113cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000113c6c0_0;
    %assign/vec4 v0x600001103060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001103180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001103330_0, 0;
    %load/vec4 v0x600001103210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001103330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001103b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001103ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600001103b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600001103960_0;
    %assign/vec4 v0x60000113c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000113c990_0;
    %assign/vec4 v0x60000113ce10_0, 0;
    %load/vec4 v0x60000113c480_0;
    %assign/vec4 v0x60000113d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113d290_0, 0;
    %load/vec4 v0x60000113d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000113c990_0;
    %assign/vec4 v0x60000113ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113cfc0_0, 0;
    %load/vec4 v0x60000113d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000113cea0_0;
    %assign/vec4 v0x60000113c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000113c6c0_0;
    %assign/vec4 v0x600001103450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001103570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001103720_0, 0;
    %load/vec4 v0x600001103600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001103720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000113c480_0;
    %assign/vec4 v0x600001103cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001103de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011046c0_0, 0;
    %load/vec4 v0x600001103e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000011046c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011046c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001103de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000011038d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000113c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000113c360_0, 0;
    %load/vec4 v0x60000113c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000113c6c0_0, 0;
    %load/vec4 v0x60000113c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000113c990_0, 0;
    %load/vec4 v0x60000113c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000113c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000113cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000113cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000113cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000113c360_0, 0;
    %load/vec4 v0x60000113cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000113cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000113c630_0;
    %load/vec4 v0x60000113cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000113c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000113c6c0_0, 0;
    %load/vec4 v0x60000113c900_0;
    %load/vec4 v0x60000113cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000113cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000113c990_0, 0;
    %load/vec4 v0x60000113cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14966a1f0;
T_64 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x6000011210e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001121050_0;
    %load/vec4 v0x600001120cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001120ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001120fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001120cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001120ea0, 4;
    %assign/vec4 v0x600001120f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14966a1f0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001120e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001120e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001120e10_0;
    %store/vec4a v0x600001120ea0, 4, 0;
    %load/vec4 v0x600001120e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001120e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14966a4d0;
T_66 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x6000011215f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001121560_0;
    %load/vec4 v0x600001121200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011213b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000011214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001121200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011213b0, 4;
    %assign/vec4 v0x600001121440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14966a4d0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001121320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001121320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001121320_0;
    %store/vec4a v0x6000011213b0, 4, 0;
    %load/vec4 v0x600001121320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001121320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1496a0650;
T_68 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x600001121b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001121a70_0;
    %load/vec4 v0x600001121710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011218c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000011219e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001121710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011218c0, 4;
    %assign/vec4 v0x600001121950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1496a0650;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001121830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001121830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001121830_0;
    %store/vec4a v0x6000011218c0, 4, 0;
    %load/vec4 v0x600001121830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001121830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14969a6e0;
T_70 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x600001122010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001121f80_0;
    %load/vec4 v0x600001121c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001121dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001121ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001121c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001121dd0, 4;
    %assign/vec4 v0x600001121e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14969a6e0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001121d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001121d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001121d40_0;
    %store/vec4a v0x600001121dd0, 4, 0;
    %load/vec4 v0x600001121d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001121d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x149699f50;
T_72 ;
    %wait E_0x600003641cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011222e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000011222e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001123960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000011226d0_0;
    %pad/u 32;
    %load/vec4 v0x6000011222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123c30_0, 4, 1;
    %load/vec4 v0x600001123450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001122520_0;
    %pad/u 32;
    %load/vec4 v0x6000011222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123b10_0, 4, 1;
    %load/vec4 v0x600001123720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001122640_0;
    %pad/u 32;
    %load/vec4 v0x6000011222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123ba0_0, 4, 1;
    %load/vec4 v0x60000115c1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x60000115c000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001122910_0;
    %pad/u 32;
    %load/vec4 v0x6000011222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123cc0_0, 4, 1;
    %load/vec4 v0x600001122f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001122d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001122400_0;
    %pad/u 32;
    %load/vec4 v0x6000011222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123a80_0, 4, 1;
    %load/vec4 v0x6000011222e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011222e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x149699f50;
T_73 ;
    %wait E_0x600003641c80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011222e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000011222e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001123c30_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123180_0, 4, 1;
    %load/vec4 v0x600001123b10_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001123c30_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123060_0, 4, 1;
    %load/vec4 v0x600001123ba0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001123c30_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001123b10_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x6000011230f0_0, 4, 1;
    %load/vec4 v0x600001123cc0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001123c30_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001123b10_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001123ba0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001123210_0, 4, 1;
    %load/vec4 v0x600001123a80_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001123c30_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001123b10_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001123ba0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001123cc0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122fd0_0, 4, 1;
    %load/vec4 v0x600001123180_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x60000115c3f0_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001123060_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x60000115c2d0_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000011230f0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x60000115c360_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %load/vec4 v0x600001123690_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001123210_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000115c480_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %load/vec4 v0x60000115c120_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %load/vec4 v0x60000115c1b0_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %load/vec4 v0x60000115c000_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001122fd0_0;
    %load/vec4 v0x6000011222e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x60000115c240_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %load/vec4 v0x600001122eb0_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %load/vec4 v0x600001122f40_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %load/vec4 v0x600001122d90_0;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4a v0x600001122a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011222e0_0;
    %store/vec4 v0x600001122880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000011222e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011222e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x149699f50;
T_74 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x6000011226d0_0;
    %assign/vec4 v0x600001122760_0, 0;
    %load/vec4 v0x600001122520_0;
    %assign/vec4 v0x6000011225b0_0, 0;
    %load/vec4 v0x600001122910_0;
    %assign/vec4 v0x6000011229a0_0, 0;
    %load/vec4 v0x600001122400_0;
    %assign/vec4 v0x600001122490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x149699f50;
T_75 ;
    %wait E_0x600003641c00;
    %load/vec4 v0x600001122760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011227f0, 4;
    %store/vec4 v0x6000011238d0_0, 0, 256;
    %load/vec4 v0x6000011225b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011227f0, 4;
    %store/vec4 v0x6000011233c0_0, 0, 256;
    %load/vec4 v0x6000011229a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011227f0, 4;
    %store/vec4 v0x600001123f00_0, 0, 256;
    %load/vec4 v0x600001122490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011227f0, 4;
    %store/vec4 v0x600001122d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1496a78c0;
T_76 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000115a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001158360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011583f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000011586c0_0;
    %assign/vec4 v0x6000011583f0_0, 0;
    %load/vec4 v0x6000011586c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000011585a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000011582d0, 4;
    %assign/vec4 v0x600001158360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1496a78c0;
T_77 ;
    %wait E_0x600003641e00;
    %load/vec4 v0x600001159d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001159cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001159c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001159b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001159b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011582d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1496a78c0;
T_78 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000115a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115abe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000115ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000115f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001159680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000115f060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001159710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000115abe0_0, 0;
    %load/vec4 v0x600001158e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000115ab50_0, 0;
    %load/vec4 v0x600001159710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000115f0f0_0, 0;
    %load/vec4 v0x60000115f0f0_0;
    %assign/vec4 v0x60000115f180_0, 0;
    %load/vec4 v0x6000011595f0_0;
    %assign/vec4 v0x600001159680_0, 0;
    %load/vec4 v0x600001158ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000115f060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1496a78c0;
T_79 ;
    %wait E_0x600003646f40;
    %load/vec4 v0x60000115a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001158ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011593b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001158e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011595f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001159440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001158f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011595f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001158f30_0, 0;
    %load/vec4 v0x60000115a370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001159200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001159710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001159710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000011593b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000011593b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001159710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001159440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011593b0_0, 0;
    %load/vec4 v0x600001158870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001159440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001158e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000011599e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001158e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001158e10_0, 0;
    %load/vec4 v0x600001158e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011595f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001158ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001158bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001158ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001158ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000115a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000011593b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001158f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001159710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1496a7cc0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001154120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001154480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001154510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000011541b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000115b9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000115b960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115ba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000115bd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000115afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000115ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000115b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000115b330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000115b180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000115b2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1496a7cc0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000115b720_0;
    %inv;
    %store/vec4 v0x60000115b720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1496a7cc0;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001120ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011213b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011218c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001121dd0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001120ea0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011213b0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011218c0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001121dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011582d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011582d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001154120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001154120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600003646580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001154480_0, 0, 1;
    %wait E_0x600003641e00;
    %wait E_0x600003641e00;
    %wait E_0x600003646580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001154480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000115b8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000115b8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600003641e00;
    %load/vec4 v0x600001154360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000115b8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000115b8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115b8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001120ea0, 4;
    %store/vec4 v0x60000115be70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011213b0, 4;
    %store/vec4 v0x60000115bf00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011218c0, 4;
    %store/vec4 v0x600001154000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001121dd0, 4;
    %store/vec4 v0x600001154090_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000115b7b0_0, 0, 32;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115be70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000115b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115b7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000115bf00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000115b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115b7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000115b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115b7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001154090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000115b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000115b7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000115b7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x60000115b7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
