Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/amer/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 68d9e14645dc470e851b2da33ebc500b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fpga_top_tb_behav xil_defaultlib.fpga_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 32 for port 'c' [/home/amer/Downloads/CMPE-140-master/CMPE-140-master/A8_Pipelined_MIPS_Processor/Pipelined_MIPS_SoC/Pipelined_MIPS_SoC.srcs/sources_1/new/FPGA/fpga_top.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'y' [/home/amer/Downloads/CMPE-140-master/CMPE-140-master/A8_Pipelined_MIPS_Processor/Pipelined_MIPS_SoC/Pipelined_MIPS_SoC.srcs/sources_1/new/FPGA/fpga_top.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.button_debouncer_default
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.D_Stage_Reg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.E_Stage_Reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mult_inf
Compiling module xil_defaultlib.M_Stage_Reg
Compiling module xil_defaultlib.HiLo_reg
Compiling module xil_defaultlib.W_Stage_Reg
Compiling module xil_defaultlib.mips_pipelined
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.and_fact(WIDTH=1)
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(WIDTH=4)
Compiling module xil_defaultlib.fact_reg(WIDTH=1)
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.Multiplexer
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.FSMmult
Compiling module xil_defaultlib.fact_reg
Compiling module xil_defaultlib.fact_res_done_reg
Compiling module xil_defaultlib.fact_res_err_reg
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.system_AD
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.hex_to_7seg
Compiling module xil_defaultlib.led_mux
Compiling module xil_defaultlib.fpga_top
Compiling module xil_defaultlib.fpga_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpga_top_tb_behav
