Testbench for Xilinx coregen db_mem and application of VHDL configuration. File name is src_and_tb.

Testbech result:
![Image](https://github.com/user-attachments/assets/524f3006-35e9-4d1c-affc-f261cd310c02)

Testbench for Xilinx coregen db_mem and application of VHDL file IO and funcitons. File name is sec2_src_and_tb.

Testbench result:
![Image](https://github.com/user-attachments/assets/5216ab2b-b1f0-4c2d-9214-244255b2ddd1)

Testbench for basic ADC. File name is sec3_src_and_tb.
![Image](https://github.com/user-attachments/assets/979b3a9d-4ef0-4c6f-8b4d-68d9fef83721)
