verilog work "Adder1b.vf"
verilog work "AddSub1b.vf"
verilog work "MyRegister4b.v"
verilog work "Load_Gen.v"
verilog work "clkdiv.v"
verilog work "AddSub4b.vf"
verilog work "Top.v"
verilog work "Top_sim.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
