"I2C Slave Address
 (7-bit)","Register
 Address (HEX)",B7,B7_dev,B6,B6_dev,B5,B5_dev,B4,B4_dev,B3,B3_dev,B2,B2_dev,B1,B1_dev,B0,B0_dev
0x0b,0x0,GPU8_INT_OVERT_N,GPU7,GPU7_INT_OVERT_N,GPU6,GPU6_INT_OVERT_N,GPU5,GPU5_INT_OVERT_N,GPU4,GPU4_INT_OVERT_N,GPU3,GPU3_INT_OVERT_N,GPU2,GPU2_INT_OVERT_N,GPU1,GPU1_INT_OVERT_N,GPU0
0x0b,0x1,NVSW4_OSFP_OVERT_INT_N,NVSWITCH3,NVSW3_OSFP_OVERT_INT_N,NVSWITCH2,NVSW2_OSFP_OVERT_INT_N,NVSWITCH1,NVSW1_OSFP_OVERT_INT_N,NVSWITCH0,NVSW4_OVERT_INT_N,NVSWITCH3,NVSW3_OVERT_INT_N,NVSWITCH2,NVSW2_OVERT_INT_N,NVSWITCH1,NVSW1_OVERT_INT_N,NVSWITCH0
0x0b,0x2,GPU8_INT_PWRGD,GPU7,GPU7_INT_PWRGD,GPU6,GPU6_INT_PWRGD,GPU5,GPU5_INT_PWRGD,GPU4,GPU4_INT_PWRGD,GPU3,GPU3_INT_PWRGD,GPU2,GPU2_INT_PWRGD,GPU1,GPU1_INT_PWRGD,GPU0
0x0b,0x3,GPU8_INT_PRSNT_N,GPU7,GPU7_INT_PRSNT_N,GPU6,GPU6_INT_PRSNT_N,GPU5,GPU5_INT_PRSNT_N,GPU4,GPU4_INT_PRSNT_N,GPU3,GPU3_INT_PRSNT_N,GPU2,GPU2_INT_PRSNT_N,GPU1,GPU1_INT_PRSNT_N,GPU0
0x0b,0x4,NVSW_34_VDD1V8_INT_PG,NVSWITCH3 NVSWITCH2,NVSW_12_VDD1V8_INT_PG,NVSWITCH1 NVSWITCH0,NVSW_2_HVDD_INT_PG,NVSWITCH1,NVSW_2_DVDD_INT_PG,NVSWITCH1,NVSW_2_VDD_INT_PG,NVSWITCH1,NVSW_1_HVDD_INT_PG,NVSWITCH0,NVSW_1_DVDD_INT_PG,NVSWITCH0,NVSW_1_VDD_INT_PG,NVSWITCH0
0x0b,0x5,NVSW_34_IBC_INT_PG,NVSWITCH3 NVSWITCH2,NVSW_12_IBC_INT_PG,NVSWITCH1 NVSWITCH0,NVSW_4_HVDD_INT_PG,NVSWITCH3,NVSW_4_DVDD_INT_PG,NVSWITCH3,NVSW_4_VDD_INT_PG,NVSWITCH3,NVSW_3_HVDD_INT_PG,NVSWITCH2,NVSW_3_DVDD_INT_PG,NVSWITCH2,NVSW_3_VDD_INT_PG,NVSWITCH2
0x0b,0x6,HSC8_ALERT_INT_N,HSC7,HSC7_ALERT_INT_N,HSC6,HSC6_ALERT_INT_N,HSC5,HSC5_ALERT_INT_N,HSC4,HSC4_ALERT_INT_N,HSC3,HSC3_ALERT_INT_N,HSC2,HSC2_ALERT_INT_N,HSC1,HSC1_ALERT_INT_N,HSC0
0x0b,0x7,NVSW_34_3V3_INT_PG,NVSWITCH3 NVSWITCH2,NVSW_12_3V3_INT_PG,NVSWITCH1 NVSWITCH0,NVSW_34_5V_INT_PG,NVSWITCH3 NVSWITCH2,NVSW_12_5V_INT_PG,NVSWITCH1 NVSWITCH0,HSC_STBY_ALERT_INT_N,HSCSTBY,HSC11_ALERT_INT_N,HSC10,HSC10_ALERT_INT_N,HSC9,HSC9_ALERT_INT_N,HSC8
0x0b,0x8,HSC8_PWR_INT_GD,HSC7,HSC7_PWR_INT_GD,HSC6,HSC6_PWR_INT_GD,HSC5,HSC5_PWR_INT_GD,HSC4,HSC4_PWR_INT_GD,HSC3,HSC3_PWR_INT_GD,HSC2,HSC2_PWR_INT_GD,HSC1,HSC1_PWR_INT_GD,HSC0
0x0b,0x9,RET_4567_1V8LDO_INT_PG,PCIeRetimer7 PCIeRetimer6 PCIeRetimer5 PCIeRetimer4,RET_4567_1V8VDD_INT_PG,PCIeRetimer7 PCIeRetimer6 PCIeRetimer5 PCIeRetimer4,RET_0123_1V8LDO_INT_PG,PCIeRetimer3 PCIeRetimer2 PCIeRetimer1 PCIeRetimer0,RET_0123_1V8VDD_INT_PG,PCIeRetimer3 PCIeRetimer2 PCIeRetimer1 PCIeRetimer0,RSVD,RSVD,HSC11_PWR_INT_GD,HSC10,HSC10_PWR_INT_GD,HSC11,HSC9_PWR_INT_GD,HSC8
0x0b,0xA,RET3_4567_0V9_INT_PG,PCIeRetimer7,RET2_4567_0V9_INT_PG,PCIeRetimer6,RET1_4567_0V9_INT_PG,PCIeRetimer5,RET0_4567_0V9_INT_PG,PCIeRetimer4,RET3_0123_0V9_INT_PG,PCIeRetimer3,RET2_0123_0V9_INT_PG,PCIeRetimer2,RET1_0123_0V9_INT_PG,PCIeRetimer1,RET0_0123_0V9_INT_PG,PCIeRetimer0
0x0b,0xB,PEXSW_PEX0V8_INT_PG,unknown,NVSW_3_VR_FLT_INT_N,NVSWITCH3,NVSW_2_VR_FLT_INT_N,NVSWITCH2,NVSW_1_VR_FLT_INT_N,NVSWITCH1,NVSW_0_VR_FLT_INT_N,NVSWITCH0,SYS_3V0_INT_PG,HMC,SYS_3V3_INT_PG,HMC,SYS_1V8_INT_PG,HMC
0x0b,0xC,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_PEX_REFCLK3_DET_INT,FPGA,FPGA_RET_4567_REFCLK2_DET_INT,FPGA,FPGA_RET_0123_REFCLK1_DET_INT,FPGA,ALT_SENSE_READY_INT,FPGA
0x0b,0x0D,RSVD,,RSVD,,HERM_3_INT_PG,,HERM_2_INT_PG,,HERM_1_INT_PG,,HMC_INT_PG,,CAR_INT_PG,,CAR_COME_INT_PG,
0x0b,0x0E,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,SMBPBI_FENCE_BMC_INT,,SMBPBI_FENCE_HMC_INT,
0x0b,0x0F,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,<GPU_PWR_EN>,
0x0b,0x10,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,<EN_SW_POWER_BRAKE_N>,,<EN_SW_GPU_BASE_PWR_EN>,,RSVD,
0x0b,0x11,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,<HOST2BB_POWER_BRAKE_N>,,<HOST2BB_PWR>,,RSVD,
0x0b,0x12,<HERM_PWR_EN>,,<COMe_PWR_EN>,,<RET_PWR_EN>,,<PEX_SWITCH_PWR_EN>,,<NVSW_3_4_PWR_EN >,,<NVSW_1_2_PWR_EN >,,<HSC_1_11_EN_FPGA>,,<SysVR_PWR_EN>,
0x0b,0x13,GPU8M_PWRGD,,GPU7M_PWRGD,,GPU6M_PWRGD,,GPU5M_PWRGD,,GPU4M_PWRGD,,GPU3M_PWRGD,,GPU2M_PWRGD,,GPU1M_PWRGD,
0x0b,0x14,GPU8_PWRGD,,GPU7_PWRGD,,GPU6_PWRGD,,GPU5_PWRGD,,GPU4_PWRGD,,GPU3_PWRGD,,GPU2_PWRGD,,GPU1_PWRGD,
0x0b,0x15,GPU8M_PRSNT_N,,GPU7M_PRSNT_N,,GPU6M_PRSNT_N,,GPU5M_PRSNT_N,,GPU4M_PRSNT_N,,GPU3M_PRSNT_N,,GPU2M_PRSNT_N,,GPU1M_PRSNT_N,
0x0b,0x16,GPU8_PRSNT_N,,GPU7_PRSNT_N,,GPU6_PRSNT_N,,GPU5_PRSNT_N,,GPU4_PRSNT_N,,GPU3_PRSNT_N,,GPU2_PRSNT_N,,GPU1_PRSNT_N,
0x0b,0x17,GPU8M_OVERT_N,,GPU7M_OVERT_N,,GPU6M_OVERT_N,,GPU5M_OVERT_N,,GPU4M_OVERT_N,,GPU3M_OVERT_N,,GPU2M_OVERT_N,,GPU1M_OVERT_N,
0x0b,0x18,GPU8_OVERT_N,,GPU7_OVERT_N,,GPU6_OVERT_N,,GPU5_OVERT_N,,GPU4_OVERT_N,,GPU3_OVERT_N,,GPU2_OVERT_N,,GPU1_OVERT_N,
0x0b,0x19,NVSW4_TH_OSFP_OVERTM_N,,NVSW3_TH_OSFP_OVERTM_N,,NVSW2_TH_OSFP_OVERTM_N,,NVSW1_TH_OSFP_OVERTM_N,,NVSW4_TH_OVERTM_N,,NVSW3_TH_OVERTM_N,,NVSW2_TH_OVERTM_N,,NVSW1_TH_OVERTM_N,
0x0b,0x1A,NVSW4_TH_OSFP_OVERT_N,,NVSW3_TH_OSFP_OVERT_N,,NVSW2_TH_OSFP_OVERT_N,,NVSW1_TH_OSFP_OVERT_N,,NVSW4_TH_OVERT_N,,NVSW3_TH_OVERT_N,,NVSW2_TH_OVERT_N,,NVSW1_TH_OVERT_N,
0x0b,0x1B,NVSW_34_VDD1V8M_PG,,NVSW_12_VDD1V8M_PG,,NVSW_2_HVDDM_PG,,NVSW_2_DVDDM_PG,,NVSW_2_VDDM_PG,,NVSW_1_HVDDM_PG,,NVSW_1_DVDDM_PG,,NVSW_1_VDDM_PG,
0x0b,0x1C,NVSW_34_VDD1V8_PG,,NVSW_12_VDD1V8_PG,,NVSW_2_HVDD_PG,,NVSW_2_DVDD_PG,,NVSW_2_VDD_PG,,NVSW_1_HVDD_PG,,NVSW_1_DVDD_PG,,NVSW_1_VDD_PG,
0x0b,0x1D,NVSW_34_IBCM_PG,,NVSW_12_IBCM_PG,,NVSW_4_HVDDM_PG,,NVSW_4_DVDDM_PG,,NVSW_4_VDDM_PG,,NVSW_3_HVDDM_PG,,NVSW_3_DVDDM_PG,,NVSW_3_VDDM_PG,
0x0b,0x1E,NVSW_34_IBC_PG,,NVSW_12_IBC_PG,,NVSW_4_HVDD_PG,,NVSW_4_DVDD_PG,,NVSW_4_VDD_PG,,NVSW_3_HVDD_PG,,NVSW_3_DVDD_PG,,NVSW_3_VDD_PG,
0x0b,0x1F,HSC8_ALERT_M_N,,HSC7_ALERT_M_N,,HSC6_ALERT_M_N,,HSC5_ALERT_M_N,,HSC4_ALERT_M_N,,HSC3_ALERT_M_N,,HSC2_ALERT_M_N,,HSC1_ALERT_M_N,
0x0b,0x20,HSC8_ALERT_N,,HSC7_ALERT_N,,HSC6_ALERT_N,,HSC5_ALERT_N,,HSC4_ALERT_N,,HSC3_ALERT_N,,HSC2_ALERT_N,,HSC1_ALERT_N,
0x0b,0x21,NVSW_34_3V3_M_PG,,NVSW_12_3V3_M_PG,,NVSW_34_5V_M_PG,,NVSW_12_5V_M_PG,,HSC_STBY_ALERT_M_N,,HSC11_ALERT_M_N,,HSC10_ALERT_M_N,,HSC9_ALERT_M_N,
0x0b,0x22,NVSW_34_3V3_PG,,NVSW_12_3V3_PG,,NVSW_34_5V_PG,,NVSW_12_5V_PG,,HSC_STBY_ALERT_N,,HSC11_ALERT_N,,HSC10_ALERT_N,,HSC9_ALERT_N,
0x0b,0x23,HSC8_PWRM_GD,,HSC7_PWRM_GD,,HSC6_PWRM_GD,,HSC5_PWRM_GD,,HSC4_PWRM_GD,,HSC3_PWRM_GD,,HSC2_PWRM_GD,,HSC1_PWRM_GD,
0x0b,0x24,HSC8_PWR_GD,,HSC7_PWR_GD,,HSC6_PWR_GD,,HSC5_PWR_GD,,HSC4_PWR_GD,,HSC3_PWR_GD,,HSC2_PWR_GD,,HSC1_PWR_GD,
0x0b,0x25,RET_4567_1V8LDOM_PG,,RET_4567_1V8VDDM_PG,,RET_0123_1V8LDOM_PG,,RET_0123_1V8VDDM_PG,,RSVD,,HSC11_PWRM_GD,,HSC10_PWRM_GD,,HSC9_PWRM_GD,
0x0b,0x26,RET_4567_1V8LDO_PG,,RET_4567_1V8VDD_PG,,RET_0123_1V8LDO_PG,,RET_0123_1V8VDD_PG,,RSVD,,HSC11_PWR_GD,,HSC10_PWR_GD,,HSC9_PWR_GD,
0x0b,0x27,RET3_4567_0V9M_PG,,RET2_4567_0V9M_PG,,RET1_4567_0V9M_PG,,RET0_4567_0V9M_PG,,RET3_0123_0V9M_PG,,RET2_0123_0V9M_PG,,RET1_0123_0V9M_PG,,RET0_0123_0V9M_PG,
0x0b,0x28,RET3_4567_0V9_PG,,RET2_4567_0V9_PG,,RET1_4567_0V9_PG,,RET0_4567_0V9_PG,,RET3_0123_0V9_PG,,RET2_0123_0V9_PG,,RET1_0123_0V9_PG,,RET0_0123_0V9_PG,
0x0b,0x29,PEXSW_PEX0V8_M_PG,,NVSW_3_VR_FLT_M_N,,NVSW_2_VR_FLT_M_N,,NVSW_1_VR_FLT_M_N,,NVSW_0_VR_FLT_M_N,,SYS_3V0_INT_M_PG,,SYS_3V3_M_PG,,SYS_1V8_M_PG,
0x0b,0x2A,PEXSW_PEX0V8_PG,,NVSW_3_VR_FLT_N,,NVSW_2_VR_FLT_N,,NVSW_1_VR_FLT_N,,NVSW_0_VR_FLT_N,,SYS_3V0_PG,,SYS_3V3_PG,,SYS_1V8_PG,
0x0b,0x2B,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_PEX_REFCLK3_DET_M,,FPGA_RET_4567_REFCLK1_DET_M,,FPGA_RET_0123_REFCLK1_DET_M,,ALT_SENSE_READY_M,
0x0b,0x2C,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_PEX_REFCLK3_DET,,FPGA_RET_4567_REFCLK1_DET,,FPGA_RET_0123_REFCLK1_DET,,ALT_SENSE_READY,
0x0b,0x2D,RSVD,,RSVD,,HERM_3_M_PG,,HERM_2_M_PG,,HERM_1_M_PG,,HMC_M_PG,,CAR_M_PG,,CAR_COME_M_PG,
0x0b,0x2E,RSVD,,RSVD,,HERM_3_PG,,HERM_2_PG,,HERM_1_PG,,HMC_PG,,CAR_PG,,CAR_COME_PG,
0x0b,0x2F,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,SMBPBI_FENCE_BMC_M,,SMBPBI_FENCE_HMC_M,
0x0b,0x30,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,SMBPBI_FENCE_BMC,,SMBPBI_FENCE_HMC,
0x0b,0x31,RSVD,,FPGA_MIDP_RESET_L,,FPGA_MIDP_PEX_RST_L[2],,FPGA_MIDP_PEX_RST_L[1],,FPGA_MIDP_PEX_RST_L[0],,FPGA_MIDP_PWR_BRAKE_L,,RSVD,,FPGA_MIDP_HGX_PWR_EN,
0x0b,0x32,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_HST_BMC_BB_ID1,,FPGA_HST_BMC_BB_ID0,,FPGA_MIDP_PEX_STRAP1,,FPGA_MIDP_PEX_STRAP0,
0x0b,0x33,TMP468_NVSW_OVERT_L,,TMP468_NVSW_WARN_L,,RET_4567_TEMP_WARN_L,,RET_0123_TEMP_WARN_L,,FPGA_HMC_PCIE_PERST_L,,FPGA_HMC_PWR_EN,,FPGA_MIDP_HMC_READY,,HERM_3V3_STBY_PGOOD,
0x0b,0x34,FPGA_USER_STRAP_5,,FPGA_USER_STRAP_4,,FPGA_USER_STRAP_3,,FPGA_USER_STRAP_2,,FPGA_USER_STRAP_1,,RSVD,,RSVD,,FPGA_EROT_AP_GRNT_L,
0x0b,0x35,FPGA_HEADER_RSVD_8,FPGA,FPGA_HEADER_RSVD_7,,FPGA_HEADER_RSVD_6,,FPGA_HEADER_RSVD_5,,FPGA_HEADER_RSVD_4,,FPGA_HEADER_RSVD_3,,FPGA_HEADER_RSVD_2,,FPGA_HEADER_RSVD_1,
0x0b,0x36,RSVD,,FPGA_MIDP_I2C4_ALERT_L,,FPGA_MIDP_I2C3_ALERT_L,,FPGA_MIDP_I2C2_ALERT_L,,FPGA_MIDP_I2C1_ALERT_L,,FPGA_MIDP_TH_OVERT_N,,FPGA_MIDP_HGX_FPGA_READY,,FPGA_MIDP_HGX_PWR_GD,
0x0b,0x37,SXM_PWR_BRK_8_N,GPU7,SXM_PWR_BRK_7_N,,SXM_PWR_BRK_6_N,,SXM_PWR_BRK_5_N,,SXM_PWR_BRK_4_N,,SXM_PWR_BRK_3_N,,SXM_PWR_BRK_2_N,,SXM_PWR_BRK_1_N,
0x0b,0x38,RSVD,,FPGA_HSC11_RIGHT_EN,,FPGA_HSC10_RIGHT_EN,,FPGA_HSC9_LEFT_EN,,FPGA_SYS_3V3_PWR_EN,,FPGA_SYS_1V8_PWR_EN,,RSVD,,RSVD,
0x0b,0x39,FPGA_HSC8_RIGHT_EN,,FPGA_HSC7_RIGHT_EN,,FPGA_HSC6_RIGHT_EN,,FPGA_HSC5_RIGHT_EN,,FPGA_HSC4_LEFT_EN,,FPGA_HSC3_LEFT_EN,,FPGA_HSC2_LEFT_EN,,FPGA_HSC1_LEFT_EN,
0x0b,0x3A,FPGA_NVSW_23_VDD1V8_PWR_EN,,FPGA_NVSW_01_VDD1V8_PWR_EN,,FPGA_NVSW_23_HVDD_PWR_EN,,FPGA_NVSW_23_DVDD_PWR_EN,,FPGA_NVSW_23_VDD_PWR_EN,,FPGA_NVSW_01_HVDD_PWR_EN,,FPGA_NVSW_01_DVDD_PWR_EN,,FPGA_NVSW_01_VDD_PWR_EN,
0x0b,0x3B,FPGA_NVSW_23_FUSE_SRC_EN,,FPGA_NVSW_01_FUSE_SRC_EN,,FPGA_NVSW_23_3V3_PWR_EN,,FPGA_NVSW_01_3V3_PWR_EN,,FPGA_NVSW_23_5V_PWR_EN,,FPGA_NVSW_01_5V_PWR_EN,,RSVD,,FPGA_PEXSW_PEX0V8_EN,
0x0b,0x3C,FPGA_SXM7_PWR_EN,,FPGA_SXM6_PWR_EN,,FPGA_SXM5_PWR_EN,,FPGA_SXM4_PWR_EN,,FPGA_SXM3_PWR_EN,,FPGA_SXM2_PWR_EN,,FPGA_SXM1_PWR_EN,,FPGA_SXM0_PWR_EN,
0x0b,0x3D,FPGA_SXM7_PEX_RST_L,,FPGA_SXM6_PEX_RST_L,,FPGA_SXM5_PEX_RST_L,,FPGA_SXM4_PEX_RST_L,,FPGA_SXM3_PEX_RST_L,,FPGA_SXM2_PEX_RST_L,,FPGA_SXM1_PEX_RST_L,,FPGA_SXM0_PEX_RST_L,
0x0b,0x3E,FPGA_NVSW_3_VBOOT_RST_L,,FPGA_NVSW_2_VBOOT_RST_L,,FPGA_NVSW_1_VBOOT_RST_L,,FPGA_NVSW_0_VBOOT_RST_L,,FPGA_NVSW4_PERST_L,,FPGA_NVSW3_PERST_L,,FPGA_NVSW2_PERST_L,,FPGA_NVSW1_PERST_L,
0x0b,0x3F,FPGA_RET3_4567_RESET_L,,FPGA_RET2_4567_RESET_L,,FPGA_RET1_4567_RESET_L,,FPGA_RET0_4567_RESET_L,,FPGA_RET3_0123_RESET_L,,FPGA_RET2_0123_RESET_L,,FPGA_RET1_0123_RESET_L,,FPGA_RET0_0123_RESET_L,
0x0b,0x40,FPGA_RET3_4567_PERST_L,,FPGA_RET2_4567_PERST_L,,FPGA_RET1_4567_PERST_L,,FPGA_RET0_4567_PERST_L,,FPGA_RET3_0123_PERST_L,,FPGA_RET2_0123_PERST_L,,FPGA_RET1_0123_PERST_L,,FPGA_RET0_0123_PERST_L,
0x0b,0x41,FPGA_PEXSW_RST_L,,FPGA_PEXSW_GPIO_2,,FPGA_PEXSW_GPIO_1,,FPGA_PEXSW_GPIO_0,,FPGA_RET_4567_MUX_SEL,,FPGA_RET_0123_MUX_SEL,,RSVD,,FPGA_PEXSW_PERST_L,
0x0b,0x42,RSVD,,RSVD,,RSVD,,FPGA_USB_RDVR_ST_L,,FPGA_USER_LED_ORANGE,,FPGA_USER_LED_RED,,FPGA_USER_LED_YELLOW,,FPGA_USER_LED_GREEN,
0x0b,0x43,RSVD,,RSVD,,FPGA_NVSW2_CLKBUF_PWRDWN_L,,FPGA_NVSW1_CLKBUF_PWRDWN_L,,FPGA_NVSW_CLKGEN_OE2,,FPGA_NVSW_CLKGEN_OE1,,RSVD,,RSVD,
0x0b,0x44,FPGA_PCIE2_CLKBUF_PWRDWN_L,,FPGA_PCIE1_CLKBUF_PWRDWN_L,,FPGA_PCIE3_MUXSEL_CLKBUF,,FPGA_PCIE3_NVSW_23_CLKBUF_OE_L,,FPGA_PCIE3_NVSW_01_CLKBUF_OE_L,,FPGA_PCIE3_PCIESW_CLKBUF_OE_L,,RSVD,,RSVD,
0x0b,0x45,FPGA_RET3_4567_WP,,FPGA_RET2_4567_WP,,FPGA_RET1_4567_WP,,FPGA_RET0_4567_WP,,FPGA_RET3_0123_WP,,FPGA_RET2_0123_WP,,FPGA_RET1_0123_WP,,FPGA_RET0_0123_WP,
0x0b,0x46,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_EEPRM_WP,,FPGA_HERM_WP,
0x0b,0x47,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x48,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x49,T_FUSE_SENSE_BIT7,,T_FUSE_SENSE_BIT6,,T_FUSE_SENSE_BIT5,,T_FUSE_SENSE_BIT4,,T_FUSE_SENSE_BIT3,,T_FUSE_SENSE_BIT2,,T_FUSE_SENSE_BIT1,,T_FUSE_SENSE_BIT0,
0x0b,0x4A,T_LTSSM_START_BIT7,,T_LTSSM_START_BIT6,,T_LTSSM_START_BIT5,,T_LTSSM_START_BIT4,,T_LTSSM_START_BIT3,,T_LTSSM_START_BIT2,,T_LTSSM_START_BIT1,,T_LTSSM_START_BIT0,
0x0b,0x4D,ID_15,,ID_14,,ID_13,,ID_12,,ID_11,,ID_10,,ID_9,,ID_8,
0x0b,0x4B,T_LR10_RESET_BIT7,,T_LR10_RESET_BIT6,,T_LR10_RESET_BIT5,,T_LR10_RESET_BIT4,,T_LR10_RESET_BIT3,,T_LR10_RESET_BIT2,,T_LTSSM_START_BIT1,,T_LR10_RESET_BIT0,
0x0b,0x4C,ID_7,,ID_6,,ID_5,,ID_4,,ID_3,,ID_2,,ID_1,,ID_0,
0x0b,0x4E,ID_23,,ID_22,,ID_21,,ID_20,,ID_19,,ID_18,,ID_17,,ID_16,
0x0b,0x4F,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x50,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x51,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x52,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x53,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x54,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x55,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x56,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x57,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x58,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x59,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x5A,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x5B,Timeout_Flag,,RSVD,,RSVD,,STATE_BIT4,,STATE_BIT3,,STATE_BIT2,,STATE_BIT1,,STATE_BIT0,
0x0b,0x5C,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x5D,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x5E,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x5F,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x60,RSVD,,RSVD,,HMC_LSIO_I2C3_PERI_ERROR_INT,,BMC_LSIO_I2C1_PERI_ERROR_INT,,HMC_REGTBL_I2C3_PERI_ERROR_INT,,BMC_REGTBL_I2C1_PERI_ERROR_INT,,HMC_GPU_I2C3_PERI_ERROR_INT,,BMC_GPU_I2C1_PERI_ERROR_INT,
0x0b,0x61,RSVD,,RSVD,,HMC_M_LSIO_I2C3_PERI_ERROR_INT,,BMC_M_LSIO_I2C1_PERI_ERROR_INT,,HMC_M_REGTBL_I2C3_PERI_ERROR_INT,,BMC_M_REGTBL_I2C1_PERI_ERROR_INT,,HMC_M_GPU_I2C3_PERI_ERROR_INT,,BMC_M_GPU_I2C1_PERI_ERROR_INT,
0x0b,0x62,HMC_NON_GPU_I2C4_PERI_ERROR_INT,,BMC_NON_GPU_I2C2_PERI_ERROR_INT,,HMC_REGTBL_I2C4_PERI_ERROR_INT,,BMC_REGTBL_I2C2_PERI_ERROR_INT,,HMC_AER_I2C4_PERI_ERROR_INT,,BMC_AER_I2C2_PERI_ERROR_INT,,HMC_NVSW_I2C4_PERI_ERROR_INT,,BMC_NVSW_I2C2_PERI_ERROR_INT,
0x0b,0x63,HMC_M_NON_GPU_I2C4_PERI_ERROR_INT,,BMC_M_NON_GPU_I2C2_PERI_ERROR_INT,,HMC_M_REGTBL_I2C4_PERI_ERROR_INT,,BMC_M_REGTBL_I2C2_PERI_ERROR_INT,,HMC_M_AER_I2C4_PERI_ERROR_INT,,BMC_M_AER_I2C2_PERI_ERROR_INT,,HMC_M_NVSW_I2C4_PERI_ERROR_INT,,BMC_M_NVSW_I2C2_PERI_ERROR_INT,
0x0b,0x64,CL_Byte3,,,,,,,,,,,,,,,
0x0b,0x65,CL_Byte2,,,,,,,,,,,,,,,
0x0b,0x66,CL_Byte1,,,,,,,,,,,,,,,
0x0b,0x67,CL_Byte0,,,,,,,,,,,,,,,
0x0b,0x68,RSVD,,RSVD,,HMC_OVERT_INT_N,,PEX_SW_OVERT_INT_N,,HERM_OVERT_INT_N,,CAR_COME_OVERT_INT_N,,RET4567_OVERT_INT_N,,RET0123_OVERT_INT_N,
0x0b,0x69,GPU8_INT_TEMP_WARN_N,,GPU7_INT_TEMP_WARN_N,,w,,GPU5_INT_TEMP_WARN_N,,GPU4_INT_TEMP_WARN_N,,GPU3_INT_TEMP_WARN_N,,GPU2_INT_TEMP_WARN_N,,GPU1_INT_TEMP_WARN_N,
0x0b,0x6A,FPGA_LM95233_1_TEMP_CRIT0_INT_N,,RSVD,,FPGA_LM95233_0_TEMP_CRIT0_INT_N,,"FPGA_LM95233_0_TEMP_CRIT1_INT_N/
FPGA_TEMP_ALERT_INT_N ",,PCB_TEMP_ALERT_3_INT_N,,PCB_TEMP_ALERT_2_INT_N,,PCB_TEMP_ALERT_1_INT_N,,PCB_TEMP_ALERT_0_INT_N,
0x0b,0x6B,NVSW4_INT_OSFP_TEMP_WARN_N,,NVSW3_INT_OSFP_TEMP_WARN_N,,NVSW2_INT_OSFP_TEMP_WARN_N,,NVSW1_INT_OSFP_TEMP_WARN_N,,NVSW4_INT_TEMP_WARN_N,,NVSW3_INT_TEMP_WARN_N,,NVSW2_INT_TEMP_WARN_N,,NVSW1_INT_TEMP_WARN_N,
0x0b,0x6C,HMC_INT_PRSNT_N,,HERM_INT_PRSNT_N,,CAR_INT_PRSNT_N,,CAR_COME_INT_PRSNT_N,,NVSW4_INT_PRSNT_N,,NVSW3_INT_PRSNT_N,,NVSW2_INT_PRSNT_N,,NVSW1_INT_PRSNT_N,
0x0b,0x6D,GPU8_INT_EROT_FATAL_ERROR_N,,GPU7_INT_EROT_FATAL_ERROR_N,,GPU6_INT_EROT_FATAL_ERROR_N,,GPU5_INT_EROT_FATAL_ERROR_N,,GPU4_INT_EROT_FATAL_ERROR_N,,GPU3_INT_EROT_FATAL_ERROR_N,,GPU2_INT_EROT_FATAL_ERROR_N,,GPU1_INT_EROT_FATAL_ERROR_N,
0x0b,0x6E,RSVD,,RSVD,,HMC_INT_EROT_FATAL_ERROR_N,,PEXSW_INT_EROT_FATAL_ERROR_N,,NVSW4_INT_EROT_FATAL_ERROR_N,,NVSW3_INT_EROT_FATAL_ERROR_N,,NVSW2_INT_EROT_FATAL_ERROR_N,,NVSW1_INT_EROT_FATAL_ERROR_N,
0x0b,0x6F,RSVD,,RSVD,,HMC_OVERT_M_N,,PEX_SW_OVERT_M_N,,HERM_OVERT_M_N,,CAR_COME_OVERT_M_N,,RET4567_OVERT_M_N,,RET0123_OVERT_M_N,
0x0b,0x70,RSVD,,RSVD,,HMC_OVERT_N,,PEX_SW_OVERT_N,,HERM_OVERT_N,,CAR_COME_OVERT_N,,RET4567_OVERT_N,,RET0123_OVERT_N,
0x0b,0x71,GPU8_M_TEMP_WARN_N,,GPU7_M_TEMP_WARN_N,,GPU6_M_TEMP_WARN_N,,GPU5_M_TEMP_WARN_N,,GPU4_M_TEMP_WARN_N,,GPU3_M_TEMP_WARN_N,,GPU2_M_TEMP_WARN_N,,GPU1_M_TEMP_WARN_N,
0x0b,0x72,GPU8_TEMP_WARN_N,,GPU7_TEMP_WARN_N,,GPU6_TEMP_WARN_N,,GPU5_TEMP_WARN_N,,GPU4_TEMP_WARN_N,,GPU3_TEMP_WARN_N,,GPU2_TEMP_WARN_N,,GPU1_TEMP_WARN_N,
0x0b,0x73,FPGA_LM95233_1_TEMP_CRIT0M_N,,RSVD,,FPGA_LM95233_0_TEMP_CRIT0M_N,,"FPGA_LM95233_0_TEMP_CRIT1M_N/
FPGA_TEMP_ALERT_M_N",,PCB_TEMP_ALERTM_3_N,,PCB_TEMP_ALERTM_2_N,,PCB_TEMP_ALERTM_1_N,,PCB_TEMP_ALERTM_0_N,
0x0b,0x74,FPGA_LM95233_1_TEMP_CRIT0_N,,RSVD,,FPGA_LM95233_0_TEMP_CRIT0_N,,"FPGA_LM95233_0_TEMP_CRIT1_N/
FPGA_TEMP_ALERT_N",,PCB_TEMP_ALERT_3_N,,PCB_TEMP_ALERT_2_N,,PCB_TEMP_ALERT_1_N,,PCB_TEMP_ALERT_0_N,
0x0b,0x75,NVSW4_M_OSFP_TEMP_WARN_N,,NVSW3_M_OSFP_TEMP_WARN_N,,NVSW2_M_OSFP_TEMP_WARN_N,,NVSW1_M_OSFP_TEMP_WARN_N,,NVSW4_M_TEMP_WARN_N,,NVSW3_M_TEMP_WARN_N,,NVSW2_M_TEMP_WARN_N,,NVSW1_M_TEMP_WARN_N,
0x0b,0x76,NVSW4_OSFP_TEMP_WARN_N,,NVSW3_OSFP_TEMP_WARN_N,,NVSW2_OSFP_TEMP_WARN_N,,NVSW1_OSFP_TEMP_WARN_N,,NVSW4_TEMP_WARN_N,,NVSW3_TEMP_WARN_N,,NVSW2_TEMP_WARN_N,,NVSW1_TEMP_WARN_N,
0x0b,0x77,HMC_M_PRSNT_N,,HERM_M_PRSNT_N,,CAR_M_PRSNT_N,,CAR_COME_M_PRSNT_N,,NVSW4_M_PRSNT_N,,NVSW3_M_PRSNT_N,,NVSW2_M_PRSNT_N,,NVSW1_M_PRSNT_N,
0x0b,0x78,HMC_PRSNT_N,,HERM_PRSNT_N,,CAR_PRSNT_N,,CAR_COME_PRSNT_N,,NVSW4_PRSNT_N,,NVSW3_PRSNT_N,,NVSW2_PRSNT_N,,NVSW1_PRSNT_N,
0x0b,0x79,GPU8_M_EROT_FATAL_ERROR_N,,GPU7_M_EROT_FATAL_ERROR_N,,GPU6_M_EROT_FATAL_ERROR_N,,GPU5_M_EROT_FATAL_ERROR_N,,GPU4_M_EROT_FATAL_ERROR_N,,GPU3_M_EROT_FATAL_ERROR_N,,GPU2_M_EROT_FATAL_ERROR_N,,GPU1_M_EROT_FATAL_ERROR_N,
0x0b,0x7A,GPU8_EROT_FATAL_ERROR_N,,GPU7_EROT_FATAL_ERROR_N,,GPU6_EROT_FATAL_ERROR_N,,GPU5_EROT_FATAL_ERROR_N,,GPU4_EROT_FATAL_ERROR_N,,GPU3_EROT_FATAL_ERROR_N,,GPU2_EROT_FATAL_ERROR_N,,GPU1_EROT_FATAL_ERROR_N,
0x0b,0x7B,RSVD,,RSVD,,HMC_M_EROT_FATAL_ERROR_N,,PEXSW_M_EROT_FATAL_ERROR_N,,NVSW4_M_EROT_FATAL_ERROR_N,,NVSW3_M_EROT_FATAL_ERROR_N,,NVSW2_M_EROT_FATAL_ERROR_N,,NVSW1_M_EROT_FATAL_ERROR_N,
0x0b,0x7C,RSVD,,RSVD,,HMC_EROT_FATAL_ERROR_N,,PEXSW_EROT_FATAL_ERROR_N,,NVSW4_EROT_FATAL_ERROR_N,,NVSW3_EROT_FATAL_ERROR_N,,NVSW2_EROT_FATAL_ERROR_N,,NVSW1_EROT_FATAL_ERROR_N,
0x0b,0x7D,FPGA_SXM7_EROT_SP1_AP_INT_L,,FPGA_SXM6_EROT_SP1_AP_INT_L,,FPGA_SXM5_EROT_SP1_AP_INT_L,,FPGA_SXM4_EROT_SP1_AP_INT_L,,FPGA_SXM3_EROT_SP1_AP_INT_L,,FPGA_SXM2_EROT_SP1_AP_INT_L,,FPGA_SXM1_EROT_SP1_AP_INT_L,,FPGA_SXM0_EROT_SP1_AP_INT_L,
0x0b,0x7E,RSVD,,RSVD,,FPGA_HMC_EROT_SP1_AP_INT_L,,FPGA_PEXSW_EROT_SP1_AP_INT_L,,FPGA_NVSW3_EROT_SP1_AP_INT_L,,FPGA_NVSW2_EROT_SP1_AP_INT_L,,FPGA_NVSW1_EROT_SP1_AP_INT_L,,FPGA_NVSW0_EROT_SP1_AP_INT_L,
0x0b,0x7F,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_EROT_SP1_AP_INT_L,
0x0b,0x80,RSVD,,RSVD,,FPGA_CAR_COMe_SUSB5,,FPGA_CAR_COMe_SUSB4,,FPGA_CAR_COMe_SUSB3,,RSVD,,FPGA_HERM_CPLD_RDY_L,,FPGA_CAR_COME_READY,
0x0b,0x81,FPGA_SXM7_EROT_RECOV_L,,FPGA_SXM6_EROT_RECOV_L,,FPGA_SXM5_EROT_RECOV_L,,FPGA_SXM4_EROT_RECOV_L,,FPGA_SXM3_EROT_RECOV_L,,FPGA_SXM2_EROT_RECOV_L,,FPGA_SXM1_EROT_RECOV_L,,FPGA_SXM0_EROT_RECOV_L,
0x0b,0x82,RSVD,,RSVD,,FPGA_HMC_EROT_RECOV_L,,FPGA_PEXSW_EROT_RECOV_L,,FPGA_NVSW3_EROT_RECOV_L,,FPGA_NVSW2_EROT_RECOV_L,,FPGA_NVSW1_EROT_RECOV_L,,FPGA_NVSW0_EROT_RECOV_L,
0x0b,0x83,FPGA_SXM7_EROT_RST_IN_L,,FPGA_SXM6_EROT_RST_IN_L,,FPGA_SXM5_EROT_RST_IN_L,,FPGA_SXM4_EROT_RST_IN_L,,FPGA_SXM3_EROT_RST_IN_L,,FPGA_SXM2_EROT_RST_IN_L,,FPGA_SXM1_EROT_RST_IN_L,,FPGA_SXM0_EROT_RST_IN_L,
0x0b,0x84,RSVD,,RSVD,,FPGA_HMC_EROT_RST_IN_L,,FPGA_PEXSW_EROT_RST_IN_L,,FPGA_NVSW3_EROT_RST_IN_L,,FPGA_NVSW2_EROT_RST_IN_L,,FPGA_NVSW1_EROT_RST_IN_L,,FPGA_NVSW0_EROT_RST_IN_L,
0x0b,0x85,FPGA_SXM7_EROT_SPI_WP,,FPGA_SXM6_EROT_SPI_WP,,FPGA_SXM5_EROT_SPI_WP,,FPGA_SXM4_EROT_SPI_WP,,FPGA_SXM3_EROT_SPI_WP,,FPGA_SXM2_EROT_SPI_WP,,FPGA_SXM1_EROT_SPI_WP,,FPGA_SXM0_EROT_SPI_WP,
0x0b,0x86,RSVD,,RSVD,,FPGA_HMC_EROT_SPI_WP,,FPGA_PEXSW_EROT_SPI_WP,,FPGA_NVSW3_EROT_SPI_WP,,FPGA_NVSW2_EROT_SPI_WP,,FPGA_NVSW1_EROT_SPI_WP,,FPGA_NVSW0_EROT_SPI_WP,
0x0b,0x87,RSVD,,RSVD,,FPGA_RET_4567_1V8LDO_PWR_EN,,FPGA_RET_4567_1V8VDD_PWR_EN,,FPGA_RET_4567_0V9_PWR_EN,,FPGA_RET_0123_1V8LDO_PWR_EN,,FPGA_RET_0123_1V8VDD_PWR_EN,,FPGA_RET_0123_0V9_PWR_EN,
0x0b,0x88,FPGA_HERM_CPLD_RST_L,,FPGA_CAR_PWR_BTN,,FPGA_HERM_PWR3_EN,,FPGA_HERM_PWR2_EN,,FPGA_HERM_PWR1_EN,,FPGA_CAR_PWR_EN,,FPGA_CAR_COME_PWR_EN,,FPGA_CAR_COME_RST_L,
0x0b,0x89,RSVD,,RSVD,,RSVD,,RSVD,,iCAR_COMe_WD_EXP_ERR(read only),,DirectI2CAccessEn_Hmc (ready only),,DirectI2CAccessEn_Bmc (ready only),,RSVD,
0x0b,0x8A,INJ_ADDR_BIT7,,INJ_ADDR_BIT6,,INJ_ADDR_BIT5,,INJ_ADDR_BIT4,,INJ_ADDR_BIT3,,INJ_ADDR_BIT2,,INJ_ADDR_BIT1,,INJ_ADDR_BIT0,
0x0b,0x8B,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,INJ_ADDR_BIT9,,INJ_ADDR_BIT8,
0x0b,0x8C,RSVD,,RSVD,,RSVD,,TIMER2_EN,,TIMER1_EN,,TIMER_INVERT,,FORCE_HIGH,,FORCE_LOW,
0x0b,0x8D,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,INJ_RESET_BIT0,,INJ_EN_BIT0,,INJ_DATA_WR_EN_BIT0,
0x0b,0x8E,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x8F,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0x90,TIMER1_START_BIT7,,TIMER1_START_BIT6,,TIMER1_START_BIT5,,TIMER1_START_BIT4,,TIMER1_START_BIT3,,TIMER1_START_BIT2,,TIMER1_START_BIT1,,TIMER1_START_BIT0,
0x0b,0x91,TIMER1_START_BIT15,,TIMER1_START_BIT14,,TIMER1_START_BIT13,,TIMER1_START_BIT12,,TIMER1_START_BIT11,,TIMER1_START_BIT10,,TIMER1_START_BIT9,,TIMER1_START_BIT8,
0x0b,0x92,TIMER1_START_BIT23,,TIMER1_START_BIT22,,TIMER1_START_BIT21,,TIMER1_START_BIT20,,TIMER1_START_BIT19,,TIMER1_START_BIT18,,TIMER1_START_BIT17,,TIMER1_START_BIT16,
0x0b,0x93,TIMER1_START_BIT31,,TIMER1_START_BIT30,,TIMER1_START_BIT29,,TIMER1_START_BIT28,,TIMER1_START_BIT27,,TIMER1_START_BIT26,,TIMER1_START_BIT25,,TIMER1_START_BIT24,
0x0b,0x94,TIMER1_PULSE_BIT7,,TIMER1_PULSE_BIT6,,TIMER1_PULSE_BIT5,,TIMER1_PULSE_BIT4,,TIMER1_PULSE_BIT3,,TIMER1_PULSE_BIT2,,TIMER1_PULSE_BIT1,,TIMER1_PULSE_BIT0,
0x0b,0x95,TIMER1_PULSE_BIT15,,TIMER1_PULSE_BIT14,,TIMER1_PULSE_BIT13,,TIMER1_PULSE_BIT12,,TIMER1_PULSE_BIT11,,TIMER1_PULSE_BIT10,,TIMER1_PULSE_BIT9,,TIMER1_PULSE_BIT8,
0x0b,0x96,TIMER1_PULSE_BIT23,,TIMER1_PULSE_BIT22,,TIMER1_PULSE_BIT21,,TIMER1_PULSE_BIT20,,TIMER1_PULSE_BIT19,,TIMER1_PULSE_BIT18,,TIMER1_PULSE_BIT17,,TIMER1_PULSE_BIT16,
0x0b,0x97,TIMER1_PULSE_BIT31,,TIMER1_PULSE_BIT30,,TIMER1_PULSE_BIT29,,TIMER1_PULSE_BIT28,,TIMER1_PULSE_BIT27,,TIMER1_PULSE_BIT26,,TIMER1_PULSE_BIT25,,TIMER1_PULSE_BIT24,
0x0b,0x98,TIMER1_END_BIT7,,TIMER1_END_BIT6,,TIMER1_END_BIT5,,TIMER1_END_BIT4,,TIMER1_END_BIT3,,TIMER1_END_BIT2,,TIMER1_END_BIT1,,TIMER1_END_BIT0,
0x0b,0x99,TIMER1_END_BIT15,,TIMER1_END_BIT14,,TIMER1_END_BIT13,,TIMER1_END_BIT12,,TIMER1_END_BIT11,,TIMER1_END_BIT10,,TIMER1_END_BIT9,,TIMER1_END_BIT8,
0x0b,0x9A,TIMER1_END_BIT23,,TIMER1_END_BIT22,,TIMER1_END_BIT21,,TIMER1_END_BIT20,,TIMER1_END_BIT19,,TIMER1_END_BIT18,,TIMER1_END_BIT17,,TIMER1_END_BIT16,
0x0b,0x9B,TIMER1_END_BIT31,,TIMER1_END_BIT30,,TIMER1_END_BIT29,,TIMER1_END_BIT28,,TIMER1_END_BIT27,,TIMER1_END_BIT26,,TIMER1_END_BIT25,,TIMER1_END_BIT24,
0x0b,0x9C,TIMER1_CTRL_BIT7,,TIMER1_CTRL_BIT6,,TIMER1_CTRL_BIT5,,TIMER1_CTRL_BIT4,,TIMER1_CTRL_BIT3,,TIMER1_CTRL_BIT2,,TIMER1_CTRL_BIT1,,TIMER1_CTRL_BIT0,
0x0b,0x9D,TIMER2_START_BIT7,,TIMER2_START_BIT6,,TIMER2_START_BIT5,,TIMER2_START_BIT4,,TIMER2_START_BIT3,,TIMER2_START_BIT2,,TIMER2_START_BIT1,,TIMER2_START_BIT0,
0x0b,0x9E,TIMER2_START_BIT15,,TIMER2_START_BIT14,,TIMER2_START_BIT13,,TIMER2_START_BIT12,,TIMER2_START_BIT11,,TIMER2_START_BIT10,,TIMER2_START_BIT9,,TIMER2_START_BIT8,
0x0b,0x9F,TIMER2_START_BIT23,,TIMER2_START_BIT22,,TIMER2_START_BIT21,,TIMER2_START_BIT20,,TIMER2_START_BIT19,,TIMER2_START_BIT18,,TIMER2_START_BIT17,,TIMER2_START_BIT16,
0x0b,0xA0,TIMER2_START_BIT31,,TIMER2_START_BIT30,,TIMER2_START_BIT29,,TIMER2_START_BIT28,,TIMER2_START_BIT27,,TIMER2_START_BIT26,,TIMER2_START_BIT25,,TIMER2_START_BIT24,
0x0b,0xA1,TIMER2_PULSE_BIT7,,TIMER2_PULSE_BIT6,,TIMER2_PULSE_BIT5,,TIMER2_PULSE_BIT4,,TIMER2_PULSE_BIT3,,TIMER2_PULSE_BIT2,,TIMER2_PULSE_BIT1,,TIMER2_PULSE_BIT0,
0x0b,0xA2,TIMER2_PULSE_BIT15,,TIMER2_PULSE_BIT14,,TIMER2_PULSE_BIT13,,TIMER2_PULSE_BIT12,,TIMER2_PULSE_BIT11,,TIMER2_PULSE_BIT10,,TIMER2_PULSE_BIT9,,TIMER2_PULSE_BIT8,
0x0b,0xA3,TIMER2_PULSE_BIT23,,TIMER2_PULSE_BIT22,,TIMER2_PULSE_BIT21,,TIMER2_PULSE_BIT20,,TIMER2_PULSE_BIT19,,TIMER2_PULSE_BIT18,,TIMER2_PULSE_BIT17,,TIMER2_PULSE_BIT16,
0x0b,0xA4,TIMER2_PULSE_BIT31,,TIMER2_PULSE_BIT30,,TIMER2_PULSE_BIT29,,TIMER2_PULSE_BIT28,,TIMER2_PULSE_BIT27,,TIMER2_PULSE_BIT26,,TIMER2_PULSE_BIT25,,TIMER2_PULSE_BIT24,
0x0b,0xA5,TIMER2_END_BIT7,,TIMER2_END_BIT6,,TIMER2_END_BIT5,,TIMER2_END_BIT4,,TIMER2_END_BIT3,,TIMER2_END_BIT2,,TIMER2_END_BIT1,,TIMER2_END_BIT0,
0x0b,0xA6,TIMER2_END_BIT15,,TIMER2_END_BIT14,,TIMER2_END_BIT13,,TIMER2_END_BIT12,,TIMER2_END_BIT11,,TIMER2_END_BIT10,,TIMER2_END_BIT9,,TIMER2_END_BIT8,
0x0b,0xA7,TIMER2_END_BIT23,,TIMER2_END_BIT22,,TIMER2_END_BIT21,,TIMER2_END_BIT20,,TIMER2_END_BIT19,,TIMER2_END_BIT18,,TIMER2_END_BIT17,,TIMER2_END_BIT16,
0x0b,0xA8,TIMER2_END_BIT31,,TIMER2_END_BIT30,,TIMER2_END_BIT29,,TIMER2_END_BIT28,,TIMER2_END_BIT27,,TIMER2_END_BIT26,,TIMER2_END_BIT25,,TIMER2_END_BIT24,
0x0b,0xA9,TIMER2_CTRL_BIT7,,TIMER2_CTRL_BIT6,,TIMER2_CTRL_BIT5,,TIMER2_CTRL_BIT4,,TIMER2_CTRL_BIT3,,TIMER2_CTRL_BIT2,,TIMER2_CTRL_BIT1,,TIMER2_CTRL_BIT0,
0x0b,0xAA,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,TIMER2_START,,TIMER1_START,
0x0b,0xAB,GPU8_EROT_SPI_ERROR_INT,,GPU7_EROT_SPI_ERROR_INT,,GPU6_EROT_SPI_ERROR_INT,,GPU5_EROT_SPI_ERROR_INT,,GPU4_EROT_SPI_ERROR_INT,,GPU3_EROT_SPI_ERROR_INT,,GPU2_EROT_SPI_ERROR_INT,,GPU1_EROT_SPI_ERROR_INT,
0x0b,0xAC,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_EROT_SPI_ERROR_INT,
0x0b,0xAD,RSVD,,RSVD,,HMC_EROT_SPI_ERROR_INT,,PEXSW_EROT_SPI_ERROR_INT,,NVSW4_EROT_SPI_ERROR_INT,,NVSW3_EROT_SPI_ERROR_INT,,NVSW2_EROT_SPI_ERROR_INT,,NVSW1_EROT_SPI_ERROR_INT,
0x0b,0xAE,RSVD,,RSVD,,RSVD,,RSVD,,HSIO_BACKEND_N_ERROR_INT,,HSIO_BACKEND_FIRST_ERROR_INT,,LSIO_BACKEND_N_ERROR_INT,,LSIO_BACKEND_FIRST_ERROR_INT,
0x0b,0xAF,HSIO_FIFO_DATA_BIT7,,HSIO_FIFO_DATA_BIT6,,HSIO_FIFO_DATA_BIT5,,HSIO_FIFO_DATA_BIT4,,HSIO_FIFO_DATA_BIT3,,HSIO_FIFO_DATA_BIT2,,HSIO_FIFO_DATA_BIT1,,HSIO_FIFO_DATA_BIT0,
0x0b,0xB0,HSIO_FIFO_DATA_BIT15,,HSIO_FIFO_DATA_BIT14,,HSIO_FIFO_DATA_BIT13,,HSIO_FIFO_DATA_BIT12,,HSIO_FIFO_DATA_BIT11,,HSIO_FIFO_DATA_BIT10,,HSIO_FIFO_DATA_BIT9,,HSIO_FIFO_DATA_BIT8,
0x0b,0xB1,HSIO_FIFO_DATA_BIT23,,HSIO_FIFO_DATA_BIT22,,HSIO_FIFO_DATA_BIT21,,HSIO_FIFO_DATA_BIT20,,HSIO_FIFO_DATA_BIT19,,HSIO_FIFO_DATA_BIT18,,HSIO_FIFO_DATA_BIT17,,HSIO_FIFO_DATA_BIT16,
0x0b,0xB2,HSIO_FIFO_DATA_BIT31,,HSIO_FIFO_DATA_BIT30,,HSIO_FIFO_DATA_BIT29,,HSIO_FIFO_DATA_BIT28,,HSIO_FIFO_DATA_BIT27,,HSIO_FIFO_DATA_BIT26,,HSIO_FIFO_DATA_BIT25,,HSIO_FIFO_DATA_BIT24,
0x0b,0xB3,HSIO_FIFO_DATA_BIT39,,HSIO_FIFO_DATA_BIT38,,HSIO_FIFO_DATA_BIT37,,HSIO_FIFO_DATA_BIT36,,HSIO_FIFO_DATA_BIT35,,HSIO_FIFO_DATA_BIT34,,HSIO_FIFO_DATA_BIT33,,HSIO_FIFO_DATA_BIT32,
0x0b,0xB4,HSIO_FIFO_DATA_BIT47,,HSIO_FIFO_DATA_BIT46,,HSIO_FIFO_DATA_BIT45,,HSIO_FIFO_DATA_BIT44,,HSIO_FIFO_DATA_BIT43,,HSIO_FIFO_DATA_BIT42,,HSIO_FIFO_DATA_BIT41,,HSIO_FIFO_DATA_BIT40,
0x0b,0xB5,HSIO_FIFO_DATA_BIT55,,HSIO_FIFO_DATA_BIT54,,HSIO_FIFO_DATA_BIT53,,HSIO_FIFO_DATA_BIT52,,HSIO_FIFO_DATA_BIT51,,HSIO_FIFO_DATA_BIT50,,HSIO_FIFO_DATA_BIT49,,HSIO_FIFO_DATA_BIT48,
0x0b,0xB6,HSIO_FIFO_DATA_BIT63,,HSIO_FIFO_DATA_BIT62,,HSIO_FIFO_DATA_BIT61,,HSIO_FIFO_DATA_BIT60,,HSIO_FIFO_DATA_BIT59,,HSIO_FIFO_DATA_BIT58,,HSIO_FIFO_DATA_BIT57,,HSIO_FIFO_DATA_BIT56,
0x0b,0xB7,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0xB8,LSIO_FIFO_DATA_BIT7,,LSIO_FIFO_DATA_BIT6,,LSIO_FIFO_DATA_BIT5,,LSIO_FIFO_DATA_BIT4,,LSIO_FIFO_DATA_BIT3,,LSIO_FIFO_DATA_BIT2,,LSIO_FIFO_DATA_BIT1,,LSIO_FIFO_DATA_BIT0,
0x0b,0xB9,LSIO_FIFO_DATA_BIT15,,LSIO_FIFO_DATA_BIT14,,LSIO_FIFO_DATA_BIT13,,LSIO_FIFO_DATA_BIT12,,LSIO_FIFO_DATA_BIT11,,LSIO_FIFO_DATA_BIT10,,LSIO_FIFO_DATA_BIT9,,LSIO_FIFO_DATA_BIT8,
0x0b,0xBA,LSIO_FIFO_DATA_BIT23,,LSIO_FIFO_DATA_BIT22,,LSIO_FIFO_DATA_BIT21,,LSIO_FIFO_DATA_BIT20,,LSIO_FIFO_DATA_BIT19,,LSIO_FIFO_DATA_BIT18,,LSIO_FIFO_DATA_BIT17,,LSIO_FIFO_DATA_BIT16,
0x0b,0xBB,LSIO_FIFO_DATA_BIT31,,LSIO_FIFO_DATA_BIT30,,LSIO_FIFO_DATA_BIT29,,LSIO_FIFO_DATA_BIT28,,LSIO_FIFO_DATA_BIT27,,LSIO_FIFO_DATA_BIT26,,LSIO_FIFO_DATA_BIT25,,LSIO_FIFO_DATA_BIT24,
0x0b,0xBC,LSIO_FIFO_DATA_BIT39,,LSIO_FIFO_DATA_BIT38,,LSIO_FIFO_DATA_BIT37,,LSIO_FIFO_DATA_BIT36,,LSIO_FIFO_DATA_BIT35,,LSIO_FIFO_DATA_BIT34,,LSIO_FIFO_DATA_BIT33,,LSIO_FIFO_DATA_BIT32,
0x0b,0xBD,LSIO_FIFO_DATA_BIT47,,LSIO_FIFO_DATA_BIT46,,LSIO_FIFO_DATA_BIT45,,LSIO_FIFO_DATA_BIT44,,LSIO_FIFO_DATA_BIT43,,LSIO_FIFO_DATA_BIT42,,LSIO_FIFO_DATA_BIT41,,LSIO_FIFO_DATA_BIT40,
0x0b,0xBE,LSIO_FIFO_DATA_BIT55,,LSIO_FIFO_DATA_BIT54,,LSIO_FIFO_DATA_BIT53,,LSIO_FIFO_DATA_BIT52,,LSIO_FIFO_DATA_BIT51,,LSIO_FIFO_DATA_BIT50,,LSIO_FIFO_DATA_BIT49,,LSIO_FIFO_DATA_BIT48,
0x0b,0xBF,LSIO_FIFO_DATA_BIT63,,LSIO_FIFO_DATA_BIT62,,LSIO_FIFO_DATA_BIT61,,LSIO_FIFO_DATA_BIT60,,LSIO_FIFO_DATA_BIT59,,LSIO_FIFO_DATA_BIT58,,LSIO_FIFO_DATA_BIT57,,LSIO_FIFO_DATA_BIT56,
0x0b,0xC0,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,
0x0b,0xC1,RSVD,,RSVD,,RSVD,,RSVD,,HSIO_M_BACKEND_N_ERROR,,HSIO_M_BACKEND_FIRST_ERROR,,LSIO_M_BACKEND_N_ERROR,,LSIO_M_BACKEND_FIRST_ERROR,
0x0b,0xC2,GPU1_EROT_SPI_ERROR_BIT7,,GPU1_EROT_SPI_ERROR_BIT6,,GPU1_EROT_SPI_ERROR_BIT5,,GPU1_EROT_SPI_ERROR_BIT4,,GPU1_EROT_SPI_ERROR_BIT3,,GPU1_EROT_SPI_ERROR_BIT2,,GPU1_EROT_SPI_ERROR_BIT1,,GPU1_EROT_SPI_ERROR_BIT0,
0x0b,0xC3,GPU2_EROT_SPI_ERROR_BIT7,,GPU2_EROT_SPI_ERROR_BIT6,,GPU2_EROT_SPI_ERROR_BIT5,,GPU2_EROT_SPI_ERROR_BIT4,,GPU2_EROT_SPI_ERROR_BIT3,,GPU2_EROT_SPI_ERROR_BIT2,,GPU2_EROT_SPI_ERROR_BIT1,,GPU2_EROT_SPI_ERROR_BIT0,
0x0b,0xC4,GPU3_EROT_SPI_ERROR_BIT7,,GPU3_EROT_SPI_ERROR_BIT6,,GPU3_EROT_SPI_ERROR_BIT5,,GPU3_EROT_SPI_ERROR_BIT4,,GPU3_EROT_SPI_ERROR_BIT3,,GPU3_EROT_SPI_ERROR_BIT2,,GPU3_EROT_SPI_ERROR_BIT1,,GPU3_EROT_SPI_ERROR_BIT0,
0x0b,0xC5,GPU4_EROT_SPI_ERROR_BIT7,,GPU4_EROT_SPI_ERROR_BIT6,,GPU4_EROT_SPI_ERROR_BIT5,,GPU4_EROT_SPI_ERROR_BIT4,,GPU4_EROT_SPI_ERROR_BIT3,,GPU4_EROT_SPI_ERROR_BIT2,,GPU4_EROT_SPI_ERROR_BIT1,,GPU4_EROT_SPI_ERROR_BIT0,
0x0b,0xC6,GPU5_EROT_SPI_ERROR_BIT7,,GPU5_EROT_SPI_ERROR_BIT6,,GPU5_EROT_SPI_ERROR_BIT5,,GPU5_EROT_SPI_ERROR_BIT4,,GPU5_EROT_SPI_ERROR_BIT3,,GPU5_EROT_SPI_ERROR_BIT2,,GPU5_EROT_SPI_ERROR_BIT1,,GPU5_EROT_SPI_ERROR_BIT0,
0x0b,0xC7,GPU6_EROT_SPI_ERROR_BIT7,,GPU6_EROT_SPI_ERROR_BIT6,,GPU6_EROT_SPI_ERROR_BIT5,,GPU6_EROT_SPI_ERROR_BIT4,,GPU6_EROT_SPI_ERROR_BIT3,,GPU6_EROT_SPI_ERROR_BIT2,,GPU6_EROT_SPI_ERROR_BIT1,,GPU6_EROT_SPI_ERROR_BIT0,
0x0b,0xC8,GPU7_EROT_SPI_ERROR_BIT7,,GPU7_EROT_SPI_ERROR_BIT6,,GPU7_EROT_SPI_ERROR_BIT5,,GPU7_EROT_SPI_ERROR_BIT4,,GPU7_EROT_SPI_ERROR_BIT3,,GPU7_EROT_SPI_ERROR_BIT2,,GPU7_EROT_SPI_ERROR_BIT1,,GPU7_EROT_SPI_ERROR_BIT0,
0x0b,0xC9,GPU8_EROT_SPI_ERROR_BIT7,,GPU8_EROT_SPI_ERROR_BIT6,,GPU8_EROT_SPI_ERROR_BIT5,,GPU8_EROT_SPI_ERROR_BIT4,,GPU8_EROT_SPI_ERROR_BIT3,,GPU8_EROT_SPI_ERROR_BIT2,,GPU8_EROT_SPI_ERROR_BIT1,,GPU8_EROT_SPI_ERROR_BIT0,
0x0b,0xCA,GPU8_M_EROT_SPI_ERROR,,GPU7_M_EROT_SPI_ERROR,,GPU6_M_EROT_SPI_ERROR,,GPU5_M_EROT_SPI_ERROR,,GPU4_M_EROT_SPI_ERROR,,GPU3_M_EROT_SPI_ERROR,,GPU2_M_EROT_SPI_ERROR,,GPU1_M_EROT_SPI_ERROR,
0x0b,0xCB,FPGA_EROT_SPI_ERROR_BIT7,,FPGA_EROT_SPI_ERROR_BIT6,,FPGA_EROT_SPI_ERROR_BIT5,,FPGA_EROT_SPI_ERROR_BIT4,,FPGA_EROT_SPI_ERROR_BIT3,,FPGA_EROT_SPI_ERROR_BIT2,,FPGA_EROT_SPI_ERROR_BIT1,,FPGA_EROT_SPI_ERROR_BIT0,
0x0b,0xCC,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,FPGA_M_EROT_SPI_ERROR,
0x0b,0xCD,HMC_EROT_SPI_ERROR_BIT7,,HMC_EROT_SPI_ERROR_BIT6,,HMC_EROT_SPI_ERROR_BIT5,,HMC_EROT_SPI_ERROR_BIT4,,HMC_EROT_SPI_ERROR_BIT3,,HMC_EROT_SPI_ERROR_BIT2,,HMC_EROT_SPI_ERROR_BIT1,,HMC_EROT_SPI_ERROR_BIT0,
0x0b,0xCE,NVSW1_EROT_SPI_ERROR_BIT7,,NVSW1_EROT_SPI_ERROR_BIT6,,NVSW1_EROT_SPI_ERROR_BIT5,,NVSW1_EROT_SPI_ERROR_BIT4,,NVSW1_EROT_SPI_ERROR_BIT3,,NVSW1_EROT_SPI_ERROR_BIT2,,NVSW1_EROT_SPI_ERROR_BIT1,,NVSW1_EROT_SPI_ERROR_BIT0,
0x0b,0xCF,NVSW2_EROT_SPI_ERROR_BIT7,,NVSW2_EROT_SPI_ERROR_BIT6,,NVSW2_EROT_SPI_ERROR_BIT5,,NVSW2_EROT_SPI_ERROR_BIT4,,NVSW2_EROT_SPI_ERROR_BIT3,,NVSW2_EROT_SPI_ERROR_BIT2,,NVSW2_EROT_SPI_ERROR_BIT1,,NVSW2_EROT_SPI_ERROR_BIT0,
0x0b,0xD0,NVSW3_EROT_SPI_ERROR_BIT7,,NVSW3_EROT_SPI_ERROR_BIT6,,NVSW3_EROT_SPI_ERROR_BIT5,,NVSW3_EROT_SPI_ERROR_BIT4,,NVSW3_EROT_SPI_ERROR_BIT3,,NVSW3_EROT_SPI_ERROR_BIT2,,NVSW3_EROT_SPI_ERROR_BIT1,,NVSW3_EROT_SPI_ERROR_BIT0,
0x0b,0xD1,NVSW4_EROT_SPI_ERROR_BIT7,,NVSW4_EROT_SPI_ERROR_BIT6,,NVSW4_EROT_SPI_ERROR_BIT5,,NVSW4_EROT_SPI_ERROR_BIT4,,NVSW4_EROT_SPI_ERROR_BIT3,,NVSW4_EROT_SPI_ERROR_BIT2,,NVSW4_EROT_SPI_ERROR_BIT1,,NVSW4_EROT_SPI_ERROR_BIT0,
0x0b,0xD2,PEXSW_EROT_SPI_ERROR_BIT7,,PEXSW_EROT_SPI_ERROR_BIT6,,PEXSW_EROT_SPI_ERROR_BIT5,,PEXSW_EROT_SPI_ERROR_BIT4,,PEXSW_EROT_SPI_ERROR_BIT3,,PEXSW_EROT_SPI_ERROR_BIT2,,PEXSW_EROT_SPI_ERROR_BIT1,,PEXSW_EROT_SPI_ERROR_BIT0,
0x0b,0xD3,RSVD,,RSVD,,HMC_M_EROT_SPI_ERROR,,PEXSW_M_EROT_SPI_ERROR,,NVSW4_M_EROT_SPI_ERROR,,NVSW3_M_EROT_SPI_ERROR,,NVSW2_M_EROT_SPI_ERROR,,NVSW1_M_EROT_SPI_ERROR,
0x0b,0xD4,GPU8_EROT_I2C_ACK_STATUS,,GPU7_EROT_I2C_ACK_STATUS,,GPU6_EROT_I2C_ACK_STATUS,,GPU5_EROT_I2C_ACK_STATUS,,GPU4_EROT_I2C_ACK_STATUS,,GPU3_EROT_I2C_ACK_STATUS,,GPU2_EROT_I2C_ACK_STATUS,,GPU1_EROT_I2C_ACK_STATUS,
0x0b,0xD5,RSVD,,RSVD,,HMC_EROT_I2C_ACK_STATUS,,PEXSW_EROT_SPI_I2C_ACK_STATUS,,NVSW4_EROT_I2C_ACK_STATUS,,NVSW3_EROT_I2C_ACK_STATUS,,NVSW2_EROT_I2C_ACK_STATUS,,NVSW1_EROT_I2C_ACK_STATUS,
0x0b,0xD6,RSVD,,I2C_MARGINING_CLK_PRESCALER_BIT6,,I2C_MARGINING_CLK_PRESCALER_BIT5,,I2C_MARGINING_CLK_PRESCALER_BIT4,,I2C_MARGINING_CLK_PRESCALER_BIT3,,I2C_MARGINING_CLK_PRESCALER_BIT2,,I2C_MARGINING_CLK_PRESCALER_BIT1,,I2C_MARGINING_CLK_PRESCALER_BIT0,
0x0b,0xD7,RSVD,,I2C_MARGINING_CLK_PRESCALER_BIT6,,I2C_MARGINING_CLK_PRESCALER_BIT5,,I2C_MARGINING_CLK_PRESCALER_BIT4,,I2C_MARGINING_CLK_PRESCALER_BIT3,,I2C_MARGINING_CLK_PRESCALER_BIT2,,I2C_MARGINING_CLK_PRESCALER_BIT1,,I2C_MARGINING_CLK_PRESCALER_BIT0,
0x0b,0xD8,RSVD,,RSVD,,RSVD,,RSVD,,I2C_MARGIN_EN_NVSW,,I2C_MARGIN_EN_GPU,,I2C_MARGIN_EN_NON_GPU,,I2C_MARGIN_EN_EROT_LSIO,
0x0b,0xD9,FPGA_RET7_4567_GPIO0,,FPGA_RET6_4567_GPIO0,,FPGA_RET5_4567_GPIO0,,FPGA_RET4_4567_GPIO0,,FPGA_RET3_0123_GPIO0,,FPGA_RET2_0123_GPIO0,,FPGA_RET1_0123_GPIO0,,FPGA_RET0_0123_GPIO0,
0x0b,0xDA,RSVD,,RSVD,,FPGA_CAR_COME_BIOS_DS1,,FPGA_CAR_COME_BIOS_DS0,,FPGA_CAR_COME_WAKE_L1,,FPGA_CAR_COME_WAKE_L0,,FPGA_CAR_COME_GPIO1,,FPGA_CAR_COME_GPIO0,
0x0b,0xDB,RSVD,,FPGA_STBY_MON_EN,,FPGA_SXM_DBG_PU,,FPGA_CLKBUF_CHK_REFCLK3_OE_L,,FPGA_HERM_3V3_STBY_EN_L,,FPGA_EROT_AP_REQ_L ,,FPGA_PEXSW_BL2_REC_UART,,FPGA_PEXSW_BL1_REC_TWI,
0x0b,0xDC,RSVD,,BMC_GPU_I2C1_PERI_ADDR_BIT6,,BMC_GPU_I2C1_PERI_ADDR_BIT5,,BMC_GPU_I2C1_PERI_ADDR_BIT4,,BMC_GPU_I2C1_PERI_ADDR_BIT3,,BMC_GPU_I2C1_PERI_ADDR_BIT2,,BMC_GPU_I2C1_PERI_ADDR_BIT1,,BMC_GPU_I2C1_PERI_ADDR_BIT0,
0x0b,0xDD,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT7,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT6,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT5,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT4,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT3,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT2,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT1,,BMC_GPU_I2C1_PERI_ERROR_CODE_BIT0,
0x0b,0xDE,RSVD,,HMC_GPU_I2C3_PERI_ADDR_BIT6,,HMC_GPU_I2C3_PERI_ADDR_BIT5,,HMC_GPU_I2C3_PERI_ADDR_BIT4,,HMC_GPU_I2C3_PERI_ADDR_BIT3,,HMC_GPU_I2C3_PERI_ADDR_BIT2,,HMC_GPU_I2C3_PERI_ADDR_BIT1,,HMC_GPU_I2C3_PERI_ADDR_BIT0,
0x0b,0xDF,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT7,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT6,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT5,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT4,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT3,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT2,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT1,,HMC_GPU_I2C3_PERI_ERROR_CODE_BIT0,
0x0b,0xE0,RSVD,,BMC_NVSW_I2C2_PERI_ADDR_BIT6,,BMC_NVSW_I2C2_PERI_ADDR_BIT5,,BMC_NVSW_I2C2_PERI_ADDR_BIT4,,BMC_NVSW_I2C2_PERI_ADDR_BIT3,,BMC_NVSW_I2C2_PERI_ADDR_BIT2,,BMC_NVSW_I2C2_PERI_ADDR_BIT1,,BMC_NVSW_I2C2_PERI_ADDR_BIT0,
0x0b,0xE1,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT7,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT6,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT5,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT4,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT3,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT2,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT1,,BMC_NVSW_I2C2_PERI_ERROR_CODE_BIT0,
0x0b,0xE2,RSVD,,HMC_NVSW_I2C4_PERI_ADDR_BIT6,,HMC_NVSW_I2C4_PERI_ADDR_BIT5,,HMC_NVSW_I2C4_PERI_ADDR_BIT4,,HMC_NVSW_I2C4_PERI_ADDR_BIT3,,HMC_NVSW_I2C4_PERI_ADDR_BIT2,,HMC_NVSW_I2C4_PERI_ADDR_BIT1,,HMC_NVSW_I2C4_PERI_ADDR_BIT0,
0x0b,0xE3,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT7,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT6,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT5,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT4,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT3,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT2,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT1,,HMC_NVSW_I2C4_PERI_ERROR_CODE_BIT0,
0x0b,0xE4,RSVD,,BMC_AER_I2C2_PERI_ADDR_BIT6,,BMC_AER_I2C2_PERI_ADDR_BIT5,,BMC_AER_I2C2_PERI_ADDR_BIT4,,BMC_AER_I2C2_PERI_ADDR_BIT3,,BMC_AER_I2C2_PERI_ADDR_BIT2,,BMC_AER_I2C2_PERI_ADDR_BIT1,,BMC_AER_I2C2_PERI_ADDR_BIT0,
0x0b,0xE5,BMC_AER_I2C2_PERI_ERROR_CODE_BIT7,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT6,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT5,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT4,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT3,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT2,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT1,,BMC_AER_I2C2_PERI_ERROR_CODE_BIT0,
0x0b,0xE6,RSVD,,HMC_AER_I2C4_PERI_ADDR_BIT6,,HMC_AER_I2C4_PERI_ADDR_BIT5,,HMC_AER_I2C4_PERI_ADDR_BIT4,,HMC_AER_I2C4_PERI_ADDR_BIT3,,HMC_AER_I2C4_PERI_ADDR_BIT2,,HMC_AER_I2C4_PERI_ADDR_BIT1,,HMC_AER_I2C4_PERI_ADDR_BIT0,
0x0b,0xE7,HMC_AER_I2C4_PERI_ERROR_CODE_BIT7,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT6,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT5,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT4,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT3,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT2,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT1,,HMC_AER_I2C4_PERI_ERROR_CODE_BIT0,
0x0b,0xE8,RSVD,,BMC_REGTBL_I2C1_PERI_ADDR_BIT6,,BMC_REGTBL_I2C1_PERI_ADDR_BIT5,,BMC_REGTBL_I2C1_PERI_ADDR_BIT4,,BMC_REGTBL_I2C1_PERI_ADDR_BIT3,,BMC_REGTBL_I2C1_PERI_ADDR_BIT2,,BMC_REGTBL_I2C1_PERI_ADDR_BIT1,,BMC_REGTBL_I2C1_PERI_ADDR_BIT0,
0x0b,0xE9,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT7,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT6,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT5,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT4,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT3,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT2,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT1,,BMC_REGTBL_I2C1_PERI_ERROR_CODE_BIT0,
0x0b,0xEA,RSVD,,BMC_REGTBL_I2C2_PERI_ADDR_BIT6,,BMC_REGTBL_I2C2_PERI_ADDR_BIT5,,BMC_REGTBL_I2C2_PERI_ADDR_BIT4,,BMC_REGTBL_I2C2_PERI_ADDR_BIT3,,BMC_REGTBL_I2C2_PERI_ADDR_BIT2,,BMC_REGTBL_I2C2_PERI_ADDR_BIT1,,BMC_REGTBL_I2C2_PERI_ADDR_BIT0,
0x0b,0xEB,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT7,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT6,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT5,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT4,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT3,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT2,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT1,,BMC_REGTBL_I2C2_PERI_ERROR_CODE_BIT0,
0x0b,0xEC,RSVD,,HMC_REGTBL_I2C3_PERI_ADDR_BIT6,,HMC_REGTBL_I2C3_PERI_ADDR_BIT5,,HMC_REGTBL_I2C3_PERI_ADDR_BIT4,,HMC_REGTBL_I2C3_PERI_ADDR_BIT3,,HMC_REGTBL_I2C3_PERI_ADDR_BIT2,,HMC_REGTBL_I2C3_PERI_ADDR_BIT1,,HMC_REGTBL_I2C3_PERI_ADDR_BIT0,
0x0b,0xED,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT7,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT6,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT5,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT4,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT3,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT2,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT1,,HMC_REGTBL_I2C3_PERI_ERROR_CODE_BIT0,
0x0b,0xEE,RSVD,,HMC_REGTBL_I2C4_PERI_ADDR_BIT6,,HMC_REGTBL_I2C4_PERI_ADDR_BIT5,,HMC_REGTBL_I2C4_PERI_ADDR_BIT4,,HMC_REGTBL_I2C4_PERI_ADDR_BIT3,,HMC_REGTBL_I2C4_PERI_ADDR_BIT2,,HMC_REGTBL_I2C4_PERI_ADDR_BIT1,,HMC_REGTBL_I2C4_PERI_ADDR_BIT0,
0x0b,0xEF,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT7,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT6,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT5,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT4,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT3,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT2,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT1,,HMC_REGTBL_I2C4_PERI_ERROR_CODE_BIT0,
0x0b,0xF0,RSVD,,BMC_LSIO_I2C1_PERI_ADDR_BIT6,,BMC_LSIO_I2C1_PERI_ADDR_BIT5,,BMC_LSIO_I2C1_PERI_ADDR_BIT4,,BMC_LSIO_I2C1_PERI_ADDR_BIT3,,BMC_LSIO_I2C1_PERI_ADDR_BIT2,,BMC_LSIO_I2C1_PERI_ADDR_BIT1,,BMC_LSIO_I2C1_PERI_ADDR_BIT0,
0x0b,0xF1,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT7,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT6,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT5,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT4,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT3,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT2,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT1,,BMC_LSIO_I2C1_PERI_ERROR_CODE_BIT0,
0x0b,0xF2,RSVD,,HMC_LSIO_I2C3_PERI_ADDR_BIT6,,HMC_LSIO_I2C3_PERI_ADDR_BIT5,,HMC_LSIO_I2C3_PERI_ADDR_BIT4,,HMC_LSIO_I2C3_PERI_ADDR_BIT3,,HMC_LSIO_I2C3_PERI_ADDR_BIT2,,HMC_LSIO_I2C3_PERI_ADDR_BIT1,,HMC_LSIO_I2C3_PERI_ADDR_BIT0,
0x0b,0xF3,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT7,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT6,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT5,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT4,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT3,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT2,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT1,,HMC_LSIO_I2C3_PERI_ERROR_CODE_BIT0,
0x0b,0xF4,RSVD,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT6,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT5,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT4,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT3,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT2,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT1,,BMC_NON_GPU_I2C2_PERI_ADDR_BIT0,
0x0b,0xF5,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT7,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT6,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT5,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT4,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT3,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT2,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT1,,BMC_NON_GPU_I2C2_PERI_ERROR_CODE_BIT0,
0x0b,0xF6,RSVD,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT6,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT5,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT4,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT3,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT2,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT1,,HMC_NON_GPU_I2C4_PERI_ADDR_BIT0,
0x0b,0xF7,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT7,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT6,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT5,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT3,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT3,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT2,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT1,,HMC_NON_GPU_I2C4_PERI_ERROR_CODE_BIT0,
0x0b,0xF8,BMC_SMBPBI_FATAL_ERROR_BIT7,,BMC_SMBPBI_FATAL_ERROR_BIT6,,BMC_SMBPBI_FATAL_ERROR_BIT5,,BMC_SMBPBI_FATAL_ERROR_BIT4,,BMC_SMBPBI_FATAL_ERROR_BIT3,,BMC_SMBPBI_FATAL_ERROR_BIT2,,BMC_SMBPBI_FATAL_ERROR_BIT1,,BMC_SMBPBI_FATAL_ERROR_BIT0,
0x0b,0xF9,HMC_SMBPBI_FATAL_ERROR_BIT7,,HMC_SMBPBI_FATAL_ERROR_BIT6,,HMC_SMBPBI_FATAL_ERROR_BIT5,,HMC_SMBPBI_FATAL_ERROR_BIT4,,HMC_SMBPBI_FATAL_ERROR_BIT3,,HMC_SMBPBI_FATAL_ERROR_BIT2,,HMC_SMBPBI_FATAL_ERROR_BIT1,,HMC_SMBPBI_FATAL_ERROR_BIT0,
0x0b,0xFA,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,HMC_SMBPBI_FATAL_ERROR_INT,,BMC_SMBPBI_FATAL_ERROR_INT,
0x0b,0xFB,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,RSVD,,HMC_M_SMBPBI_FATAL_ERROR_INT,,BMC_M_SMBPBI_FATAL_ERROR_INT,
