<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='794' type='bool llvm::SIInstrInfo::isImmOperandLegal(const llvm::MachineInstr &amp; MI, unsigned int OpNo, const llvm::MachineOperand &amp; MO) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3354' ll='3382' type='bool llvm::SIInstrInfo::isImmOperandLegal(const llvm::MachineInstr &amp; MI, unsigned int OpNo, const llvm::MachineOperand &amp; MO) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4480' u='c' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1534' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1724' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
