$date
	Sun Jul  2 18:06:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxtest $end
$var wire 1 ! O $end
$var reg 16 " I [15:0] $end
$var reg 4 # S [3:0] $end
$scope module M $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 4 & t [3:0] $end
$var wire 1 ! out $end
$scope module M0 $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 1 ) out $end
$upscope $end
$scope module M1 $end
$var wire 4 * in [3:0] $end
$var wire 2 + sel [1:0] $end
$var wire 1 , out $end
$upscope $end
$scope module M2 $end
$var wire 4 - in [3:0] $end
$var wire 2 . sel [1:0] $end
$var wire 1 / out $end
$upscope $end
$scope module M3 $end
$var wire 4 0 in [3:0] $end
$var wire 2 1 sel [1:0] $end
$var wire 1 2 out $end
$upscope $end
$scope module M4 $end
$var wire 4 3 in [3:0] $end
$var wire 2 4 sel [1:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 4
bx 3
x2
bx 1
bx 0
x/
bx .
bx -
x,
bx +
bx *
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
1!
1)
b11 (
1,
b11 +
0/
b11 .
b11 &
b11 3
02
b11 1
b0 4
b1011 '
b1010 *
b0 -
b11 0
b11 #
b11 %
b11000010101011 "
b11000010101011 $
#10
b0 (
0,
b0 +
b0 .
b1001 &
b1001 3
12
b0 1
b0 #
b0 %
#15
b1 (
b1011 &
b1011 3
1,
b1 +
b1 .
b1 1
1!
b1 4
b101 #
b101 %
#20
b0 (
b1001 &
b1001 3
0,
b0 +
b0 .
b0 1
b11 4
b1100 #
b1100 %
#25
