
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119161                       # Number of seconds simulated
sim_ticks                                119161164794                       # Number of ticks simulated
final_tick                               1177019986107                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98294                       # Simulator instruction rate (inst/s)
host_op_rate                                   124221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3542731                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901528                       # Number of bytes of host memory used
host_seconds                                 33635.40                       # Real time elapsed on the host
sim_insts                                  3306158051                       # Number of instructions simulated
sim_ops                                    4178239765                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1731200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       728064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1076736                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3540864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1803136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1803136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5688                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8412                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27663                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14087                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14087                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14528223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6109910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9035964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29714916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15131910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15131910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15131910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14528223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6109910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9035964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44846826                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143050619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23169956                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19081022                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930226                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9406659                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669046                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436738                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87574                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104426557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127993975                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23169956                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105784                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27182173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6251483                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4920218                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12097391                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140818278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113636105     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782762      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361655      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379118      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271449      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124617      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778895      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1975719      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13507958      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140818278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161970                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.894746                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103257596                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6334187                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26833875                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109741                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4282870                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730104                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154387707                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4282870                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103772267                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3798981                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1378833                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26418247                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1167072                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152940420                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1502                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401393                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622360                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        16070                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    213970145                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712867073                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712867073                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45710920                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17831                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3801072                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15181823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692925                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149080643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139158669                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108308                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25133109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57064790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1809                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140818278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584683                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83459339     59.27%     59.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23716342     16.84%     76.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11949210      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7805436      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902416      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705902      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064620      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119399      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95614      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140818278                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976108     74.73%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157291     12.04%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172694     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114928855     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011887      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357460     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844445      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139158669                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.972793                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306093                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420550017                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174248280                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135048882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140464762                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201601                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2969694                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159746                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4282870                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3126188                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149114496                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1161792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15181823                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901416                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17831                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1083751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231031                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136787317                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14107764                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371352                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19288867                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842891                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.956216                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135055204                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135048882                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81500819                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221106525                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.944064                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368604                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26699975                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955159                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136535408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.896631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87441136     64.04%     64.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22499696     16.48%     80.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808771      7.92%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816492      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767641      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536746      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561823      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094854      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008249      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136535408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008249                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282649050                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302526944                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2232341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.430506                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.430506                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.699053                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.699053                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618131753                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186351278                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145765431                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143050619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24000414                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19461004                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2050949                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9663398                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9226905                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2580624                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95069                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104786954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131247561                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24000414                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11807529                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28870888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6675583                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2699975                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12240954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140956306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112085418     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2027702      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3718196      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3372697      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2147069      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1762401      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1020814      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1066948      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13755061      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140956306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167776                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917490                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103728655                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4088589                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28498732                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47624                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4592700                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4151547                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5793                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158750341                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        45799                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4592700                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104568804                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1078231                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1824961                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27686914                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1204690                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156978590                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226498                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521029                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222041560                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    730956529                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    730956529                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175778194                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46263358                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34616                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17308                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4336584                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14871813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7388748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83878                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657075                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154007748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143133042                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161348                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27006591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59190621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    140956306                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81008395     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24664349     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12978287      9.21%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7498511      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8299481      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3080242      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2737231      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       524414      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165396      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140956306                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573447     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117663     14.14%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141212     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120529283     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2025216      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17308      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13210934      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7350301      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143133042                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000576                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832322                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428216060                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181049171                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139984257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143965364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3412808                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129532                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4592700                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         700777                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106057                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154042364                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14871813                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7388748                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17308                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288094                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140770100                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12689312                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2362942                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20039256                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20032485                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7349944                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.984058                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140113132                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139984257                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81678201                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229385359                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978564                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102372808                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126050846                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27991910                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2071123                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136363606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84511306     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24019530     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11934244      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4058681      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4997134      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1752637      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1232704      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1020120      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2837250      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136363606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102372808                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126050846                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18718218                       # Number of memory references committed
system.switch_cpus1.commit.loads             11459002                       # Number of loads committed
system.switch_cpus1.commit.membars              17308                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18194065                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113562149                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2599785                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2837250                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           287569112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312678397                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2094313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102372808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126050846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102372808                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397350                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715640                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715640                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       633826344                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195939522                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147986238                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34616                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143050619                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22214196                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18312886                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1984267                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9130009                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8524475                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2331876                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87757                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108278575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122020035                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22214196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10856351                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25507804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5869730                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3126150                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12561225                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1641700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140765011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115257207     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1326511      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1880981      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2463584      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2764507      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2053817      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1185935      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1741107      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12091362      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140765011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.852985                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107084539                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4718851                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25051090                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58281                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3852249                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3548061                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147247502                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3852249                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107824670                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1055477                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2334642                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24372338                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1325629                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146270230                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          833                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        266929                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       548484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          649                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    203967093                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    683352386                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    683352386                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166681708                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37285381                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38654                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22383                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4001959                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13902847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7222867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119471                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1574798                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         142165053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133052965                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26657                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20443321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48220778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6077                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140765011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945213                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505480                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84460783     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22679997     16.11%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12565381      8.93%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8094236      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7438209      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2963788      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1799140      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       514934      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       248543      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140765011                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          63945     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93834     33.37%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       123427     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111706719     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2028811      1.52%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16271      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12134445      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7166719      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133052965                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.930111                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             281206                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    407178804                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162647321                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    130512201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133334171                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       324994                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2903554                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       172661                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3852249                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         796214                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       108559                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    142203670                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1332676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13902847                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7222867                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22347                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1168520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1118200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286720                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131253956                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11969556                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1799009                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19134709                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18392069                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7165153                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.917535                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             130512416                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            130512201                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76444367                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207668757                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.912350                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368107                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97617211                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119975760                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22237482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2016676                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136912762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876293                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683319                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88279870     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23380075     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9186791      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4727114      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4122135      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1980540      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1716303      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       807769      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2712165      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136912762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97617211                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119975760                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18049499                       # Number of memory references committed
system.switch_cpus2.commit.loads             10999293                       # Number of loads committed
system.switch_cpus2.commit.membars              16270                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17207240                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108141962                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2448019                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2712165                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276413839                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          288278773                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2285608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97617211                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119975760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97617211                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.465424                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.465424                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.682396                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.682396                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591437024                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181075316                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137927850                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32540                       # number of misc regfile writes
system.l2.replacements                          27666                       # number of replacements
system.l2.tagsinuse                      32767.967665                       # Cycle average of tags in use
system.l2.total_refs                          1724788                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60434                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.540027                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1001.726865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.033334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6429.180838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.243710                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2635.307521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.332826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3850.219347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8102.333497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4628.096141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6090.493586                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.196203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.080423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.117499                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.247264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185867                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83670                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  160529                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            58159                       # number of Writeback hits
system.l2.Writeback_hits::total                 58159                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83670                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160529                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83670                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34170                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42689                       # number of overall hits
system.l2.overall_hits::total                  160529                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5688                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8405                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27656                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5688                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8412                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27663                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13525                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5688                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8412                       # number of overall misses
system.l2.overall_misses::total                 27663                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1825470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2763638676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2561890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1178772540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2410022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1700153507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5649362105                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1430156                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1430156                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1825470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2763638676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2561890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1178772540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2410022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1701583663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5650792261                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1825470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2763638676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2561890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1178772540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2410022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1701583663                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5650792261                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              188185                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        58159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             58159                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               188192                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              188192                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.164501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146962                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139153                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.164615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146993                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139153                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.164615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146993                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       182547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204335.576784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182992.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 207238.491561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 172144.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 202278.822963                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204272.566712                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       204308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       204308                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       182547                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204335.576784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182992.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 207238.491561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 172144.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 202280.511531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204272.575679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       182547                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204335.576784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182992.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 207238.491561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 172144.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 202280.511531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204272.575679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14087                       # number of writebacks
system.l2.writebacks::total                     14087                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5688                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27656                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27663                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1243346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1976104527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1744932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    847553272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1593130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1210310173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4038549380                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1022308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1022308                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1243346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1976104527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1744932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    847553272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1593130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1211332481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4039571688                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1243346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1976104527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1744932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    847553272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1593130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1211332481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4039571688                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.164501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146962                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.164615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.164615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146993                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124334.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146107.543586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149007.255977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       113795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 143998.830815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146027.964275                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       146044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       146044                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124334.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146107.543586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       124638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 149007.255977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       113795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 144000.532691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146027.968333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124334.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146107.543586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       124638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 149007.255977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       113795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 144000.532691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146027.968333                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812747                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012105042                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840190.985455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812747                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015726                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12097381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12097381                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12097381                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12097381                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12097381                       # number of overall hits
system.cpu0.icache.overall_hits::total       12097381                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2018137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2018137                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2018137                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2018137                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2018137                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2018137                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12097391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12097391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12097391                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12097391                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12097391                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12097391                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 201813.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 201813.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 201813.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 201813.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 201813.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 201813.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1913337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1913337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1913337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1913337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1913337                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1913337                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191333.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191333.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191333.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191333.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191333.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191333.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97195                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223554                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97451                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1962.253379                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503663                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496337                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958880                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17390                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17390                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668320                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668320                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402623                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402708                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402708                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402708                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402708                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  38525597467                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38525597467                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7912048                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7912048                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  38533509515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38533509515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  38533509515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38533509515                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11361503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11361503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19071028                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19071028                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19071028                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19071028                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035437                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021116                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95686.529252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95686.529252                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93082.917647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93082.917647                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95685.979705                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95685.979705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95685.979705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95685.979705                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23464                       # number of writebacks
system.cpu0.dcache.writebacks::total            23464                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305428                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305428                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305513                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97195                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97195                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8465189604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8465189604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8465189604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8465189604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8465189604                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8465189604                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87094.908215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87094.908215                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87094.908215                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87094.908215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87094.908215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87094.908215                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996679                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015200811                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192658.339093                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996679                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12240937                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12240937                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12240937                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12240937                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12240937                       # number of overall hits
system.cpu1.icache.overall_hits::total       12240937                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3360480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3360480                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3360480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3360480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3360480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3360480                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12240954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12240954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12240954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12240954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12240954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12240954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197675.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197675.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197675.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197675.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197675.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197675.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2678090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2678090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2678090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2678090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2678090                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2678090                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191292.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191292.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191292.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191292.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191292.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191292.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39858                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168904413                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40114                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4210.610086                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.870093                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.129907                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905743                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094257                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9544864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9544864                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7225169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7225169                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17308                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17308                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16770033                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16770033                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16770033                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16770033                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120557                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120557                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120557                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120557                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120557                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120557                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13254311124                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13254311124                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13254311124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13254311124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13254311124                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13254311124                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9665421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9665421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7225169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7225169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16890590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16890590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16890590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16890590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012473                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109942.277296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109942.277296                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109942.277296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109942.277296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109942.277296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109942.277296                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10704                       # number of writebacks
system.cpu1.dcache.writebacks::total            10704                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80699                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80699                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80699                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80699                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39858                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39858                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39858                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3460215213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3460215213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3460215213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3460215213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3460215213                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3460215213                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86813.568493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86813.568493                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86813.568493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86813.568493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86813.568493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86813.568493                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995895                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015784630                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2043832.253521                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995895                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12561209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12561209                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12561209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12561209                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12561209                       # number of overall hits
system.cpu2.icache.overall_hits::total       12561209                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2918098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2918098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2918098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2918098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2918098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2918098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12561225                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12561225                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12561225                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12561225                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12561225                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12561225                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182381.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182381.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182381.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182381.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182381.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182381.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2526422                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2526422                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2526422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2526422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2526422                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2526422                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 180458.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 180458.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 180458.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 180458.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 180458.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 180458.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51101                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172429543                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51357                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3357.469147                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.215498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.784502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910998                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089002                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8913052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8913052                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7013882                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7013882                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17178                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17178                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16270                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16270                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15926934                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15926934                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15926934                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15926934                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       148067                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148067                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2797                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2797                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150864                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150864                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150864                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150864                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16117833493                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16117833493                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    442790381                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    442790381                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16560623874                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16560623874                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16560623874                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16560623874                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9061119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9061119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7016679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7016679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16077798                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16077798                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16077798                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16077798                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016341                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000399                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000399                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009383                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009383                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009383                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009383                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108855.001405                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108855.001405                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 158309.038613                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 158309.038613                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109771.873171                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109771.873171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109771.873171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109771.873171                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1087469                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 135933.625000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23991                       # number of writebacks
system.cpu2.dcache.writebacks::total            23991                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        96973                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        96973                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2790                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2790                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        99763                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        99763                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        99763                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        99763                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51094                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51094                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51101                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51101                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4576277362                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4576277362                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1488256                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1488256                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4577765618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4577765618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4577765618                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4577765618                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89565.846518                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89565.846518                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       212608                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       212608                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89582.701278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89582.701278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89582.701278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89582.701278                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
