---
dateCreated: 2025-02-27
dateModified: 2025-08-06
---
# 📜 A High Performance Computing Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> — An evolving handbook for hardware-centric learning

> Recommended to use Git shallow clone:
> `git clone --depth=1 https://github.com/JR-Wesley/Notes`

---

## 📜 Repository Manifesto

> *"Where nanoseconds meet neurons"*
This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- 🧠 **Heterogeneous Computing**: GPU/FPGA/CGRA workload partitioning
- ⚙️ **AI-Tailored Architectures**: Tensor cores to neuromorphic accelerators
- 🔗 **RISC-V Ecosystem**: Custom extension development (Vector, AI/ML)
- 🚨 **VLSI-Scale Verification**: Formal methods for billion-gate designs

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## 🌐 Knowledge Matrix

```bash
.
├── AISystem
│   ├── AICompiler
│   ├── AISysReview
│   ├── GPU
│   ├── HPC
│   ├── 'job interview'
│   ├── LLM
│   ├── ML_notes
│   ├── Model
│   ├── quant
│   ├── 加速器
│   ├── 编程接口
│   └── 训练推理框架
├── Algorithm
│   ├── BasicAlgorithm
│   ├── compression
│   ├── CV
│   ├── encryption
│   └── hdc
├── ComputerScience
│   ├── CSarch
│   ├── OS
│   └── programming
├── IntegratedCircuit
│   ├── 'asic flow'
│   ├── cgra
│   ├── DSP
│   ├── EDA
│   ├── FPGA
│   ├── IP
│   ├── jobinterview
│   ├── program
│   ├── protocal
│   ├── SoC
│   ├── STA
│   ├── sv
│   └── verification
├── SelfDevelopment
│   ├── career
│   ├── language
│   ├── medicine
│   ├── Reading
│   └── recreation
└── ToolKit
    └── assets
```

## 🛠️ Usage & Navigation

- Highlight
1. Roadmap of YSYX（一生一芯）: `Soc/ysys/`

- Recommended Exploration Paths

1. **AI Full-Stack System Optimization**
    `ysyx/PA_analysis/ -> SoC/cache/ → AIsys/HPC/`
2. **Hardware Accelerator Design**
    `IC/CGRA/ → AIsys/GPU/ → algorithm/hdc/`
3. **Silicon Implementation Flow**
    `IC/asic_flow/ → IC/STA/ → SoC/pulp_VLSI/`

## 🔐 License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## 🌟 Roadmap to Enlightenment
