Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 09:22:28 2020
| Host         : MATTHEW-LAPTOP-1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mult_methodology_drc_routed.rpt -pb mult_methodology_drc_routed.pb -rpx mult_methodology_drc_routed.rpx
| Design       : mult
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch count_reg[0] cannot be properly analyzed as its control pin count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch count_reg[1] cannot be properly analyzed as its control pin count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch count_reg[2] cannot be properly analyzed as its control pin count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch prod_reg[0] cannot be properly analyzed as its control pin prod_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch prod_reg[1] cannot be properly analyzed as its control pin prod_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch prod_reg[2] cannot be properly analyzed as its control pin prod_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch prod_reg[3] cannot be properly analyzed as its control pin prod_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch prod_reg[4] cannot be properly analyzed as its control pin prod_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch prod_reg[5] cannot be properly analyzed as its control pin prod_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch prod_reg[6] cannot be properly analyzed as its control pin prod_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch prod_reg[7] cannot be properly analyzed as its control pin prod_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch prod_reg[8] cannot be properly analyzed as its control pin prod_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch product_reg[0] cannot be properly analyzed as its control pin product_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch product_reg[1] cannot be properly analyzed as its control pin product_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch product_reg[2] cannot be properly analyzed as its control pin product_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch product_reg[3] cannot be properly analyzed as its control pin product_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch product_reg[4] cannot be properly analyzed as its control pin product_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch product_reg[5] cannot be properly analyzed as its control pin product_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch product_reg[6] cannot be properly analyzed as its control pin product_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch product_reg[7] cannot be properly analyzed as its control pin product_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch stop_reg cannot be properly analyzed as its control pin stop_reg/G is not reached by a timing clock
Related violations: <none>


