{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620113133724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620113133724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 09:25:33 2021 " "Processing started: Tue May 04 09:25:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620113133724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113133724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113133724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620113134422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620113134422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USRD-rtl " "Found design unit 1: USRD-rtl" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145501 ""} { "Info" "ISGN_ENTITY_NAME" "1 USRD " "Found entity 1: USRD" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGDEC-rtl " "Found design unit 1: SEVENSEGDEC-rtl" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145503 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGDEC " "Found entity 1: SEVENSEGDEC" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULTRASONIC_RANGEFINDER-rtl " "Found design unit 1: ULTRASONIC_RANGEFINDER-rtl" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145505 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULTRASONIC_RANGEFINDER " "Found entity 1: ULTRASONIC_RANGEFINDER" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113145505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "USRD " "Elaborating entity \"USRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620113145586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULTRASONIC_RANGEFINDER ULTRASONIC_RANGEFINDER:USR " "Elaborating entity \"ULTRASONIC_RANGEFINDER\" for hierarchy \"ULTRASONIC_RANGEFINDER:USR\"" {  } { { "USRD.vhd" "USR" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113145598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_mm ULTRASONIC_RANGEFINDER.vhd(59) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(59): signal \"icnt_mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145600 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_cm ULTRASONIC_RANGEFINDER.vhd(61) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(61): signal \"icnt_cm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145600 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_dm ULTRASONIC_RANGEFINDER.vhd(63) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(63): signal \"icnt_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145601 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_dm ULTRASONIC_RANGEFINDER.vhd(66) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(66): signal \"icnt_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145601 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_cm ULTRASONIC_RANGEFINDER.vhd(69) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(69): signal \"icnt_cm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145601 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_mm ULTRASONIC_RANGEFINDER.vhd(72) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(72): signal \"icnt_mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113145601 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[0\] ULTRASONIC_RANGEFINDER.vhd(59) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(59): can't infer register for \"icnt_dm\[0\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 59 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145602 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[0\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_dm\[0\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145602 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[0\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_dm\[0\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[1\] ULTRASONIC_RANGEFINDER.vhd(59) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(59): can't infer register for \"icnt_dm\[1\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 59 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[1\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_dm\[1\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[1\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_dm\[1\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[2\] ULTRASONIC_RANGEFINDER.vhd(59) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(59): can't infer register for \"icnt_dm\[2\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 59 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[2\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_dm\[2\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[2\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_dm\[2\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[3\] ULTRASONIC_RANGEFINDER.vhd(59) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(59): can't infer register for \"icnt_dm\[3\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 59 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145603 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_dm\[3\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_dm\[3\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[3\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_dm\[3\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_cm\[0\] ULTRASONIC_RANGEFINDER.vhd(58) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(58): can't infer register for \"icnt_cm\[0\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 58 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_cm\[1\] ULTRASONIC_RANGEFINDER.vhd(58) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(58): can't infer register for \"icnt_cm\[1\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 58 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_cm\[2\] ULTRASONIC_RANGEFINDER.vhd(58) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(58): can't infer register for \"icnt_cm\[2\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 58 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_cm\[3\] ULTRASONIC_RANGEFINDER.vhd(58) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(58): can't infer register for \"icnt_cm\[3\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 58 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_mm\[0\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_mm\[0\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[0\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_mm\[0\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_mm\[1\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_mm\[1\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[1\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_mm\[1\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_mm\[2\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_mm\[2\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[2\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_mm\[2\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "icnt_mm\[3\] ULTRASONIC_RANGEFINDER.vhd(57) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(57): can't infer register for \"icnt_mm\[3\]\" because its behavior does not match any supported register model" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 57 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1620113145604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[3\] ULTRASONIC_RANGEFINDER.vhd(44) " "Inferred latch for \"icnt_mm\[3\]\" at ULTRASONIC_RANGEFINDER.vhd(44)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145605 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ULTRASONIC_RANGEFINDER.vhd(46) " "HDL error at ULTRASONIC_RANGEFINDER.vhd(46): couldn't implement registers for assignments on this clock edge" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 46 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1620113145608 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ULTRASONIC_RANGEFINDER:USR " "Can't elaborate user hierarchy \"ULTRASONIC_RANGEFINDER:USR\"" {  } { { "USRD.vhd" "USR" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113145610 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620113145765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 04 09:25:45 2021 " "Processing ended: Tue May 04 09:25:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620113145765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620113145765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620113145765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113145765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113146434 ""}
