digraph "CFG for '_Z14cuda_updatesumPiS_i' function" {
	label="CFG for '_Z14cuda_updatesumPiS_i' function";

	Node0x64f0840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = icmp eq i32 %5, 0\l  br i1 %10, label %16, label %11\l|{<s0>T|<s1>F}}"];
	Node0x64f0840:s0 -> Node0x64f15d0;
	Node0x64f0840:s1 -> Node0x64f2640;
	Node0x64f2640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%11:\l11:                                               \l  %12 = add i32 %5, -1\l  %13 = zext i32 %12 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %16\l}"];
	Node0x64f2640 -> Node0x64f15d0;
	Node0x64f15d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%16:\l16:                                               \l  %17 = phi i32 [ %15, %11 ], [ 0, %3 ]\l  %18 = zext i16 %9 to i32\l  %19 = mul i32 %5, %18\l  %20 = add i32 %19, %4\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %24 = add nsw i32 %23, %17\l  %25 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @shared, i32\l... 0, i32 %4\l  store i32 %24, i32 addrspace(3)* %25, align 4, !tbaa !7\l  store i32 %24, i32 addrspace(1)* %22, align 4, !tbaa !7\l  ret void\l}"];
}
