module top_module (
    input c,
    input d,
    output [3:0] mux_in
);

    assign mux_in[0] = c | d;     // c + d
    assign mux_in[1] = 1'b0;             // 0
    assign mux_in[2] = ~d;       // negation of d (for ab=11)
    assign mux_in[3] = c & d;    // c d (for ab=10)

endmodule
