set_min_delay 30 -rise -fall -rise_from [get_clocks {core_clk}] -through ff1 -rise_through pin1 -fall_through adder1 -to and1 -rise_to [get_ports {clk0}] -fall_to clk2 -ignore_clock_latency -probe -reset_path
