# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# Date created = 08:27:08  April 09, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		whack_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:27:08  APRIL 09, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "11.0 SP1"
set_location_assignment PIN_B10 -to blue_o[3]
set_location_assignment PIN_A10 -to blue_o[2]
set_location_assignment PIN_D11 -to blue_o[1]
set_location_assignment PIN_A9 -to blue_o[0]
set_location_assignment PIN_A8 -to green_o[3]
set_location_assignment PIN_B9 -to green_o[2]
set_location_assignment PIN_C10 -to green_o[1]
set_location_assignment PIN_B8 -to green_o[0]
set_location_assignment PIN_A11 -to hsync_o
set_location_assignment PIN_B7 -to red_o[3]
set_location_assignment PIN_A7 -to red_o[2]
set_location_assignment PIN_C9 -to red_o[1]
set_location_assignment PIN_D9 -to red_o[0]
set_location_assignment PIN_B11 -to vsync_o
set_location_assignment PIN_L1 -to clk
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top




set_global_assignment -name VERILOG_FILE ../sram_1r1w.v
set_global_assignment -name VERILOG_FILE ../top.v
set_global_assignment -name VERILOG_FILE ../pixel_processor.v
set_global_assignment -name VERILOG_FILE ../pixel_fifo.v
set_global_assignment -name VERILOG_FILE ../pixel_alu.v
set_global_assignment -name VERILOG_FILE ../vga_timing_generator.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top