{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 09:53:25 2007 " "Info: Processing started: Sun Nov 04 09:53:25 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "SDRAM Clock " "Warning: Clock Setting \"SDRAM Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 25.0 MHz 100.0 MHz " "Warning: ClockLock PLL \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 25.0 MHz overrides default required fmax of 100.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\] memory vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11 33.313 ns " "Info: Slack time is 33.313 ns for clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\]\" and destination memory \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.54 MHz 6.687 ns " "Info: Fmax is 149.54 MHz (period= 6.687 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.772 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.772 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.057 ns + Largest " "Info: + Largest clock skew is 0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.710 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.710 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11 3 MEM M4K_X26_Y24 1 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.710 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.39 % ) " "Info: Total cell delay = 0.661 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.049 ns ( 75.61 % ) " "Info: Total interconnect delay = 2.049 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\] 3 REG LCFF_X23_Y23_N9 8 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 8; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.459 ns - Longest register memory " "Info: - Longest register to memory delay is 6.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\] 1 REG LCFF_X23_Y23_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 8; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.504 ns) 1.262 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97 2 COMB LCCOMB_X20_Y23_N14 2 " "Info: 2: + IC(0.758 ns) + CELL(0.504 ns) = 1.262 ns; Loc. = LCCOMB_X20_Y23_N14; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { vga_adapter:inst14|vga_controller:controller|yCounter[2] vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.333 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99 3 COMB LCCOMB_X20_Y23_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.333 ns; Loc. = LCCOMB_X20_Y23_N16; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.404 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101 4 COMB LCCOMB_X20_Y23_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.404 ns; Loc. = LCCOMB_X20_Y23_N18; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.814 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~102 5 COMB LCCOMB_X20_Y23_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.814 ns; Loc. = LCCOMB_X20_Y23_N20; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.414 ns) 2.669 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~60 6 COMB LCCOMB_X21_Y23_N20 2 " "Info: 6: + IC(0.441 ns) + CELL(0.414 ns) = 2.669 ns; Loc. = LCCOMB_X21_Y23_N20; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~60'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.740 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~62 7 COMB LCCOMB_X21_Y23_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.740 ns; Loc. = LCCOMB_X21_Y23_N22; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~62'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.811 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64 8 COMB LCCOMB_X21_Y23_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.811 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.882 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66 9 COMB LCCOMB_X21_Y23_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.882 ns; Loc. = LCCOMB_X21_Y23_N26; Fanout = 1; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.292 ns vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67 10 COMB LCCOMB_X21_Y23_N28 6 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.292 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 6; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.376 ns) 3.972 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\] 11 COMB LCCOMB_X21_Y23_N0 36 " "Info: 11: + IC(0.304 ns) + CELL(0.376 ns) = 3.972 ns; Loc. = LCCOMB_X21_Y23_N0; Fanout = 36; COMB Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/decode_6oa.tdf" 33 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.632 ns) 6.459 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11 12 MEM M4K_X26_Y24 1 " "Info: 12: + IC(1.855 ns) + CELL(0.632 ns) = 6.459 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a1~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.101 ns ( 48.01 % ) " "Info: Total cell delay = 3.101 ns ( 48.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 51.99 % ) " "Info: Total interconnect delay = 3.358 ns ( 51.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { vga_adapter:inst14|vga_controller:controller|yCounter[2] vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.459 ns" { vga_adapter:inst14|vga_controller:controller|yCounter[2] vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 0.758ns 0.000ns 0.000ns 0.000ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns 1.855ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { vga_adapter:inst14|vga_controller:controller|yCounter[2] vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.459 ns" { vga_adapter:inst14|vga_controller:controller|yCounter[2] vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|Add0~102 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~60 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~62 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 } { 0.000ns 0.758ns 0.000ns 0.000ns 0.000ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns 1.855ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register offset:inst5\|out\[1\] memory vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11 11.484 ns " "Info: Slack time is 11.484 ns for clock \"CLOCK_50\" between source register \"offset:inst5\|out\[1\]\" and destination memory \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "117.43 MHz 8.516 ns " "Info: Fmax is 117.43 MHz (period= 8.516 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.761 ns + Largest register memory " "Info: + Largest register to memory requirement is 19.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.046 ns + Largest " "Info: + Largest clock skew is 0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.738 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 311 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 311; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.689 ns) 2.738 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11 3 MEM M4K_X13_Y27 0 " "Info: 3: + IC(0.932 ns) + CELL(0.689 ns) = 2.738 ns; Loc. = M4K_X13_Y27; Fanout = 0; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.65 % ) " "Info: Total cell delay = 1.688 ns ( 61.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 38.35 % ) " "Info: Total interconnect delay = 1.050 ns ( 38.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 311 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 311; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns offset:inst5\|out\[1\] 3 REG LCFF_X27_Y21_N17 8 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X27_Y21_N17; Fanout = 8; REG Node = 'offset:inst5\|out\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLOCK_50~clkctrl offset:inst5|out[1] } "NODE_NAME" } } { "offset.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/offset.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl offset:inst5|out[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl offset:inst5|out[1] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl offset:inst5|out[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl offset:inst5|out[1] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "offset.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/offset.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl offset:inst5|out[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl offset:inst5|out[1] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.277 ns - Longest register memory " "Info: - Longest register to memory delay is 8.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns offset:inst5\|out\[1\] 1 REG LCFF_X27_Y21_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N17; Fanout = 8; REG Node = 'offset:inst5\|out\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset:inst5|out[1] } "NODE_NAME" } } { "offset.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/offset.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.414 ns) 1.700 ns offsetadder:inst11\|out\[1\]~37 2 COMB LCCOMB_X25_Y21_N2 2 " "Info: 2: + IC(1.286 ns) + CELL(0.414 ns) = 1.700 ns; Loc. = LCCOMB_X25_Y21_N2; Fanout = 2; COMB Node = 'offsetadder:inst11\|out\[1\]~37'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { offset:inst5|out[1] offsetadder:inst11|out[1]~37 } "NODE_NAME" } } { "offsetadder.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/offsetadder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.110 ns offsetadder:inst11\|out\[2\]~38 3 COMB LCCOMB_X25_Y21_N4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.110 ns; Loc. = LCCOMB_X25_Y21_N4; Fanout = 4; COMB Node = 'offsetadder:inst11\|out\[2\]~38'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { offsetadder:inst11|out[1]~37 offsetadder:inst11|out[2]~38 } "NODE_NAME" } } { "offsetadder.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/offsetadder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.414 ns) 2.990 ns vga_adapter:inst14\|vga_address_translator:user_input_translator\|Add0~101 4 COMB LCCOMB_X25_Y21_N20 2 " "Info: 4: + IC(0.466 ns) + CELL(0.414 ns) = 2.990 ns; Loc. = LCCOMB_X25_Y21_N20; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_address_translator:user_input_translator\|Add0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { offsetadder:inst11|out[2]~38 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.400 ns vga_adapter:inst14\|vga_address_translator:user_input_translator\|Add0~102 5 COMB LCCOMB_X25_Y21_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 3.400 ns; Loc. = LCCOMB_X25_Y21_N22; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_address_translator:user_input_translator\|Add0~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.485 ns) 4.553 ns vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[10\]~60 6 COMB LCCOMB_X24_Y21_N14 2 " "Info: 6: + IC(0.668 ns) + CELL(0.485 ns) = 4.553 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[10\]~60'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.624 ns vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[11\]~62 7 COMB LCCOMB_X24_Y21_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.624 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 2; COMB Node = 'vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[11\]~62'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.034 ns vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[12\]~63 8 COMB LCCOMB_X24_Y21_N18 10 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.034 ns; Loc. = LCCOMB_X24_Y21_N18; Fanout = 10; COMB Node = 'vga_adapter:inst14\|vga_address_translator:user_input_translator\|mem_address\[12\]~63'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.420 ns) 5.765 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_b\|w_anode252w\[2\]~45 9 COMB LCCOMB_X24_Y21_N26 42 " "Info: 9: + IC(0.311 ns) + CELL(0.420 ns) = 5.765 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 42; COMB Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_b\|w_anode252w\[2\]~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/decode_6oa.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.660 ns) 8.277 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11 10 MEM M4K_X13_Y27 0 " "Info: 10: + IC(1.852 ns) + CELL(0.660 ns) = 8.277 ns; Loc. = M4K_X13_Y27; Fanout = 0; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3~portb_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 44.63 % ) " "Info: Total cell delay = 3.694 ns ( 44.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 55.37 % ) " "Info: Total interconnect delay = 4.583 ns ( 55.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.277 ns" { offset:inst5|out[1] offsetadder:inst11|out[1]~37 offsetadder:inst11|out[2]~38 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.277 ns" { offset:inst5|out[1] offsetadder:inst11|out[1]~37 offsetadder:inst11|out[2]~38 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 1.286ns 0.000ns 0.466ns 0.000ns 0.668ns 0.000ns 0.000ns 0.311ns 1.852ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.071ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl offset:inst5|out[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl offset:inst5|out[1] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.277 ns" { offset:inst5|out[1] offsetadder:inst11|out[1]~37 offsetadder:inst11|out[2]~38 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.277 ns" { offset:inst5|out[1] offsetadder:inst11|out[1]~37 offsetadder:inst11|out[2]~38 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~101 vga_adapter:inst14|vga_address_translator:user_input_translator|Add0~102 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:inst14|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11 } { 0.000ns 1.286ns 0.000ns 0.466ns 0.000ns 0.668ns 0.000ns 0.000ns 0.311ns 1.852ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.071ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_CLK " "Info: No valid register-to-register data paths exist for clock \"VGA_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1 register vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK 523 ps " "Info: Minimum slack time is 523 ps for clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1\" and destination register \"vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Shortest register register " "Info: + Shortest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1 1 REG LCFF_X20_Y23_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y23_N11; Fanout = 1; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.149 ns) 0.455 ns vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK~feeder 2 COMB LCCOMB_X20_Y23_N0 1 " "Info: 2: + IC(0.306 ns) + CELL(0.149 ns) = 0.455 ns; Loc. = LCCOMB_X20_Y23_N0; Fanout = 1; COMB Node = 'vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.539 ns vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK 3 REG LCFF_X20_Y23_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LCFF_X20_Y23_N1; Fanout = 1; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.23 % ) " "Info: Total cell delay = 0.233 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 56.77 % ) " "Info: Total interconnect delay = 0.306 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK 3 REG LCFF_X20_Y23_N1 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X20_Y23_N1; Fanout = 1; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1 3 REG LCFF_X20_Y23_N11 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X20_Y23_N11; Fanout = 1; REG Node = 'vga_adapter:inst14\|vga_controller:controller\|VGA_BLANK1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/vga_adapter/vga_controller.v" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 vga_adapter:inst14|vga_controller:controller|VGA_BLANK~feeder vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|vga_controller:controller|VGA_BLANK1 } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register delayer:inst1\|count\[0\] register delayer:inst1\|count\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"delayer:inst1\|count\[0\]\" and destination register \"delayer:inst1\|count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayer:inst1\|count\[0\] 1 REG LCFF_X25_Y26_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N7; Fanout = 3; REG Node = 'delayer:inst1\|count\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayer:inst1|count[0] } "NODE_NAME" } } { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns delayer:inst1\|count\[0\]~1151 2 COMB LCCOMB_X25_Y26_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y26_N6; Fanout = 1; COMB Node = 'delayer:inst1\|count\[0\]~1151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { delayer:inst1|count[0] delayer:inst1|count[0]~1151 } "NODE_NAME" } } { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns delayer:inst1\|count\[0\] 3 REG LCFF_X25_Y26_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y26_N7; Fanout = 3; REG Node = 'delayer:inst1\|count\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { delayer:inst1|count[0]~1151 delayer:inst1|count[0] } "NODE_NAME" } } { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { delayer:inst1|count[0] delayer:inst1|count[0]~1151 delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { delayer:inst1|count[0] delayer:inst1|count[0]~1151 delayer:inst1|count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 311 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 311; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns delayer:inst1\|count\[0\] 3 REG LCFF_X25_Y26_N7 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X25_Y26_N7; Fanout = 3; REG Node = 'delayer:inst1\|count\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 311 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 311; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns delayer:inst1\|count\[0\] 3 REG LCFF_X25_Y26_N7 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X25_Y26_N7; Fanout = 3; REG Node = 'delayer:inst1\|count\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "delayer.v" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/delayer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { delayer:inst1|count[0] delayer:inst1|count[0]~1151 delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { delayer:inst1|count[0] delayer:inst1|count[0]~1151 delayer:inst1|count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl delayer:inst1|count[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl delayer:inst1|count[0] } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[8\] vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3 8.691 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[8\]\" through memory \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3\" is 8.691 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 160 -688 -520 176 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.657 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.635 ns) 2.657 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3 3 MEM M4K_X13_Y27 1 " "Info: 3: + IC(0.931 ns) + CELL(0.635 ns) = 2.657 ns; Loc. = M4K_X13_Y27; Fanout = 1; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.90 % ) " "Info: Total cell delay = 0.635 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 76.10 % ) " "Info: Total interconnect delay = 2.022 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } { 0.000ns 1.091ns 0.931ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.183 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3 1 MEM M4K_X13_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y27; Fanout = 1; MEM Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "db/altsyncram_n6r1.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/altsyncram_n6r1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.436 ns) 1.965 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~39 2 COMB LCCOMB_X20_Y25_N30 1 " "Info: 2: + IC(1.441 ns) + CELL(0.436 ns) = 1.965 ns; Loc. = LCCOMB_X20_Y25_N30; Fanout = 1; COMB Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~39'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/mux_hib.tdf" 50 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.150 ns) 2.774 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~40 3 COMB LCCOMB_X20_Y25_N12 1 " "Info: 3: + IC(0.659 ns) + CELL(0.150 ns) = 2.774 ns; Loc. = LCCOMB_X20_Y25_N12; Fanout = 1; COMB Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~40'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/mux_hib.tdf" 50 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.171 ns vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|muxlut_result0w~76 4 COMB LCCOMB_X20_Y25_N4 10 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 3.171 ns; Loc. = LCCOMB_X20_Y25_N4; Fanout = 10; COMB Node = 'vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\|muxlut_result0w~76'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/db/mux_hib.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(2.788 ns) 8.183 ns VGA_B\[8\] 5 PIN PIN_C12 0 " "Info: 5: + IC(2.224 ns) + CELL(2.788 ns) = 8.183 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'VGA_B\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 VGA_B[8] } "NODE_NAME" } } { "animation.bdf" "" { Schematic "C:/Documents and Settings/Heng Xu/Desktop/xuheng/u of t/2007 fall/ece241/labs/lab7/part3old/animation.bdf" { { 200 1344 1520 216 "VGA_B\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 44.14 % ) " "Info: Total cell delay = 3.612 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 55.86 % ) " "Info: Total interconnect delay = 4.571 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.183 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 VGA_B[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.183 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 VGA_B[8] } { 0.000ns 1.441ns 0.659ns 0.247ns 2.224ns } { 0.088ns 0.436ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 } { 0.000ns 1.091ns 0.931ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.183 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 VGA_B[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.183 ns" { vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5|muxlut_result0w~76 VGA_B[8] } { 0.000ns 1.441ns 0.659ns 0.247ns 2.224ns } { 0.088ns 0.436ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "114 " "Info: Allocated 114 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 09:53:27 2007 " "Info: Processing ended: Sun Nov 04 09:53:27 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
