/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Mar 31 15:03:06 2016
 *                 Full Compile MD5 Checksum  c4047ee397223298a92cb5ed9f7003ae
 *                     (minus title and desc)
 *                 MD5 Checksum               3a2da73040e5919d5073d624063d2523
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     899
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_WOD_CPU0_L1_A_H__
#define BCHP_WOD_CPU0_L1_A_H__

/***************************************************************************
 *WOD_CPU0_L1_A - WOD CPU0 L1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS           0x02344100 /* [RO] Interrupt Status Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS      0x02344108 /* [RO] Interrupt Mask Status Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET         0x02344110 /* [WO] Interrupt Mask Set Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR       0x02344118 /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_STATUS - Interrupt Status Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_STATUS :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_reserved0_MASK              0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_reserved0_SHIFT             3

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_MASK            0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_SHIFT           2
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_DEFAULT         0x00000000

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_MASK            0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_SHIFT           1
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_DEFAULT         0x00000000

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_MASK            0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_SHIFT           0
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_DEFAULT         0x00000000

/***************************************************************************
 *INTR_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_reserved0_MASK         0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_reserved0_SHIFT        3

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_MASK       0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_SHIFT      2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_DEFAULT    0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_MASK       0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_SHIFT      1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_DEFAULT    0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_MASK       0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_SHIFT      0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_DEFAULT    0x00000001

/***************************************************************************
 *INTR_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_SET :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_reserved0_MASK            0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_reserved0_SHIFT           3

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_MASK          0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_SHIFT         2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_DEFAULT       0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_MASK          0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_SHIFT         1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_DEFAULT       0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_MASK          0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_SHIFT         0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_DEFAULT       0x00000001

/***************************************************************************
 *INTR_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_reserved0_MASK          0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_reserved0_SHIFT         3

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_MASK        0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_SHIFT       2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_DEFAULT     0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_MASK        0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_SHIFT       1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_DEFAULT     0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_MASK        0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_SHIFT       0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_DEFAULT     0x00000001

#endif /* #ifndef BCHP_WOD_CPU0_L1_A_H__ */

/* End of File */
