
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	40296c <feof@plt+0xcfc>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <_Znam@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 422000 <_ZdlPvm@@Base+0x17a08>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <_Znam@plt>:
  401820:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <fputs@plt>:
  401830:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <memcpy@plt>:
  401840:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fread@plt>:
  401850:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <execvp@plt>:
  401860:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <ungetc@plt>:
  401870:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <pipe@plt>:
  401880:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <dup2@plt>:
  401890:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <strlen@plt>:
  4018a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <fprintf@plt>:
  4018b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <putc@plt>:
  4018c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <open@plt>:
  4018d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <isspace@plt>:
  4018f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <memcmp@plt>:
  401900:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <strtol@plt>:
  401910:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <free@plt>:
  401920:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <strchr@plt>:
  401930:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <realloc@plt>:
  401940:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <wait@plt>:
  401950:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <_exit@plt>:
  401960:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <read@plt>:
  401970:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <strerror@plt>:
  401980:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <strcpy@plt>:
  401990:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <strtok@plt>:
  4019a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <sprintf@plt>:
  4019b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <creat@plt>:
  4019c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <unlink@plt>:
  4019d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <putchar@plt>:
  4019e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <__libc_start_main@plt>:
  4019f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <memchr@plt>:
  401a00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <mkstemp@plt>:
  401a10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <getpid@plt>:
  401a20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <getc@plt>:
  401a30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <strncmp@plt>:
  401a40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <fputc@plt>:
  401a50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <__ctype_b_loc@plt>:
  401a60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <__isoc99_sscanf@plt>:
  401a70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <__cxa_atexit@plt>:
  401a80:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <fflush@plt>:
  401a90:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <pathconf@plt>:
  401aa0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <_ZdaPv@plt>:
  401ab0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <__errno_location@plt>:
  401ac0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <dup@plt>:
  401ad0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <mkdir@plt>:
  401ae0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <vsnprintf@plt>:
  401af0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <fork@plt>:
  401b00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <system@plt>:
  401b10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <wcwidth@plt>:
  401b20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <fopen@plt>:
  401b30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <__cxa_throw_bad_array_new_length@plt>:
  401b40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <close@plt>:
  401b50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <strcmp@plt>:
  401b60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <fgets@plt>:
  401b70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <write@plt>:
  401b80:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <malloc@plt>:
  401b90:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <abort@plt>:
  401ba0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <strcasecmp@plt>:
  401bc0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <__gxx_personality_v0@plt>:
  401bd0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <tan@plt>:
  401be0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <exit@plt>:
  401bf0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <fwrite@plt>:
  401c00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <_Unwind_Resume@plt>:
  401c10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fdopen@plt>:
  401c20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <stpcpy@plt>:
  401c30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <strcat@plt>:
  401c50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <printf@plt>:
  401c60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <feof@plt>:
  401c70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

Disassembly of section .text:

0000000000401c80 <_Znwm@@Base-0x8910>:
  401c80:	sub	sp, sp, #0xb0
  401c84:	adrp	x3, 426000 <stderr@@GLIBC_2.17+0x1158>
  401c88:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  401c8c:	stp	x29, x30, [sp, #16]
  401c90:	add	x29, sp, #0x10
  401c94:	stp	x19, x20, [sp, #32]
  401c98:	mov	x20, x1
  401c9c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  401ca0:	stp	x21, x22, [sp, #48]
  401ca4:	mov	w21, w0
  401ca8:	add	x1, x1, #0x9e0
  401cac:	ldr	x0, [x20]
  401cb0:	str	x0, [x3, #1200]
  401cb4:	str	x1, [x2, #608]
  401cb8:	stp	x23, x24, [sp, #64]
  401cbc:	stp	x25, x26, [sp, #80]
  401cc0:	stp	x27, x28, [sp, #96]
  401cc4:	bl	407990 <feof@plt+0x5d20>
  401cc8:	cbz	w0, 402000 <feof@plt+0x390>
  401ccc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cd0:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cd4:	add	x19, x19, #0xeb8
  401cd8:	ldr	x0, [x0, #4064]
  401cdc:	str	x0, [x19, #72]
  401ce0:	cbz	x0, 401e34 <feof@plt+0x1c4>
  401ce4:	ldrb	w0, [x0]
  401ce8:	cbz	w0, 401e34 <feof@plt+0x1c4>
  401cec:	add	x2, sp, #0xa0
  401cf0:	add	x0, x19, #0x80
  401cf4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  401cf8:	add	x1, x1, #0xa50
  401cfc:	bl	40ac68 <_ZdlPvm@@Base+0x670>
  401d00:	mov	x22, x0
  401d04:	ldr	x0, [sp, #160]
  401d08:	bl	401920 <free@plt>
  401d0c:	cbz	x22, 40208c <feof@plt+0x41c>
  401d10:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d14:	add	x23, x23, #0xa78
  401d18:	b	401d34 <feof@plt+0xc4>
  401d1c:	ldr	x0, [x19]
  401d20:	add	x2, sp, #0x9c
  401d24:	mov	x1, x23
  401d28:	bl	401a70 <__isoc99_sscanf@plt>
  401d2c:	cmp	w0, #0x0
  401d30:	b.gt	401f1c <feof@plt+0x2ac>
  401d34:	mov	x0, x22
  401d38:	bl	402c48 <feof@plt+0xfd8>
  401d3c:	cbnz	w0, 401d1c <feof@plt+0xac>
  401d40:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d44:	add	x3, x3, #0xf78
  401d48:	mov	x1, x3
  401d4c:	mov	x2, x3
  401d50:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d54:	add	x0, x0, #0xa80
  401d58:	bl	405298 <feof@plt+0x3628>
  401d5c:	mov	w1, #0x0                   	// #0
  401d60:	adrp	x24, 423000 <_Znam@GLIBCXX_3.4>
  401d64:	add	x24, x24, #0x240
  401d68:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d6c:	add	x0, x0, #0xaa8
  401d70:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d74:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d78:	str	w1, [x24, #4]
  401d7c:	bl	401bb0 <getenv@plt>
  401d80:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  401d84:	cmp	x0, #0x0
  401d88:	add	x1, x1, #0x6d0
  401d8c:	adrp	x28, 40c000 <_ZdlPvm@@Base+0x1a08>
  401d90:	csel	x22, x1, x0, eq  // eq = none
  401d94:	add	x23, x23, #0xea0
  401d98:	mov	x0, x22
  401d9c:	add	x27, x27, #0xb48
  401da0:	bl	4018a0 <strlen@plt>
  401da4:	add	x0, x0, #0x6
  401da8:	bl	401820 <_Znam@plt>
  401dac:	mov	x26, x0
  401db0:	mov	x1, x22
  401db4:	bl	401c30 <stpcpy@plt>
  401db8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  401dbc:	add	x1, x1, #0xac0
  401dc0:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1a08>
  401dc4:	add	x28, x28, #0xb50
  401dc8:	add	x22, x22, #0xac8
  401dcc:	adrp	x25, 427000 <stderr@@GLIBC_2.17+0x2158>
  401dd0:	ldr	w2, [x1]
  401dd4:	ldrh	w1, [x1, #4]
  401dd8:	str	w2, [x0]
  401ddc:	strh	w1, [x0, #4]
  401de0:	mov	x3, x23
  401de4:	mov	x2, x22
  401de8:	mov	x1, x20
  401dec:	mov	w0, w21
  401df0:	mov	x4, #0x0                   	// #0
  401df4:	bl	4091f0 <feof@plt+0x7580>
  401df8:	cmn	w0, #0x1
  401dfc:	b.eq	4020ac <feof@plt+0x43c>  // b.none
  401e00:	cmp	w0, #0x67
  401e04:	b.eq	401f6c <feof@plt+0x2fc>  // b.none
  401e08:	b.le	401ea8 <feof@plt+0x238>
  401e0c:	cmp	w0, #0x76
  401e10:	b.eq	401f44 <feof@plt+0x2d4>  // b.none
  401e14:	b.gt	401e74 <feof@plt+0x204>
  401e18:	cmp	w0, #0x6f
  401e1c:	b.eq	401f2c <feof@plt+0x2bc>  // b.none
  401e20:	cmp	w0, #0x70
  401e24:	b.ne	401e54 <feof@plt+0x1e4>  // b.any
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	str	w0, [x19, #56]
  401e30:	b	401de0 <feof@plt+0x170>
  401e34:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401e38:	add	x3, x3, #0xf78
  401e3c:	mov	x2, x3
  401e40:	mov	x1, x3
  401e44:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401e48:	add	x0, x0, #0xa10
  401e4c:	bl	405298 <feof@plt+0x3628>
  401e50:	b	401cec <feof@plt+0x7c>
  401e54:	cmp	w0, #0x69
  401e58:	b.ne	401de0 <feof@plt+0x170>  // b.any
  401e5c:	ldr	x0, [x25, #8]
  401e60:	mov	w2, #0xa                   	// #10
  401e64:	mov	x1, #0x0                   	// #0
  401e68:	bl	401910 <strtol@plt>
  401e6c:	str	w0, [x24, #8]
  401e70:	b	401de0 <feof@plt+0x170>
  401e74:	cmp	w0, #0x78
  401e78:	b.eq	401fd0 <feof@plt+0x360>  // b.none
  401e7c:	cmp	w0, #0x100
  401e80:	b.ne	401de0 <feof@plt+0x170>  // b.any
  401e84:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401e88:	mov	x2, #0x129                 	// #297
  401e8c:	mov	x1, #0x1                   	// #1
  401e90:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401e94:	ldr	x3, [x3, #3744]
  401e98:	add	x0, x0, #0xb90
  401e9c:	bl	401c00 <fwrite@plt>
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	bl	401bf0 <exit@plt>
  401ea8:	cmp	w0, #0x49
  401eac:	b.eq	401f60 <feof@plt+0x2f0>  // b.none
  401eb0:	b.le	401ed0 <feof@plt+0x260>
  401eb4:	cmp	w0, #0x61
  401eb8:	b.eq	401fb4 <feof@plt+0x344>  // b.none
  401ebc:	cmp	w0, #0x65
  401ec0:	b.ne	401de0 <feof@plt+0x170>  // b.any
  401ec4:	mov	w0, #0x1                   	// #1
  401ec8:	str	w0, [x19, #120]
  401ecc:	b	401de0 <feof@plt+0x170>
  401ed0:	cmp	w0, #0x44
  401ed4:	b.eq	401ff4 <feof@plt+0x384>  // b.none
  401ed8:	cmp	w0, #0x46
  401edc:	b.ne	401ef0 <feof@plt+0x280>  // b.any
  401ee0:	ldr	x1, [x25, #8]
  401ee4:	add	x0, x19, #0x80
  401ee8:	bl	40ab58 <_ZdlPvm@@Base+0x560>
  401eec:	b	401de0 <feof@plt+0x170>
  401ef0:	cmp	w0, #0x3f
  401ef4:	b.ne	401de0 <feof@plt+0x170>  // b.any
  401ef8:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401efc:	mov	x2, #0x129                 	// #297
  401f00:	mov	x1, #0x1                   	// #1
  401f04:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401f08:	ldr	x3, [x3, #3752]
  401f0c:	add	x0, x0, #0xb90
  401f10:	bl	401c00 <fwrite@plt>
  401f14:	mov	w0, #0x1                   	// #1
  401f18:	bl	401bf0 <exit@plt>
  401f1c:	mov	x0, x22
  401f20:	bl	4018e0 <fclose@plt>
  401f24:	ldr	w1, [sp, #156]
  401f28:	b	401d60 <feof@plt+0xf0>
  401f2c:	ldr	x0, [x25, #8]
  401f30:	mov	w2, #0xa                   	// #10
  401f34:	mov	x1, #0x0                   	// #0
  401f38:	bl	401910 <strtol@plt>
  401f3c:	str	w0, [x19, #88]
  401f40:	b	401de0 <feof@plt+0x170>
  401f44:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f48:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401f4c:	add	x0, x0, #0xb20
  401f50:	ldr	x1, [x1, #3712]
  401f54:	bl	401c60 <printf@plt>
  401f58:	mov	w0, #0x0                   	// #0
  401f5c:	bl	401bf0 <exit@plt>
  401f60:	ldr	x0, [x25, #8]
  401f64:	str	x0, [x19, #32]
  401f68:	b	401de0 <feof@plt+0x170>
  401f6c:	ldr	x0, [x25, #8]
  401f70:	mov	w2, #0xa                   	// #10
  401f74:	mov	x1, #0x0                   	// #0
  401f78:	bl	401910 <strtol@plt>
  401f7c:	tbnz	w0, #31, 402020 <feof@plt+0x3b0>
  401f80:	cmp	w0, #0x3
  401f84:	b.gt	40206c <feof@plt+0x3fc>
  401f88:	str	w0, [x24, #20]
  401f8c:	b.ne	401de0 <feof@plt+0x170>  // b.any
  401f90:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f94:	add	x3, x3, #0xf78
  401f98:	mov	x2, x3
  401f9c:	mov	x1, x3
  401fa0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  401fa4:	add	x0, x0, #0xaf0
  401fa8:	bl	405238 <feof@plt+0x35c8>
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	bl	401bf0 <exit@plt>
  401fb4:	ldr	x0, [x25, #8]
  401fb8:	mov	w2, #0xa                   	// #10
  401fbc:	mov	x1, #0x0                   	// #0
  401fc0:	bl	401910 <strtol@plt>
  401fc4:	tbz	w0, #31, 402028 <feof@plt+0x3b8>
  401fc8:	str	wzr, [x24, #16]
  401fcc:	b	401de0 <feof@plt+0x170>
  401fd0:	ldr	x2, [x25, #8]
  401fd4:	mov	x1, x27
  401fd8:	str	x2, [sp, #120]
  401fdc:	mov	x0, x2
  401fe0:	bl	401b60 <strcmp@plt>
  401fe4:	ldr	x2, [sp, #120]
  401fe8:	cbnz	w0, 40203c <feof@plt+0x3cc>
  401fec:	str	wzr, [x24, #12]
  401ff0:	b	401de0 <feof@plt+0x170>
  401ff4:	ldr	x0, [x25, #8]
  401ff8:	str	x0, [x19, #144]
  401ffc:	b	401de0 <feof@plt+0x170>
  402000:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402004:	add	x3, x3, #0xf78
  402008:	mov	x2, x3
  40200c:	mov	x1, x3
  402010:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402014:	add	x0, x0, #0x9e8
  402018:	bl	405298 <feof@plt+0x3628>
  40201c:	b	401ccc <feof@plt+0x5c>
  402020:	str	wzr, [x24, #20]
  402024:	b	401de0 <feof@plt+0x170>
  402028:	cmp	w0, #0x3
  40202c:	b.gt	402060 <feof@plt+0x3f0>
  402030:	str	w0, [x24, #16]
  402034:	b.ne	401de0 <feof@plt+0x170>  // b.any
  402038:	b	401f90 <feof@plt+0x320>
  40203c:	mov	x0, x2
  402040:	mov	x1, x28
  402044:	str	x2, [sp, #120]
  402048:	bl	401b60 <strcmp@plt>
  40204c:	ldr	x2, [sp, #120]
  402050:	cbnz	w0, 402078 <feof@plt+0x408>
  402054:	mov	w0, #0x1                   	// #1
  402058:	str	w0, [x24, #12]
  40205c:	b	401de0 <feof@plt+0x170>
  402060:	mov	w0, #0x4                   	// #4
  402064:	str	w0, [x24, #16]
  402068:	b	401de0 <feof@plt+0x170>
  40206c:	mov	w0, #0x4                   	// #4
  402070:	str	w0, [x24, #20]
  402074:	b	401de0 <feof@plt+0x170>
  402078:	mov	x1, x2
  40207c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402080:	add	x0, x0, #0xb58
  402084:	bl	401c60 <printf@plt>
  402088:	b	401de0 <feof@plt+0x170>
  40208c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402090:	add	x3, x3, #0xf78
  402094:	mov	x2, x3
  402098:	mov	x1, x3
  40209c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4020a0:	add	x0, x0, #0xa60
  4020a4:	bl	405298 <feof@plt+0x3628>
  4020a8:	b	401d10 <feof@plt+0xa0>
  4020ac:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  4020b0:	ldr	w0, [x0, #628]
  4020b4:	cmp	w21, w0
  4020b8:	b.le	4022c8 <feof@plt+0x658>
  4020bc:	mvn	w27, w0
  4020c0:	sxtw	x22, w0
  4020c4:	add	w27, w27, w21
  4020c8:	add	x0, x22, #0x1
  4020cc:	add	x27, x27, x0
  4020d0:	b	4020e4 <feof@plt+0x474>
  4020d4:	str	w22, [x19, #104]
  4020d8:	add	x22, x22, #0x1
  4020dc:	cmp	x27, x22
  4020e0:	b.eq	4022c8 <feof@plt+0x658>  // b.none
  4020e4:	ldr	x23, [x20, x22, lsl #3]
  4020e8:	mov	x1, x26
  4020ec:	mov	w25, w22
  4020f0:	mov	x0, x23
  4020f4:	bl	401b60 <strcmp@plt>
  4020f8:	cbz	w0, 4020d4 <feof@plt+0x464>
  4020fc:	ldrb	w0, [x23]
  402100:	cmp	w0, #0x2d
  402104:	b.eq	4020d8 <feof@plt+0x468>  // b.none
  402108:	ldp	w1, w2, [x24, #16]
  40210c:	cbnz	w1, 4022d8 <feof@plt+0x668>
  402110:	cbz	w2, 402304 <feof@plt+0x694>
  402114:	mov	w1, w2
  402118:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40211c:	add	x0, x0, #0xcc8
  402120:	bl	402f20 <feof@plt+0x12b0>
  402124:	str	x0, [x19, #80]
  402128:	ldr	x22, [x19, #144]
  40212c:	cbz	x22, 4023a4 <feof@plt+0x734>
  402130:	ldrb	w0, [x22]
  402134:	cbnz	w0, 40237c <feof@plt+0x70c>
  402138:	mov	x0, x22
  40213c:	mov	w1, #0x25                  	// #37
  402140:	bl	401930 <strchr@plt>
  402144:	cbnz	x0, 402624 <feof@plt+0x9b4>
  402148:	ldr	x23, [x19, #32]
  40214c:	cbz	x23, 402318 <feof@plt+0x6a8>
  402150:	mov	x0, x23
  402154:	mov	w1, #0x25                  	// #37
  402158:	bl	401930 <strchr@plt>
  40215c:	cbnz	x0, 402600 <feof@plt+0x990>
  402160:	ldrb	w0, [x22]
  402164:	cbnz	w0, 402320 <feof@plt+0x6b0>
  402168:	mov	x2, x23
  40216c:	ldr	x1, [x19, #144]
  402170:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402174:	add	x0, x0, #0xdc8
  402178:	bl	402f20 <feof@plt+0x12b0>
  40217c:	str	x0, [x19, #112]
  402180:	ldr	x0, [x19, #112]
  402184:	cbz	x0, 4023d8 <feof@plt+0x768>
  402188:	ldr	x0, [x19, #112]
  40218c:	bl	4018a0 <strlen@plt>
  402190:	add	x0, x0, #0x4
  402194:	bl	401b90 <malloc@plt>
  402198:	str	x0, [x19, #32]
  40219c:	cbz	x0, 4025f0 <feof@plt+0x980>
  4021a0:	ldr	x0, [x19, #32]
  4021a4:	ldr	x1, [x19, #112]
  4021a8:	bl	401c30 <stpcpy@plt>
  4021ac:	mov	w1, #0x252d                	// #9517
  4021b0:	cmp	w21, w25
  4021b4:	movk	w1, #0x64, lsl #16
  4021b8:	str	w1, [x0]
  4021bc:	b.le	4023c8 <feof@plt+0x758>
  4021c0:	sxtw	x22, w25
  4021c4:	sub	w23, w21, #0x1
  4021c8:	add	x0, x22, #0x1
  4021cc:	sub	w23, w23, w25
  4021d0:	add	x23, x23, x0
  4021d4:	mov	w2, #0x0                   	// #0
  4021d8:	ldr	x0, [x20, x22, lsl #3]
  4021dc:	ldrb	w1, [x0]
  4021e0:	cmp	w1, #0x2d
  4021e4:	b.eq	4021f4 <feof@plt+0x584>  // b.none
  4021e8:	bl	403188 <feof@plt+0x1518>
  4021ec:	cbz	w0, 4022a8 <feof@plt+0x638>
  4021f0:	mov	w2, #0x1                   	// #1
  4021f4:	add	x22, x22, #0x1
  4021f8:	cmp	x22, x23
  4021fc:	b.ne	4021d8 <feof@plt+0x568>  // b.any
  402200:	cbz	w2, 4023c8 <feof@plt+0x758>
  402204:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  402208:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1a08>
  40220c:	add	x23, x23, #0xdd0
  402210:	add	x22, x22, #0xdd8
  402214:	mov	x2, x23
  402218:	mov	x1, x22
  40221c:	add	x0, x19, #0x30
  402220:	mov	w3, #0x1                   	// #1
  402224:	bl	40bfb0 <_ZdlPvm@@Base+0x19b8>
  402228:	cbz	x0, 4025dc <feof@plt+0x96c>
  40222c:	bl	4018e0 <fclose@plt>
  402230:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  402234:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402238:	add	x2, x2, #0xdf0
  40223c:	add	x1, x1, #0xdf8
  402240:	add	x0, x19, #0x28
  402244:	mov	w3, #0x1                   	// #1
  402248:	bl	40bfb0 <_ZdlPvm@@Base+0x19b8>
  40224c:	cbz	x0, 4025dc <feof@plt+0x96c>
  402250:	bl	4018e0 <fclose@plt>
  402254:	mov	x2, x23
  402258:	mov	x1, x22
  40225c:	add	x0, x19, #0x40
  402260:	mov	w3, #0x1                   	// #1
  402264:	bl	40bfb0 <_ZdlPvm@@Base+0x19b8>
  402268:	cbz	x0, 4025dc <feof@plt+0x96c>
  40226c:	bl	4018e0 <fclose@plt>
  402270:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  402274:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402278:	add	x2, x2, #0xe00
  40227c:	add	x1, x1, #0xe08
  402280:	add	x0, x19, #0x60
  402284:	mov	w3, #0x1                   	// #1
  402288:	bl	40bfb0 <_ZdlPvm@@Base+0x19b8>
  40228c:	cbz	x0, 4025dc <feof@plt+0x96c>
  402290:	bl	4018e0 <fclose@plt>
  402294:	mov	x2, x20
  402298:	mov	w1, w21
  40229c:	add	x0, x19, #0x10
  4022a0:	bl	404230 <feof@plt+0x25c0>
  4022a4:	cbz	w0, 4023e8 <feof@plt+0x778>
  4022a8:	ldp	x29, x30, [sp, #16]
  4022ac:	ldp	x19, x20, [sp, #32]
  4022b0:	ldp	x21, x22, [sp, #48]
  4022b4:	ldp	x23, x24, [sp, #64]
  4022b8:	ldp	x25, x26, [sp, #80]
  4022bc:	ldp	x27, x28, [sp, #96]
  4022c0:	add	sp, sp, #0xb0
  4022c4:	ret
  4022c8:	mov	x0, x26
  4022cc:	mov	w25, w21
  4022d0:	bl	401ab0 <_ZdaPv@plt>
  4022d4:	b	402108 <feof@plt+0x498>
  4022d8:	cbnz	w2, 4022f0 <feof@plt+0x680>
  4022dc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4022e0:	add	x0, x0, #0xce0
  4022e4:	bl	402f20 <feof@plt+0x12b0>
  4022e8:	str	x0, [x19, #80]
  4022ec:	b	402128 <feof@plt+0x4b8>
  4022f0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4022f4:	add	x0, x0, #0xcf8
  4022f8:	bl	402f20 <feof@plt+0x12b0>
  4022fc:	str	x0, [x19, #80]
  402300:	b	402128 <feof@plt+0x4b8>
  402304:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402308:	add	x0, x0, #0xcc0
  40230c:	bl	402f20 <feof@plt+0x12b0>
  402310:	str	x0, [x19, #80]
  402314:	b	402128 <feof@plt+0x4b8>
  402318:	ldrb	w0, [x22]
  40231c:	cbz	w0, 402358 <feof@plt+0x6e8>
  402320:	mov	x0, x22
  402324:	bl	4018a0 <strlen@plt>
  402328:	add	x0, x22, x0
  40232c:	ldurb	w0, [x0, #-1]
  402330:	cmp	w0, #0x2f
  402334:	b.eq	402350 <feof@plt+0x6e0>  // b.none
  402338:	mov	x1, x22
  40233c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402340:	add	x0, x0, #0xdb0
  402344:	bl	402f20 <feof@plt+0x12b0>
  402348:	str	x0, [x19, #144]
  40234c:	cbz	x0, 4025a4 <feof@plt+0x934>
  402350:	ldr	x2, [x19, #32]
  402354:	cbnz	x2, 40216c <feof@plt+0x4fc>
  402358:	ldr	x22, [x19, #144]
  40235c:	bl	401a20 <getpid@plt>
  402360:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1a08>
  402364:	mov	w2, w0
  402368:	mov	x1, x22
  40236c:	add	x0, x3, #0xdb8
  402370:	bl	402f20 <feof@plt+0x12b0>
  402374:	str	x0, [x19, #112]
  402378:	b	402180 <feof@plt+0x510>
  40237c:	mov	x0, x22
  402380:	mov	w1, #0x1ff                 	// #511
  402384:	bl	401ae0 <mkdir@plt>
  402388:	cbz	w0, 40239c <feof@plt+0x72c>
  40238c:	bl	401ac0 <__errno_location@plt>
  402390:	ldr	w0, [x0]
  402394:	cmp	w0, #0x11
  402398:	b.ne	402648 <feof@plt+0x9d8>  // b.any
  40239c:	ldr	x22, [x19, #144]
  4023a0:	cbnz	x22, 402138 <feof@plt+0x4c8>
  4023a4:	ldr	x0, [x19, #32]
  4023a8:	cbz	x0, 4023b8 <feof@plt+0x748>
  4023ac:	mov	w1, #0x25                  	// #37
  4023b0:	bl	401930 <strchr@plt>
  4023b4:	cbnz	x0, 402600 <feof@plt+0x990>
  4023b8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  4023bc:	add	x0, x0, #0x6d0
  4023c0:	str	x0, [x19, #144]
  4023c4:	b	402350 <feof@plt+0x6e0>
  4023c8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4023cc:	add	x0, x0, #0xe10
  4023d0:	bl	403188 <feof@plt+0x1518>
  4023d4:	b	402204 <feof@plt+0x594>
  4023d8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4023dc:	add	x0, x0, #0x798
  4023e0:	bl	402ab8 <feof@plt+0xe48>
  4023e4:	b	402188 <feof@plt+0x518>
  4023e8:	ldr	x22, [x19, #96]
  4023ec:	mov	x0, #0x28                  	// #40
  4023f0:	bl	40a590 <_Znwm@@Base>
  4023f4:	mov	x1, x22
  4023f8:	mov	x22, x0
  4023fc:	bl	404498 <feof@plt+0x2828>
  402400:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  402404:	add	x26, x19, #0x98
  402408:	add	x23, x23, #0xe18
  40240c:	adrp	x25, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402410:	mov	x0, x22
  402414:	bl	4045c0 <feof@plt+0x2950>
  402418:	mov	w1, w0
  40241c:	mov	x0, x22
  402420:	bl	4045e8 <feof@plt+0x2978>
  402424:	and	w0, w0, #0xff
  402428:	cmp	w0, #0xff
  40242c:	b.eq	402554 <feof@plt+0x8e4>  // b.none
  402430:	mov	x1, x23
  402434:	mov	x0, x22
  402438:	bl	404808 <feof@plt+0x2b98>
  40243c:	cbnz	w0, 402458 <feof@plt+0x7e8>
  402440:	mov	x0, x22
  402444:	bl	4045c0 <feof@plt+0x2950>
  402448:	ldr	x1, [x25, #3752]
  40244c:	and	w0, w0, #0xff
  402450:	bl	401a50 <fputc@plt>
  402454:	b	402410 <feof@plt+0x7a0>
  402458:	mov	x0, x22
  40245c:	bl	404a18 <feof@plt+0x2da8>
  402460:	mov	w5, w0
  402464:	mov	x0, x22
  402468:	str	w5, [sp, #140]
  40246c:	bl	404a18 <feof@plt+0x2da8>
  402470:	mov	w27, w0
  402474:	mov	x0, x22
  402478:	bl	404a18 <feof@plt+0x2da8>
  40247c:	mov	w28, w0
  402480:	mov	x0, x22
  402484:	bl	404a18 <feof@plt+0x2da8>
  402488:	mov	w3, w0
  40248c:	mov	x0, x22
  402490:	str	w3, [sp, #136]
  402494:	bl	404a18 <feof@plt+0x2da8>
  402498:	mov	w4, w0
  40249c:	mov	x0, x22
  4024a0:	str	w4, [sp, #132]
  4024a4:	bl	404a18 <feof@plt+0x2da8>
  4024a8:	mov	w7, w0
  4024ac:	mov	x0, x22
  4024b0:	str	w7, [sp, #120]
  4024b4:	bl	404c78 <feof@plt+0x3008>
  4024b8:	ldr	w6, [x24, #4]
  4024bc:	mov	w2, w28
  4024c0:	ldr	w7, [sp, #120]
  4024c4:	mov	w1, w27
  4024c8:	ldp	w4, w3, [sp, #132]
  4024cc:	str	x0, [sp]
  4024d0:	ldr	w5, [sp, #140]
  4024d4:	mov	x0, x26
  4024d8:	bl	403b38 <feof@plt+0x1ec8>
  4024dc:	b	402508 <feof@plt+0x898>
  4024e0:	mov	x0, x22
  4024e4:	bl	4045c0 <feof@plt+0x2950>
  4024e8:	mov	w1, w0
  4024ec:	mov	x0, x22
  4024f0:	bl	4045e8 <feof@plt+0x2978>
  4024f4:	and	w0, w0, #0xff
  4024f8:	cmp	w0, #0xff
  4024fc:	b.eq	402528 <feof@plt+0x8b8>  // b.none
  402500:	mov	x0, x22
  402504:	bl	4045c0 <feof@plt+0x2950>
  402508:	mov	x0, x22
  40250c:	bl	4045c0 <feof@plt+0x2950>
  402510:	mov	w1, w0
  402514:	mov	x0, x22
  402518:	bl	4045e8 <feof@plt+0x2978>
  40251c:	and	w0, w0, #0xff
  402520:	cmp	w0, #0xa
  402524:	b.ne	4024e0 <feof@plt+0x870>  // b.any
  402528:	mov	x0, x22
  40252c:	bl	4045c0 <feof@plt+0x2950>
  402530:	mov	w1, w0
  402534:	mov	x0, x22
  402538:	bl	4045e8 <feof@plt+0x2978>
  40253c:	and	w0, w0, #0xff
  402540:	cmp	w0, #0xa
  402544:	b.ne	402410 <feof@plt+0x7a0>  // b.any
  402548:	mov	x0, x22
  40254c:	bl	4045c0 <feof@plt+0x2950>
  402550:	b	402410 <feof@plt+0x7a0>
  402554:	mov	x24, x19
  402558:	ldr	x23, [x24, #152]!
  40255c:	cbz	x23, 402574 <feof@plt+0x904>
  402560:	mov	x1, x23
  402564:	mov	x0, x24
  402568:	bl	403998 <feof@plt+0x1d28>
  40256c:	ldr	x23, [x23]
  402570:	b	40255c <feof@plt+0x8ec>
  402574:	ldr	w0, [x19, #56]
  402578:	cbnz	w0, 4025b4 <feof@plt+0x944>
  40257c:	mov	x0, x22
  402580:	bl	404548 <feof@plt+0x28d8>
  402584:	mov	x0, x22
  402588:	mov	x1, #0x28                  	// #40
  40258c:	bl	40a5f8 <_ZdlPvm@@Base>
  402590:	mov	x2, x20
  402594:	mov	w1, w21
  402598:	add	x0, x19, #0x10
  40259c:	bl	404068 <feof@plt+0x23f8>
  4025a0:	b	4022a8 <feof@plt+0x638>
  4025a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4025a8:	add	x0, x0, #0x798
  4025ac:	bl	402ab8 <feof@plt+0xe48>
  4025b0:	b	402350 <feof@plt+0x6e0>
  4025b4:	adrp	x23, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4025b8:	mov	x2, #0x5                   	// #5
  4025bc:	mov	x1, #0x1                   	// #1
  4025c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4025c4:	ldr	x3, [x23, #3752]
  4025c8:	add	x0, x0, #0xe30
  4025cc:	bl	401c00 <fwrite@plt>
  4025d0:	ldr	x0, [x23, #3752]
  4025d4:	bl	401a90 <fflush@plt>
  4025d8:	b	40257c <feof@plt+0x90c>
  4025dc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4025e0:	add	x0, x0, #0xde0
  4025e4:	bl	402ab8 <feof@plt+0xe48>
  4025e8:	mov	w0, #0x1                   	// #1
  4025ec:	b	4022a8 <feof@plt+0x638>
  4025f0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4025f4:	add	x0, x0, #0x8e8
  4025f8:	bl	402ab8 <feof@plt+0xe48>
  4025fc:	b	4021a0 <feof@plt+0x530>
  402600:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402604:	add	x3, x3, #0xf78
  402608:	mov	x2, x3
  40260c:	mov	x1, x3
  402610:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402614:	add	x0, x0, #0xd80
  402618:	bl	405238 <feof@plt+0x35c8>
  40261c:	mov	w0, #0x1                   	// #1
  402620:	bl	401bf0 <exit@plt>
  402624:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402628:	add	x3, x3, #0xf78
  40262c:	mov	x2, x3
  402630:	mov	x1, x3
  402634:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402638:	add	x0, x0, #0xd48
  40263c:	bl	405238 <feof@plt+0x35c8>
  402640:	mov	w0, #0x1                   	// #1
  402644:	bl	401bf0 <exit@plt>
  402648:	ldr	x1, [x19, #144]
  40264c:	add	x0, sp, #0xa0
  402650:	bl	404de0 <feof@plt+0x3170>
  402654:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402658:	add	x3, x3, #0xf78
  40265c:	add	x1, sp, #0xa0
  402660:	mov	x2, x3
  402664:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402668:	add	x0, x0, #0xd28
  40266c:	bl	405238 <feof@plt+0x35c8>
  402670:	mov	w0, #0x1                   	// #1
  402674:	bl	401bf0 <exit@plt>
  402678:	mov	x1, #0x28                  	// #40
  40267c:	mov	x19, x0
  402680:	mov	x0, x22
  402684:	bl	40a5f8 <_ZdlPvm@@Base>
  402688:	mov	x0, x19
  40268c:	bl	401c10 <_Unwind_Resume@plt>
  402690:	stp	x29, x30, [sp, #-48]!
  402694:	mov	x29, sp
  402698:	stp	x19, x20, [sp, #16]
  40269c:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4026a0:	add	x19, x19, #0xeb8
  4026a4:	add	x0, x19, #0xb0
  4026a8:	str	x21, [sp, #32]
  4026ac:	bl	40a870 <_ZdlPvm@@Base+0x278>
  4026b0:	add	x21, x19, #0x80
  4026b4:	mov	w4, #0x0                   	// #0
  4026b8:	mov	w3, #0x0                   	// #0
  4026bc:	mov	x0, x21
  4026c0:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  4026c4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  4026c8:	add	x20, x20, #0x238
  4026cc:	add	x2, x2, #0xe38
  4026d0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  4026d4:	add	x1, x1, #0xe80
  4026d8:	bl	40a9a0 <_ZdlPvm@@Base+0x3a8>
  4026dc:	mov	x1, x21
  4026e0:	mov	x2, x20
  4026e4:	adrp	x0, 40a000 <feof@plt+0x8390>
  4026e8:	add	x0, x0, #0xb48
  4026ec:	bl	401a80 <__cxa_atexit@plt>
  4026f0:	str	xzr, [x19, #160]
  4026f4:	str	wzr, [x19, #168]
  4026f8:	add	x1, x19, #0x98
  4026fc:	mov	x2, x20
  402700:	adrp	x0, 402000 <feof@plt+0x390>
  402704:	add	x0, x0, #0xa68
  402708:	str	xzr, [x19, #152]
  40270c:	bl	401a80 <__cxa_atexit@plt>
  402710:	str	xzr, [x19, #16]
  402714:	add	x1, x19, #0x10
  402718:	mov	x2, x20
  40271c:	ldr	x21, [sp, #32]
  402720:	adrp	x0, 402000 <feof@plt+0x390>
  402724:	str	xzr, [x1, #8]
  402728:	add	x0, x0, #0xa28
  40272c:	ldp	x19, x20, [sp, #16]
  402730:	ldp	x29, x30, [sp], #48
  402734:	b	401a80 <__cxa_atexit@plt>
  402738:	stp	x29, x30, [sp, #-16]!
  40273c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402740:	add	x0, x0, #0xfc8
  402744:	mov	x29, sp
  402748:	bl	401bb0 <getenv@plt>
  40274c:	cbz	x0, 402758 <feof@plt+0xae8>
  402750:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  402754:	str	x0, [x1, #608]
  402758:	ldp	x29, x30, [sp], #16
  40275c:	ret
  402760:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402764:	str	wzr, [x0, #3960]
  402768:	ret
  40276c:	nop
  402770:	stp	x29, x30, [sp, #-32]!
  402774:	mov	x29, sp
  402778:	str	x19, [sp, #16]
  40277c:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402780:	add	x19, x19, #0xf98
  402784:	mov	x0, x19
  402788:	bl	40c528 <_ZdlPvm@@Base+0x1f30>
  40278c:	add	x0, x19, #0x8
  402790:	ldr	x19, [sp, #16]
  402794:	ldp	x29, x30, [sp], #32
  402798:	b	40a870 <_ZdlPvm@@Base+0x278>
  40279c:	nop
  4027a0:	stp	x29, x30, [sp, #-32]!
  4027a4:	mov	w4, #0x0                   	// #0
  4027a8:	mov	w3, #0x0                   	// #0
  4027ac:	mov	x29, sp
  4027b0:	str	x19, [sp, #16]
  4027b4:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027b8:	add	x19, x19, #0xfa8
  4027bc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  4027c0:	mov	x0, x19
  4027c4:	add	x2, x2, #0xe38
  4027c8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  4027cc:	add	x1, x1, #0xe80
  4027d0:	bl	40a9a0 <_ZdlPvm@@Base+0x3a8>
  4027d4:	mov	x1, x19
  4027d8:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  4027dc:	ldr	x19, [sp, #16]
  4027e0:	add	x2, x2, #0x238
  4027e4:	ldp	x29, x30, [sp], #32
  4027e8:	adrp	x0, 40a000 <feof@plt+0x8390>
  4027ec:	add	x0, x0, #0xb48
  4027f0:	b	401a80 <__cxa_atexit@plt>
  4027f4:	nop
  4027f8:	stp	x29, x30, [sp, #-32]!
  4027fc:	mov	x29, sp
  402800:	str	x19, [sp, #16]
  402804:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x158>
  402808:	add	x19, x19, #0x58
  40280c:	mov	x0, x19
  402810:	bl	409298 <feof@plt+0x7628>
  402814:	mov	x1, x19
  402818:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  40281c:	adrp	x0, 409000 <feof@plt+0x7390>
  402820:	add	x2, x2, #0x238
  402824:	add	x0, x0, #0x230
  402828:	bl	401a80 <__cxa_atexit@plt>
  40282c:	add	x0, x19, #0x10
  402830:	ldr	x19, [sp, #16]
  402834:	ldp	x29, x30, [sp], #32
  402838:	b	409768 <feof@plt+0x7af8>
  40283c:	nop
  402840:	stp	x29, x30, [sp, #-32]!
  402844:	mov	x29, sp
  402848:	str	x19, [sp, #16]
  40284c:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x158>
  402850:	add	x19, x19, #0xa8
  402854:	mov	x0, x19
  402858:	bl	40a268 <feof@plt+0x85f8>
  40285c:	mov	x1, x19
  402860:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  402864:	ldr	x19, [sp, #16]
  402868:	add	x2, x2, #0x238
  40286c:	ldp	x29, x30, [sp], #32
  402870:	adrp	x0, 409000 <feof@plt+0x7390>
  402874:	add	x0, x0, #0xee0
  402878:	b	401a80 <__cxa_atexit@plt>
  40287c:	nop
  402880:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  402884:	ldr	w0, [x0, #1192]
  402888:	cbz	w0, 402890 <feof@plt+0xc20>
  40288c:	ret
  402890:	b	40a720 <_ZdlPvm@@Base+0x128>
  402894:	nop
  402898:	stp	x29, x30, [sp, #-48]!
  40289c:	mov	x29, sp
  4028a0:	stp	x19, x20, [sp, #16]
  4028a4:	adrp	x19, 426000 <stderr@@GLIBC_2.17+0x1158>
  4028a8:	add	x19, x19, #0x4c8
  4028ac:	str	x21, [sp, #32]
  4028b0:	add	x21, x19, #0x20
  4028b4:	mov	x0, x21
  4028b8:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  4028bc:	bl	40bde0 <_ZdlPvm@@Base+0x17e8>
  4028c0:	add	x20, x20, #0x238
  4028c4:	mov	x1, x21
  4028c8:	mov	x2, x20
  4028cc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xa08>
  4028d0:	add	x0, x0, #0xd20
  4028d4:	bl	401a80 <__cxa_atexit@plt>
  4028d8:	mov	x2, x20
  4028dc:	add	x1, x19, #0x28
  4028e0:	ldp	x19, x20, [sp, #16]
  4028e4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xa08>
  4028e8:	ldr	x21, [sp, #32]
  4028ec:	add	x0, x0, #0xd38
  4028f0:	ldp	x29, x30, [sp], #48
  4028f4:	b	401a80 <__cxa_atexit@plt>
  4028f8:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  4028fc:	add	x0, x0, #0x4f8
  402900:	b	40c528 <_ZdlPvm@@Base+0x1f30>
  402904:	nop
  402908:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40290c:	ldr	w0, [x0, #1280]
  402910:	cbnz	w0, 402918 <feof@plt+0xca8>
  402914:	b	40c260 <_ZdlPvm@@Base+0x1c68>
  402918:	ret
  40291c:	mov	x29, #0x0                   	// #0
  402920:	mov	x30, #0x0                   	// #0
  402924:	mov	x5, x0
  402928:	ldr	x1, [sp]
  40292c:	add	x2, sp, #0x8
  402930:	mov	x6, sp
  402934:	movz	x0, #0x0, lsl #48
  402938:	movk	x0, #0x0, lsl #32
  40293c:	movk	x0, #0x40, lsl #16
  402940:	movk	x0, #0x1c80
  402944:	movz	x3, #0x0, lsl #48
  402948:	movk	x3, #0x0, lsl #32
  40294c:	movk	x3, #0x40, lsl #16
  402950:	movk	x3, #0xc548
  402954:	movz	x4, #0x0, lsl #48
  402958:	movk	x4, #0x0, lsl #32
  40295c:	movk	x4, #0x40, lsl #16
  402960:	movk	x4, #0xc5c8
  402964:	bl	4019f0 <__libc_start_main@plt>
  402968:	bl	401ba0 <abort@plt>
  40296c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x17a08>
  402970:	ldr	x0, [x0, #4064]
  402974:	cbz	x0, 40297c <feof@plt+0xd0c>
  402978:	b	401c40 <__gmon_start__@plt>
  40297c:	ret
  402980:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402984:	add	x0, x0, #0xe98
  402988:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40298c:	add	x1, x1, #0xe98
  402990:	cmp	x1, x0
  402994:	b.eq	4029ac <feof@plt+0xd3c>  // b.none
  402998:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  40299c:	ldr	x1, [x1, #1512]
  4029a0:	cbz	x1, 4029ac <feof@plt+0xd3c>
  4029a4:	mov	x16, x1
  4029a8:	br	x16
  4029ac:	ret
  4029b0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029b4:	add	x0, x0, #0xe98
  4029b8:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029bc:	add	x1, x1, #0xe98
  4029c0:	sub	x1, x1, x0
  4029c4:	lsr	x2, x1, #63
  4029c8:	add	x1, x2, x1, asr #3
  4029cc:	cmp	xzr, x1, asr #1
  4029d0:	asr	x1, x1, #1
  4029d4:	b.eq	4029ec <feof@plt+0xd7c>  // b.none
  4029d8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  4029dc:	ldr	x2, [x2, #1520]
  4029e0:	cbz	x2, 4029ec <feof@plt+0xd7c>
  4029e4:	mov	x16, x2
  4029e8:	br	x16
  4029ec:	ret
  4029f0:	stp	x29, x30, [sp, #-32]!
  4029f4:	mov	x29, sp
  4029f8:	str	x19, [sp, #16]
  4029fc:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a00:	ldrb	w0, [x19, #3760]
  402a04:	cbnz	w0, 402a14 <feof@plt+0xda4>
  402a08:	bl	402980 <feof@plt+0xd10>
  402a0c:	mov	w0, #0x1                   	// #1
  402a10:	strb	w0, [x19, #3760]
  402a14:	ldr	x19, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #32
  402a1c:	ret
  402a20:	b	4029b0 <feof@plt+0xd40>
  402a24:	nop
  402a28:	stp	x29, x30, [sp, #-32]!
  402a2c:	mov	x29, sp
  402a30:	str	x19, [sp, #16]
  402a34:	mov	x19, x0
  402a38:	ldr	x0, [x0]
  402a3c:	cbz	x0, 402a58 <feof@plt+0xde8>
  402a40:	ldr	x1, [x0, #264]
  402a44:	str	x1, [x19]
  402a48:	mov	x1, #0x110                 	// #272
  402a4c:	bl	40a5f8 <_ZdlPvm@@Base>
  402a50:	ldr	x0, [x19]
  402a54:	cbnz	x0, 402a40 <feof@plt+0xdd0>
  402a58:	ldr	x19, [sp, #16]
  402a5c:	ldp	x29, x30, [sp], #32
  402a60:	ret
  402a64:	nop
  402a68:	stp	x29, x30, [sp, #-32]!
  402a6c:	mov	x29, sp
  402a70:	stp	x19, x20, [sp, #16]
  402a74:	ldr	x19, [x0]
  402a78:	cbz	x19, 402aa8 <feof@plt+0xe38>
  402a7c:	mov	x20, x0
  402a80:	ldr	x0, [x19, #24]
  402a84:	ldr	x1, [x19]
  402a88:	str	x1, [x20]
  402a8c:	cbz	x0, 402a94 <feof@plt+0xe24>
  402a90:	bl	401920 <free@plt>
  402a94:	mov	x0, x19
  402a98:	mov	x1, #0x30                  	// #48
  402a9c:	bl	40a5f8 <_ZdlPvm@@Base>
  402aa0:	ldr	x19, [x20]
  402aa4:	cbnz	x19, 402a80 <feof@plt+0xe10>
  402aa8:	ldp	x19, x20, [sp, #16]
  402aac:	ldp	x29, x30, [sp], #32
  402ab0:	ret
  402ab4:	nop
  402ab8:	stp	x29, x30, [sp, #-48]!
  402abc:	mov	x1, x0
  402ac0:	add	x0, sp, #0x10
  402ac4:	mov	x29, sp
  402ac8:	bl	404de0 <feof@plt+0x3170>
  402acc:	bl	401ac0 <__errno_location@plt>
  402ad0:	ldr	w0, [x0]
  402ad4:	bl	401980 <strerror@plt>
  402ad8:	mov	x1, x0
  402adc:	add	x0, sp, #0x20
  402ae0:	bl	404de0 <feof@plt+0x3170>
  402ae4:	add	x2, sp, #0x20
  402ae8:	add	x1, sp, #0x10
  402aec:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402af0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402af4:	add	x3, x3, #0xf78
  402af8:	add	x0, x0, #0x5f8
  402afc:	bl	405298 <feof@plt+0x3628>
  402b00:	ldp	x29, x30, [sp], #48
  402b04:	ret
  402b08:	cmp	w1, #0x0
  402b0c:	b.le	402b94 <feof@plt+0xf24>
  402b10:	stp	x29, x30, [sp, #-64]!
  402b14:	mov	x29, sp
  402b18:	stp	x19, x20, [sp, #16]
  402b1c:	mov	w20, #0x0                   	// #0
  402b20:	stp	x21, x22, [sp, #32]
  402b24:	mov	w22, w1
  402b28:	mov	x21, x0
  402b2c:	str	x23, [sp, #48]
  402b30:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  402b34:	add	x23, x23, #0x600
  402b38:	b	402b4c <feof@plt+0xedc>
  402b3c:	add	w20, w20, w19
  402b40:	add	x21, x21, w19, sxtw
  402b44:	cmp	w22, w20
  402b48:	b.le	402b80 <feof@plt+0xf10>
  402b4c:	sub	w2, w22, w20
  402b50:	mov	x1, x21
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	sxtw	x2, w2
  402b5c:	bl	401b80 <write@plt>
  402b60:	mov	x19, x0
  402b64:	tbz	w0, #31, 402b3c <feof@plt+0xecc>
  402b68:	mov	x0, x23
  402b6c:	add	w20, w20, w19
  402b70:	bl	402ab8 <feof@plt+0xe48>
  402b74:	add	x21, x21, w19, sxtw
  402b78:	cmp	w22, w20
  402b7c:	b.gt	402b4c <feof@plt+0xedc>
  402b80:	ldp	x19, x20, [sp, #16]
  402b84:	ldp	x21, x22, [sp, #32]
  402b88:	ldr	x23, [sp, #48]
  402b8c:	ldp	x29, x30, [sp], #64
  402b90:	ret
  402b94:	ret
  402b98:	stp	x29, x30, [sp, #-48]!
  402b9c:	mov	x29, sp
  402ba0:	stp	x19, x20, [sp, #16]
  402ba4:	mov	w19, w1
  402ba8:	mov	w20, w0
  402bac:	mov	w1, w0
  402bb0:	mov	w0, w19
  402bb4:	bl	401890 <dup2@plt>
  402bb8:	tbnz	w0, #31, 402bd4 <feof@plt+0xf64>
  402bbc:	mov	w0, w19
  402bc0:	bl	401b50 <close@plt>
  402bc4:	tbnz	w0, #31, 402c18 <feof@plt+0xfa8>
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #48
  402bd0:	ret
  402bd4:	str	x21, [sp, #32]
  402bd8:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bdc:	mov	w3, w19
  402be0:	mov	w2, w20
  402be4:	ldr	x0, [x21, #3752]
  402be8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402bec:	add	x1, x1, #0x608
  402bf0:	bl	4018b0 <fprintf@plt>
  402bf4:	cmp	w19, #0x1
  402bf8:	b.eq	402c2c <feof@plt+0xfbc>  // b.none
  402bfc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402c00:	add	x0, x0, #0x660
  402c04:	bl	402ab8 <feof@plt+0xe48>
  402c08:	mov	w0, w19
  402c0c:	ldr	x21, [sp, #32]
  402c10:	bl	401b50 <close@plt>
  402c14:	tbz	w0, #31, 402bc8 <feof@plt+0xf58>
  402c18:	ldp	x19, x20, [sp, #16]
  402c1c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  402c20:	ldp	x29, x30, [sp], #48
  402c24:	add	x0, x0, #0x668
  402c28:	b	402ab8 <feof@plt+0xe48>
  402c2c:	ldr	x0, [x21, #3752]
  402c30:	mov	w2, w20
  402c34:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402c38:	add	x1, x1, #0x630
  402c3c:	bl	4018b0 <fprintf@plt>
  402c40:	b	402bfc <feof@plt+0xf8c>
  402c44:	nop
  402c48:	cbz	x0, 402d88 <feof@plt+0x1118>
  402c4c:	stp	x29, x30, [sp, #-64]!
  402c50:	mov	x29, sp
  402c54:	stp	x23, x24, [sp, #48]
  402c58:	adrp	x24, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c5c:	add	x23, x24, #0xeb8
  402c60:	stp	x21, x22, [sp, #32]
  402c64:	mov	x21, x0
  402c68:	ldr	x0, [x24, #3768]
  402c6c:	cbnz	x0, 402c80 <feof@plt+0x1010>
  402c70:	b	402d70 <feof@plt+0x1100>
  402c74:	cmp	w0, #0x20
  402c78:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402c7c:	b.ne	402ca4 <feof@plt+0x1034>  // b.any
  402c80:	mov	x0, x21
  402c84:	bl	401a30 <getc@plt>
  402c88:	cmn	w0, #0x1
  402c8c:	b.ne	402c74 <feof@plt+0x1004>  // b.any
  402c90:	mov	w0, #0x0                   	// #0
  402c94:	ldp	x21, x22, [sp, #32]
  402c98:	ldp	x23, x24, [sp, #48]
  402c9c:	ldp	x29, x30, [sp], #64
  402ca0:	ret
  402ca4:	mov	x1, x21
  402ca8:	stp	x19, x20, [sp, #16]
  402cac:	mov	x19, #0x0                   	// #0
  402cb0:	bl	401870 <ungetc@plt>
  402cb4:	b	402ccc <feof@plt+0x105c>
  402cb8:	strb	w20, [x22, x19]
  402cbc:	add	x1, x22, x19
  402cc0:	cmp	w20, #0xa
  402cc4:	add	x19, x19, #0x1
  402cc8:	b.eq	402d3c <feof@plt+0x10cc>  // b.none
  402ccc:	mov	x0, x21
  402cd0:	bl	401a30 <getc@plt>
  402cd4:	add	w2, w19, #0x1
  402cd8:	mov	w20, w0
  402cdc:	cmn	w0, #0x1
  402ce0:	b.eq	402d58 <feof@plt+0x10e8>  // b.none
  402ce4:	ldr	w0, [x23, #8]
  402ce8:	ldr	x22, [x23]
  402cec:	cmp	w0, w2
  402cf0:	b.gt	402cb8 <feof@plt+0x1048>
  402cf4:	lsl	w0, w0, #1
  402cf8:	sxtw	x0, w0
  402cfc:	bl	401820 <_Znam@plt>
  402d00:	ldrsw	x2, [x23, #8]
  402d04:	mov	x1, x22
  402d08:	str	x0, [x23]
  402d0c:	bl	401840 <memcpy@plt>
  402d10:	mov	x0, x22
  402d14:	bl	401ab0 <_ZdaPv@plt>
  402d18:	ldr	x22, [x23]
  402d1c:	cmp	w20, #0xa
  402d20:	ldr	w0, [x23, #8]
  402d24:	add	x1, x22, x19
  402d28:	strb	w20, [x22, x19]
  402d2c:	add	x19, x19, #0x1
  402d30:	lsl	w0, w0, #1
  402d34:	str	w0, [x23, #8]
  402d38:	b.ne	402ccc <feof@plt+0x105c>  // b.any
  402d3c:	strb	wzr, [x1]
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	ldp	x19, x20, [sp, #16]
  402d48:	ldp	x21, x22, [sp, #32]
  402d4c:	ldp	x23, x24, [sp, #48]
  402d50:	ldp	x29, x30, [sp], #64
  402d54:	ret
  402d58:	ldr	x0, [x24, #3768]
  402d5c:	add	x1, x0, w19, sxtw
  402d60:	mov	w0, #0x1                   	// #1
  402d64:	strb	wzr, [x1]
  402d68:	ldp	x19, x20, [sp, #16]
  402d6c:	b	402d48 <feof@plt+0x10d8>
  402d70:	mov	x0, #0x80                  	// #128
  402d74:	bl	401820 <_Znam@plt>
  402d78:	mov	w1, #0x80                  	// #128
  402d7c:	str	x0, [x24, #3768]
  402d80:	str	w1, [x23, #8]
  402d84:	b	402c80 <feof@plt+0x1010>
  402d88:	mov	w0, #0x0                   	// #0
  402d8c:	ret
  402d90:	stp	x29, x30, [sp, #-64]!
  402d94:	mov	x29, sp
  402d98:	stp	x19, x20, [sp, #16]
  402d9c:	stp	x21, x22, [sp, #32]
  402da0:	mov	w22, w1
  402da4:	stp	x23, x24, [sp, #48]
  402da8:	mov	x23, x0
  402dac:	mov	w0, #0x2                   	// #2
  402db0:	bl	401ad0 <dup@plt>
  402db4:	mov	w19, w0
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	bl	401ad0 <dup@plt>
  402dc0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402dc4:	mov	w21, w0
  402dc8:	mov	w2, #0x1b6                 	// #438
  402dcc:	add	x0, x1, #0x670
  402dd0:	mov	w1, #0x1                   	// #1
  402dd4:	bl	4018d0 <open@plt>
  402dd8:	cmp	w22, #0x0
  402ddc:	mov	w20, w0
  402de0:	cset	w24, ne  // ne = any
  402de4:	cmp	w19, #0x2
  402de8:	ccmp	w0, #0x2, #0x4, gt
  402dec:	b.gt	402eb8 <feof@plt+0x1248>
  402df0:	cmp	w24, #0x0
  402df4:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  402df8:	b.gt	402e48 <feof@plt+0x11d8>
  402dfc:	tbz	w0, #31, 402ed8 <feof@plt+0x1268>
  402e00:	mov	x0, x23
  402e04:	bl	401b10 <system@plt>
  402e08:	mov	w1, #0x2                   	// #2
  402e0c:	mov	w20, w0
  402e10:	mov	w0, w19
  402e14:	bl	401890 <dup2@plt>
  402e18:	cbnz	w22, 402e6c <feof@plt+0x11fc>
  402e1c:	cmn	w20, #0x1
  402e20:	b.eq	402e80 <feof@plt+0x1210>  // b.none
  402e24:	cbnz	w20, 402ee4 <feof@plt+0x1274>
  402e28:	mov	w0, w19
  402e2c:	bl	401b50 <close@plt>
  402e30:	mov	w0, w21
  402e34:	ldp	x19, x20, [sp, #16]
  402e38:	ldp	x21, x22, [sp, #32]
  402e3c:	ldp	x23, x24, [sp, #48]
  402e40:	ldp	x29, x30, [sp], #64
  402e44:	b	401b50 <close@plt>
  402e48:	cmp	w0, #0x1
  402e4c:	b.gt	402ecc <feof@plt+0x125c>
  402e50:	tbz	w0, #31, 402ed8 <feof@plt+0x1268>
  402e54:	mov	x0, x23
  402e58:	bl	401b10 <system@plt>
  402e5c:	mov	w1, #0x2                   	// #2
  402e60:	mov	w20, w0
  402e64:	mov	w0, w19
  402e68:	bl	401890 <dup2@plt>
  402e6c:	mov	w0, w21
  402e70:	mov	w1, #0x1                   	// #1
  402e74:	bl	401890 <dup2@plt>
  402e78:	cmn	w20, #0x1
  402e7c:	b.ne	402e24 <feof@plt+0x11b4>  // b.any
  402e80:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e84:	mov	x2, x23
  402e88:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402e8c:	add	x1, x1, #0x680
  402e90:	ldr	x0, [x0, #3752]
  402e94:	bl	4018b0 <fprintf@plt>
  402e98:	mov	w0, w19
  402e9c:	bl	401b50 <close@plt>
  402ea0:	mov	w0, w21
  402ea4:	ldp	x19, x20, [sp, #16]
  402ea8:	ldp	x21, x22, [sp, #32]
  402eac:	ldp	x23, x24, [sp, #48]
  402eb0:	ldp	x29, x30, [sp], #64
  402eb4:	b	401b50 <close@plt>
  402eb8:	mov	w1, #0x2                   	// #2
  402ebc:	bl	401890 <dup2@plt>
  402ec0:	cmp	w24, #0x0
  402ec4:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  402ec8:	b.le	402ed8 <feof@plt+0x1268>
  402ecc:	mov	w0, w20
  402ed0:	mov	w1, #0x1                   	// #1
  402ed4:	bl	401890 <dup2@plt>
  402ed8:	mov	w0, w20
  402edc:	bl	401b50 <close@plt>
  402ee0:	b	402e00 <feof@plt+0x1190>
  402ee4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ee8:	mov	w3, w20
  402eec:	mov	x2, x23
  402ef0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  402ef4:	ldr	x0, [x0, #3752]
  402ef8:	add	x1, x1, #0x698
  402efc:	bl	4018b0 <fprintf@plt>
  402f00:	mov	w0, w19
  402f04:	bl	401b50 <close@plt>
  402f08:	mov	w0, w21
  402f0c:	ldp	x19, x20, [sp, #16]
  402f10:	ldp	x21, x22, [sp, #32]
  402f14:	ldp	x23, x24, [sp, #48]
  402f18:	ldp	x29, x30, [sp], #64
  402f1c:	b	401b50 <close@plt>
  402f20:	stp	x29, x30, [sp, #-336]!
  402f24:	mov	x29, sp
  402f28:	stp	x19, x20, [sp, #16]
  402f2c:	stp	x21, x22, [sp, #32]
  402f30:	mov	x21, x0
  402f34:	mov	x0, #0x64                  	// #100
  402f38:	str	q0, [sp, #144]
  402f3c:	str	q1, [sp, #160]
  402f40:	str	q2, [sp, #176]
  402f44:	str	q3, [sp, #192]
  402f48:	str	q4, [sp, #208]
  402f4c:	str	q5, [sp, #224]
  402f50:	str	q6, [sp, #240]
  402f54:	str	q7, [sp, #256]
  402f58:	stp	x1, x2, [sp, #280]
  402f5c:	stp	x3, x4, [sp, #296]
  402f60:	stp	x5, x6, [sp, #312]
  402f64:	str	x7, [sp, #328]
  402f68:	bl	401b90 <malloc@plt>
  402f6c:	mov	x20, x0
  402f70:	cbz	x0, 40300c <feof@plt+0x139c>
  402f74:	mov	w19, #0x64                  	// #100
  402f78:	mov	w22, #0xffffff80            	// #-128
  402f7c:	stp	x23, x24, [sp, #48]
  402f80:	add	x24, sp, #0x110
  402f84:	mov	w23, #0xffffffc8            	// #-56
  402f88:	str	x25, [sp, #64]
  402f8c:	mov	x25, #0x64                  	// #100
  402f90:	b	402fac <feof@plt+0x133c>
  402f94:	lsl	w19, w19, #1
  402f98:	sxtw	x25, w19
  402f9c:	mov	x1, x25
  402fa0:	bl	401940 <realloc@plt>
  402fa4:	cbz	x0, 403050 <feof@plt+0x13e0>
  402fa8:	mov	x20, x0
  402fac:	add	x0, sp, #0x150
  402fb0:	stp	x0, x0, [sp, #112]
  402fb4:	mov	x1, x25
  402fb8:	str	x24, [sp, #128]
  402fbc:	mov	x2, x21
  402fc0:	stp	w23, w22, [sp, #136]
  402fc4:	add	x3, sp, #0x50
  402fc8:	ldp	x4, x5, [sp, #112]
  402fcc:	stp	x4, x5, [sp, #80]
  402fd0:	mov	x0, x20
  402fd4:	ldp	x4, x5, [sp, #128]
  402fd8:	stp	x4, x5, [sp, #96]
  402fdc:	bl	401af0 <vsnprintf@plt>
  402fe0:	mov	w1, w0
  402fe4:	sub	w2, w19, #0x1
  402fe8:	mov	x0, x20
  402fec:	tbnz	w1, #31, 402f94 <feof@plt+0x1324>
  402ff0:	cmp	w2, w1
  402ff4:	b.le	402f94 <feof@plt+0x1324>
  402ff8:	add	w1, w1, #0x1
  402ffc:	cmp	w1, w19
  403000:	b.lt	403020 <feof@plt+0x13b0>  // b.tstop
  403004:	ldp	x23, x24, [sp, #48]
  403008:	ldr	x25, [sp, #64]
  40300c:	mov	x0, x20
  403010:	ldp	x19, x20, [sp, #16]
  403014:	ldp	x21, x22, [sp, #32]
  403018:	ldp	x29, x30, [sp], #336
  40301c:	ret
  403020:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  403024:	mov	x1, x0
  403028:	mov	x0, x20
  40302c:	mov	x20, x1
  403030:	bl	401920 <free@plt>
  403034:	mov	x0, x20
  403038:	ldp	x19, x20, [sp, #16]
  40303c:	ldp	x21, x22, [sp, #32]
  403040:	ldp	x23, x24, [sp, #48]
  403044:	ldr	x25, [sp, #64]
  403048:	ldp	x29, x30, [sp], #336
  40304c:	ret
  403050:	mov	x0, x20
  403054:	mov	x20, #0x0                   	// #0
  403058:	bl	401920 <free@plt>
  40305c:	ldp	x23, x24, [sp, #48]
  403060:	ldr	x25, [sp, #64]
  403064:	b	40300c <feof@plt+0x139c>
  403068:	mov	x1, x0
  40306c:	add	x2, x0, #0x100
  403070:	str	wzr, [x0, #256]
  403074:	str	xzr, [x0, #264]
  403078:	strb	wzr, [x1], #1
  40307c:	cmp	x1, x2
  403080:	b.ne	403078 <feof@plt+0x1408>  // b.any
  403084:	ret
  403088:	stp	xzr, xzr, [x0]
  40308c:	ret
  403090:	stp	x29, x30, [sp, #-48]!
  403094:	mov	x29, sp
  403098:	stp	x19, x20, [sp, #16]
  40309c:	mov	x19, x0
  4030a0:	mov	x20, x1
  4030a4:	stp	x21, x22, [sp, #32]
  4030a8:	mov	w21, #0x100                 	// #256
  4030ac:	b	4030dc <feof@plt+0x146c>
  4030b0:	sub	w2, w21, w2
  4030b4:	sxtw	x2, w2
  4030b8:	mov	x3, x20
  4030bc:	mov	x1, #0x1                   	// #1
  4030c0:	bl	401850 <fread@plt>
  4030c4:	cmp	w0, #0x0
  4030c8:	b.le	403144 <feof@plt+0x14d4>
  4030cc:	ldr	x2, [x19, #8]
  4030d0:	ldr	w1, [x2, #256]
  4030d4:	add	w0, w1, w0
  4030d8:	str	w0, [x2, #256]
  4030dc:	mov	x0, x20
  4030e0:	bl	401c70 <feof@plt>
  4030e4:	mov	w22, w0
  4030e8:	cbnz	w0, 403140 <feof@plt+0x14d0>
  4030ec:	ldr	x0, [x19, #8]
  4030f0:	cbz	x0, 403158 <feof@plt+0x14e8>
  4030f4:	ldr	w2, [x0, #256]
  4030f8:	cmp	w2, #0x100
  4030fc:	b.ne	4030b0 <feof@plt+0x1440>  // b.any
  403100:	mov	x0, #0x110                 	// #272
  403104:	bl	40a590 <_Znwm@@Base>
  403108:	mov	x2, x0
  40310c:	add	x3, x0, #0x100
  403110:	str	wzr, [x0, #256]
  403114:	str	xzr, [x0, #264]
  403118:	strb	wzr, [x2], #1
  40311c:	cmp	x2, x3
  403120:	b.ne	403118 <feof@plt+0x14a8>  // b.any
  403124:	ldr	x1, [x19, #8]
  403128:	str	x0, [x1, #264]
  40312c:	ldr	x0, [x19, #8]
  403130:	ldr	x0, [x0, #264]
  403134:	ldr	w2, [x0, #256]
  403138:	str	x0, [x19, #8]
  40313c:	b	4030b0 <feof@plt+0x1440>
  403140:	mov	w22, #0x1                   	// #1
  403144:	mov	w0, w22
  403148:	ldp	x19, x20, [sp, #16]
  40314c:	ldp	x21, x22, [sp, #32]
  403150:	ldp	x29, x30, [sp], #48
  403154:	ret
  403158:	mov	x0, #0x110                 	// #272
  40315c:	bl	40a590 <_Znwm@@Base>
  403160:	mov	x2, x0
  403164:	add	x3, x0, #0x100
  403168:	str	wzr, [x0, #256]
  40316c:	str	xzr, [x0, #264]
  403170:	strb	wzr, [x2], #1
  403174:	cmp	x3, x2
  403178:	b.ne	403170 <feof@plt+0x1500>  // b.any
  40317c:	mov	x2, #0x100                 	// #256
  403180:	stp	x0, x0, [x19]
  403184:	b	4030b8 <feof@plt+0x1448>
  403188:	stp	x29, x30, [sp, #-80]!
  40318c:	mov	x29, sp
  403190:	stp	x21, x22, [sp, #32]
  403194:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403198:	str	x0, [x21, #3984]
  40319c:	stp	x19, x20, [sp, #16]
  4031a0:	mov	x19, x0
  4031a4:	ldrb	w0, [x0]
  4031a8:	cmp	w0, #0x2d
  4031ac:	b.eq	40320c <feof@plt+0x159c>  // b.none
  4031b0:	mov	x0, x19
  4031b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  4031b8:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031bc:	add	x1, x1, #0x6c0
  4031c0:	bl	401b30 <fopen@plt>
  4031c4:	mov	x20, x0
  4031c8:	cbz	x0, 403220 <feof@plt+0x15b0>
  4031cc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031d0:	add	x0, x0, #0xeb8
  4031d4:	add	x0, x0, #0x10
  4031d8:	mov	x1, x20
  4031dc:	bl	403090 <feof@plt+0x1420>
  4031e0:	ldr	x0, [x22, #3736]
  4031e4:	cmp	x0, x20
  4031e8:	b.eq	4031f4 <feof@plt+0x1584>  // b.none
  4031ec:	mov	x0, x20
  4031f0:	bl	4018e0 <fclose@plt>
  4031f4:	str	xzr, [x21, #3984]
  4031f8:	mov	w0, #0x1                   	// #1
  4031fc:	ldp	x19, x20, [sp, #16]
  403200:	ldp	x21, x22, [sp, #32]
  403204:	ldp	x29, x30, [sp], #80
  403208:	ret
  40320c:	ldrb	w0, [x19, #1]
  403210:	cbnz	w0, 4031b0 <feof@plt+0x1540>
  403214:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403218:	ldr	x20, [x22, #3736]
  40321c:	b	4031cc <feof@plt+0x155c>
  403220:	mov	x1, x19
  403224:	add	x0, sp, #0x30
  403228:	bl	404de0 <feof@plt+0x3170>
  40322c:	bl	401ac0 <__errno_location@plt>
  403230:	ldr	w0, [x0]
  403234:	bl	401980 <strerror@plt>
  403238:	mov	x1, x0
  40323c:	add	x0, sp, #0x40
  403240:	bl	404de0 <feof@plt+0x3170>
  403244:	add	x2, sp, #0x40
  403248:	add	x1, sp, #0x30
  40324c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403250:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403254:	add	x3, x3, #0xf78
  403258:	add	x0, x0, #0x6c8
  40325c:	bl	405238 <feof@plt+0x35c8>
  403260:	mov	w0, #0x0                   	// #0
  403264:	b	4031fc <feof@plt+0x158c>
  403268:	stp	x29, x30, [sp, #-48]!
  40326c:	mov	x0, x3
  403270:	mov	x29, sp
  403274:	stp	x19, x20, [sp, #16]
  403278:	mov	x20, x1
  40327c:	mov	x19, x3
  403280:	str	x21, [sp, #32]
  403284:	mov	x21, x2
  403288:	bl	4018a0 <strlen@plt>
  40328c:	ldr	x11, [x20]
  403290:	ldr	w8, [x21]
  403294:	cbz	x11, 40331c <feof@plt+0x16ac>
  403298:	mov	w9, #0x0                   	// #0
  40329c:	nop
  4032a0:	ldr	w13, [x11, #256]
  4032a4:	cmp	w8, w13
  4032a8:	b.ge	403334 <feof@plt+0x16c4>  // b.tcont
  4032ac:	cmp	w0, w9
  4032b0:	b.le	403358 <feof@plt+0x16e8>
  4032b4:	sxtw	x10, w9
  4032b8:	sxtw	x4, w8
  4032bc:	mov	x5, x10
  4032c0:	sub	w8, w13, w8
  4032c4:	sub	x10, x10, x4
  4032c8:	add	w9, w8, w9
  4032cc:	add	x10, x19, x10
  4032d0:	b	4032e8 <feof@plt+0x1678>
  4032d4:	add	w5, w5, #0x1
  4032d8:	cmp	w5, w9
  4032dc:	b.eq	403330 <feof@plt+0x16c0>  // b.none
  4032e0:	cmp	w0, w5
  4032e4:	b.eq	40333c <feof@plt+0x16cc>  // b.none
  4032e8:	ldrb	w7, [x11, x4]
  4032ec:	mov	w12, w4
  4032f0:	ldrb	w6, [x10, x4]
  4032f4:	add	w8, w4, #0x1
  4032f8:	add	x4, x4, #0x1
  4032fc:	cmp	w7, w6
  403300:	b.eq	4032d4 <feof@plt+0x1664>  // b.none
  403304:	cmp	w12, w13
  403308:	b.lt	40331c <feof@plt+0x16ac>  // b.tstop
  40330c:	mov	w9, w5
  403310:	ldr	x11, [x11, #264]
  403314:	mov	w8, #0x0                   	// #0
  403318:	cbnz	x11, 4032a0 <feof@plt+0x1630>
  40331c:	mov	w0, #0x0                   	// #0
  403320:	ldp	x19, x20, [sp, #16]
  403324:	ldr	x21, [sp, #32]
  403328:	ldp	x29, x30, [sp], #48
  40332c:	ret
  403330:	mov	w9, w5
  403334:	cmp	w0, w9
  403338:	b.ne	403310 <feof@plt+0x16a0>  // b.any
  40333c:	str	w8, [x21]
  403340:	mov	w0, #0x1                   	// #1
  403344:	str	x11, [x20]
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldr	x21, [sp, #32]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	b.eq	40333c <feof@plt+0x16cc>  // b.none
  40335c:	ldrb	w4, [x11, w8, sxtw]
  403360:	ldrb	w3, [x19, w9, sxtw]
  403364:	cmp	w4, w3
  403368:	b.eq	403310 <feof@plt+0x16a0>  // b.none
  40336c:	b	40331c <feof@plt+0x16ac>
  403370:	stp	x29, x30, [sp, #-80]!
  403374:	mov	x29, sp
  403378:	ldr	x7, [x1]
  40337c:	ldr	w10, [x2]
  403380:	str	w10, [sp, #76]
  403384:	cbz	x7, 40342c <feof@plt+0x17bc>
  403388:	ldr	w8, [x7, #256]
  40338c:	stp	x19, x20, [sp, #16]
  403390:	mov	x19, x0
  403394:	mov	w20, w3
  403398:	stp	x21, x22, [sp, #32]
  40339c:	sxtw	x0, w10
  4033a0:	mov	x21, x1
  4033a4:	mov	x22, x2
  4033a8:	cmp	w10, w8
  4033ac:	b.ge	403584 <feof@plt+0x1914>  // b.tcont
  4033b0:	mov	x4, x0
  4033b4:	b	4033c4 <feof@plt+0x1754>
  4033b8:	str	w6, [sp, #76]
  4033bc:	cmp	w8, w4
  4033c0:	b.le	403474 <feof@plt+0x1804>
  4033c4:	ldrb	w5, [x7, x4]
  4033c8:	add	w6, w4, #0x1
  4033cc:	mov	w9, w4
  4033d0:	add	x4, x4, #0x1
  4033d4:	cmp	w5, #0x5c
  4033d8:	ccmp	w5, #0xa, #0x4, ne  // ne = any
  4033dc:	b.ne	4033b8 <feof@plt+0x1748>  // b.any
  4033e0:	cmp	w5, #0xa
  4033e4:	b.eq	403520 <feof@plt+0x18b0>  // b.none
  4033e8:	ldr	w9, [sp, #76]
  4033ec:	sub	w1, w9, w10
  4033f0:	add	x0, x7, x0
  4033f4:	bl	402b08 <feof@plt+0xe98>
  4033f8:	ldr	w1, [sp, #76]
  4033fc:	ldr	x0, [x21]
  403400:	cmp	w1, #0xff
  403404:	b.gt	403414 <feof@plt+0x17a4>
  403408:	ldrb	w2, [x0, w1, sxtw]
  40340c:	cmp	w2, #0x5c
  403410:	b.eq	40348c <feof@plt+0x181c>  // b.none
  403414:	ldr	w2, [x0, #256]
  403418:	cmp	w2, w1
  40341c:	b.eq	403434 <feof@plt+0x17c4>  // b.none
  403420:	ldp	x19, x20, [sp, #16]
  403424:	str	w1, [x22]
  403428:	ldp	x21, x22, [sp, #32]
  40342c:	ldp	x29, x30, [sp], #80
  403430:	ret
  403434:	ldr	x0, [x0, #264]
  403438:	str	wzr, [x22]
  40343c:	str	x0, [x21]
  403440:	cbz	x0, 40347c <feof@plt+0x180c>
  403444:	sub	w2, w2, #0x1
  403448:	ldrb	w0, [x0, w2, sxtw]
  40344c:	cmp	w0, #0xa
  403450:	b.eq	40347c <feof@plt+0x180c>  // b.none
  403454:	mov	w3, w20
  403458:	mov	x2, x22
  40345c:	mov	x1, x21
  403460:	mov	x0, x19
  403464:	bl	403370 <feof@plt+0x1700>
  403468:	ldp	x19, x20, [sp, #16]
  40346c:	ldp	x21, x22, [sp, #32]
  403470:	b	40342c <feof@plt+0x17bc>
  403474:	sub	w1, w6, w10
  403478:	b	4033f0 <feof@plt+0x1780>
  40347c:	ldp	x19, x20, [sp, #16]
  403480:	ldp	x21, x22, [sp, #32]
  403484:	ldp	x29, x30, [sp], #80
  403488:	ret
  40348c:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1a08>
  403490:	add	x2, sp, #0x4c
  403494:	add	x3, x3, #0x6e0
  403498:	mov	x1, x21
  40349c:	mov	x0, x19
  4034a0:	bl	403268 <feof@plt+0x15f8>
  4034a4:	cbz	w0, 403530 <feof@plt+0x18c0>
  4034a8:	mov	w1, #0x4                   	// #4
  4034ac:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4034b0:	add	x0, x0, #0x700
  4034b4:	str	x23, [sp, #48]
  4034b8:	bl	402b08 <feof@plt+0xe98>
  4034bc:	mov	w1, #0x1                   	// #1
  4034c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4034c4:	add	x0, x0, #0x708
  4034c8:	bl	402b08 <feof@plt+0xe98>
  4034cc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4034d0:	ldr	x23, [x0, #3800]
  4034d4:	mov	x0, x23
  4034d8:	bl	4018a0 <strlen@plt>
  4034dc:	mov	w1, w0
  4034e0:	mov	x0, x23
  4034e4:	bl	402b08 <feof@plt+0xe98>
  4034e8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4034ec:	mov	w1, #0x5                   	// #5
  4034f0:	add	x0, x0, #0x710
  4034f4:	bl	402b08 <feof@plt+0xe98>
  4034f8:	cbz	w20, 40358c <feof@plt+0x191c>
  4034fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403500:	add	x0, x0, #0x718
  403504:	mov	w1, #0xa                   	// #10
  403508:	bl	402b08 <feof@plt+0xe98>
  40350c:	ldr	x0, [x21]
  403510:	ldr	w1, [sp, #76]
  403514:	ldr	x23, [sp, #48]
  403518:	ldr	w2, [x0, #256]
  40351c:	b	403418 <feof@plt+0x17a8>
  403520:	add	w9, w9, #0x1
  403524:	str	w9, [sp, #76]
  403528:	sub	w1, w9, w10
  40352c:	b	4033f0 <feof@plt+0x1780>
  403530:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1a08>
  403534:	add	x2, sp, #0x4c
  403538:	mov	x1, x21
  40353c:	add	x3, x3, #0x738
  403540:	mov	x0, x19
  403544:	bl	403268 <feof@plt+0x15f8>
  403548:	cbnz	w0, 40359c <feof@plt+0x192c>
  40354c:	ldr	x0, [x21]
  403550:	ldr	w1, [sp, #76]
  403554:	ldr	w2, [x0, #256]
  403558:	cmp	w2, w1
  40355c:	b.le	403418 <feof@plt+0x17a8>
  403560:	add	w2, w1, #0x1
  403564:	str	w1, [x22]
  403568:	add	x0, x0, w1, sxtw
  40356c:	mov	w1, #0x1                   	// #1
  403570:	str	w2, [sp, #76]
  403574:	bl	402b08 <feof@plt+0xe98>
  403578:	ldr	w1, [sp, #76]
  40357c:	ldr	x0, [x21]
  403580:	b	403414 <feof@plt+0x17a4>
  403584:	mov	w1, #0x0                   	// #0
  403588:	b	4033f0 <feof@plt+0x1780>
  40358c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403590:	mov	w1, #0xa                   	// #10
  403594:	add	x0, x0, #0x728
  403598:	b	403508 <feof@plt+0x1898>
  40359c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4035a0:	mov	w1, #0xa                   	// #10
  4035a4:	add	x0, x0, #0x758
  4035a8:	bl	402b08 <feof@plt+0xe98>
  4035ac:	cbz	w20, 4035d0 <feof@plt+0x1960>
  4035b0:	mov	w1, #0x5                   	// #5
  4035b4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4035b8:	add	x0, x0, #0x768
  4035bc:	bl	402b08 <feof@plt+0xe98>
  4035c0:	ldr	x0, [x21]
  4035c4:	ldr	w1, [sp, #76]
  4035c8:	ldr	w2, [x0, #256]
  4035cc:	b	403418 <feof@plt+0x17a8>
  4035d0:	mov	w1, #0x5                   	// #5
  4035d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4035d8:	add	x0, x0, #0x770
  4035dc:	bl	402b08 <feof@plt+0xe98>
  4035e0:	ldr	x0, [x21]
  4035e4:	ldr	w1, [sp, #76]
  4035e8:	ldr	w2, [x0, #256]
  4035ec:	b	403418 <feof@plt+0x17a8>
  4035f0:	stp	x29, x30, [sp, #-64]!
  4035f4:	mov	x29, sp
  4035f8:	stp	x21, x22, [sp, #32]
  4035fc:	ldr	x21, [x1]
  403600:	stp	x19, x20, [sp, #16]
  403604:	ldr	w20, [x2]
  403608:	cbz	x21, 403694 <feof@plt+0x1a24>
  40360c:	str	x23, [sp, #48]
  403610:	mov	x23, x2
  403614:	nop
  403618:	ldr	w22, [x21, #256]
  40361c:	cmp	w20, w22
  403620:	b.ge	403668 <feof@plt+0x19f8>  // b.tcont
  403624:	sxtw	x19, w20
  403628:	b	40363c <feof@plt+0x19cc>
  40362c:	add	w20, w19, #0x1
  403630:	add	x19, x19, #0x1
  403634:	cmp	w22, w19
  403638:	b.le	403668 <feof@plt+0x19f8>
  40363c:	ldrb	w0, [x21, x19]
  403640:	mov	w20, w19
  403644:	bl	4018f0 <isspace@plt>
  403648:	cbnz	w0, 40362c <feof@plt+0x19bc>
  40364c:	str	w20, [x23]
  403650:	mov	w0, #0x1                   	// #1
  403654:	ldr	x23, [sp, #48]
  403658:	ldp	x19, x20, [sp, #16]
  40365c:	ldp	x21, x22, [sp, #32]
  403660:	ldp	x29, x30, [sp], #64
  403664:	ret
  403668:	cmp	w20, w22
  40366c:	b.ne	40364c <feof@plt+0x19dc>  // b.any
  403670:	ldr	x21, [x21, #264]
  403674:	mov	w20, #0x0                   	// #0
  403678:	cbnz	x21, 403618 <feof@plt+0x19a8>
  40367c:	mov	w0, #0x0                   	// #0
  403680:	ldp	x19, x20, [sp, #16]
  403684:	ldp	x21, x22, [sp, #32]
  403688:	ldr	x23, [sp, #48]
  40368c:	ldp	x29, x30, [sp], #64
  403690:	ret
  403694:	mov	w0, #0x0                   	// #0
  403698:	b	403658 <feof@plt+0x19e8>
  40369c:	nop
  4036a0:	ldr	x5, [x1]
  4036a4:	ldr	w3, [x2]
  4036a8:	cbz	x5, 4036e8 <feof@plt+0x1a78>
  4036ac:	nop
  4036b0:	ldr	w6, [x5, #256]
  4036b4:	cmp	w3, w6
  4036b8:	b.ge	4036ec <feof@plt+0x1a7c>  // b.tcont
  4036bc:	sxtw	x0, w3
  4036c0:	b	4036d4 <feof@plt+0x1a64>
  4036c4:	add	w3, w0, #0x1
  4036c8:	add	x0, x0, #0x1
  4036cc:	cmp	w6, w0
  4036d0:	b.le	4036ec <feof@plt+0x1a7c>
  4036d4:	ldrb	w4, [x5, x0]
  4036d8:	mov	w3, w0
  4036dc:	cmp	w4, #0xa
  4036e0:	b.ne	4036c4 <feof@plt+0x1a54>  // b.any
  4036e4:	str	w3, [x2]
  4036e8:	ret
  4036ec:	cmp	w3, w6
  4036f0:	b.ne	4036e4 <feof@plt+0x1a74>  // b.any
  4036f4:	ldr	x5, [x5, #264]
  4036f8:	str	wzr, [x2]
  4036fc:	str	x5, [x1]
  403700:	mov	w3, #0x0                   	// #0
  403704:	cbnz	x5, 4036b0 <feof@plt+0x1a40>
  403708:	ret
  40370c:	nop
  403710:	stp	x29, x30, [sp, #-48]!
  403714:	mov	x29, sp
  403718:	stp	x19, x20, [sp, #16]
  40371c:	mov	x19, x0
  403720:	ldr	x0, [x0]
  403724:	str	wzr, [sp, #36]
  403728:	str	x0, [sp, #40]
  40372c:	cbz	x0, 403754 <feof@plt+0x1ae4>
  403730:	mov	w20, w1
  403734:	nop
  403738:	add	x2, sp, #0x24
  40373c:	mov	w3, w20
  403740:	add	x1, sp, #0x28
  403744:	mov	x0, x19
  403748:	bl	403370 <feof@plt+0x1700>
  40374c:	ldr	x2, [sp, #40]
  403750:	cbnz	x2, 403738 <feof@plt+0x1ac8>
  403754:	ldp	x19, x20, [sp, #16]
  403758:	ldp	x29, x30, [sp], #48
  40375c:	ret
  403760:	ldr	x8, [sp]
  403764:	str	xzr, [x0]
  403768:	stp	w1, w2, [x0, #8]
  40376c:	stp	w3, w4, [x0, #16]
  403770:	str	x8, [x0, #24]
  403774:	stp	w6, w7, [x0, #32]
  403778:	str	w5, [x0, #40]
  40377c:	ret
  403780:	ldr	x0, [x0, #24]
  403784:	cbz	x0, 40378c <feof@plt+0x1b1c>
  403788:	b	401920 <free@plt>
  40378c:	ret
  403790:	stp	xzr, xzr, [x0]
  403794:	str	wzr, [x0, #16]
  403798:	ret
  40379c:	nop
  4037a0:	sub	sp, sp, #0x50
  4037a4:	stp	x29, x30, [sp, #16]
  4037a8:	add	x29, sp, #0x10
  4037ac:	stp	x21, x22, [sp, #48]
  4037b0:	adrp	x21, 423000 <_Znam@GLIBCXX_3.4>
  4037b4:	stp	x19, x20, [sp, #32]
  4037b8:	mov	w19, w1
  4037bc:	ldr	w1, [x21, #576]
  4037c0:	cmp	w1, w19
  4037c4:	b.eq	4038a8 <feof@plt+0x1c38>  // b.none
  4037c8:	str	x23, [sp, #64]
  4037cc:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037d0:	cmp	w1, #0x0
  4037d4:	add	x20, x20, #0xeb8
  4037d8:	mov	x23, x0
  4037dc:	b.gt	4038c0 <feof@plt+0x1c50>
  4037e0:	ldr	w0, [x20, #56]
  4037e4:	cbnz	w0, 4038d8 <feof@plt+0x1c68>
  4037e8:	ldr	x3, [x20, #48]
  4037ec:	mov	w1, w19
  4037f0:	ldr	x2, [x20, #64]
  4037f4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  4037f8:	add	x0, x0, #0x780
  4037fc:	bl	402f20 <feof@plt+0x12b0>
  403800:	mov	x22, x0
  403804:	cbz	x0, 403918 <feof@plt+0x1ca8>
  403808:	mov	x0, x22
  40380c:	mov	w1, #0x1                   	// #1
  403810:	bl	402d90 <feof@plt+0x1120>
  403814:	add	x3, x21, #0x240
  403818:	ldr	x0, [x23]
  40381c:	ldr	w8, [x3, #4]
  403820:	ldr	x1, [x20, #72]
  403824:	lsl	w4, w8, #3
  403828:	sub	w4, w4, w8
  40382c:	cbz	x0, 403850 <feof@plt+0x1be0>
  403830:	ldr	w2, [x0, #40]
  403834:	cmp	w19, w2
  403838:	b.ne	403848 <feof@plt+0x1bd8>  // b.any
  40383c:	ldr	w2, [x0, #16]
  403840:	cmp	w4, w2
  403844:	csel	w4, w4, w2, ge  // ge = tcont
  403848:	ldr	x0, [x0]
  40384c:	cbnz	x0, 403830 <feof@plt+0x1bc0>
  403850:	ldr	w5, [x3, #8]
  403854:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x4a08>
  403858:	ldp	x7, x0, [x20, #40]
  40385c:	add	x2, x2, #0x6d0
  403860:	ldr	x6, [x20, #80]
  403864:	mul	w3, w5, w4
  403868:	str	x0, [sp]
  40386c:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  403870:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403874:	add	x4, x4, #0x7a8
  403878:	add	x0, x0, #0x7b0
  40387c:	sdiv	w3, w3, w8
  403880:	bl	402f20 <feof@plt+0x12b0>
  403884:	mov	x20, x0
  403888:	cbz	x0, 403928 <feof@plt+0x1cb8>
  40388c:	mov	w1, #0x1                   	// #1
  403890:	mov	x0, x20
  403894:	bl	402d90 <feof@plt+0x1120>
  403898:	mov	x0, x20
  40389c:	bl	401920 <free@plt>
  4038a0:	ldr	x23, [sp, #64]
  4038a4:	str	w19, [x21, #576]
  4038a8:	mov	w0, #0x0                   	// #0
  4038ac:	ldp	x29, x30, [sp, #16]
  4038b0:	ldp	x19, x20, [sp, #32]
  4038b4:	ldp	x21, x22, [sp, #48]
  4038b8:	add	sp, sp, #0x50
  4038bc:	ret
  4038c0:	ldr	x0, [x20, #40]
  4038c4:	bl	4019d0 <unlink@plt>
  4038c8:	ldr	x0, [x20, #48]
  4038cc:	bl	4019d0 <unlink@plt>
  4038d0:	ldr	w0, [x20, #56]
  4038d4:	cbz	w0, 4037e8 <feof@plt+0x1b78>
  4038d8:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038dc:	mov	w2, w19
  4038e0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  4038e4:	add	x1, x1, #0x778
  4038e8:	ldr	x0, [x22, #3752]
  4038ec:	bl	4018b0 <fprintf@plt>
  4038f0:	ldr	x0, [x22, #3752]
  4038f4:	bl	401a90 <fflush@plt>
  4038f8:	ldr	x3, [x20, #48]
  4038fc:	mov	w1, w19
  403900:	ldr	x2, [x20, #64]
  403904:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403908:	add	x0, x0, #0x780
  40390c:	bl	402f20 <feof@plt+0x12b0>
  403910:	mov	x22, x0
  403914:	cbnz	x0, 403808 <feof@plt+0x1b98>
  403918:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40391c:	add	x0, x0, #0x798
  403920:	bl	402ab8 <feof@plt+0xe48>
  403924:	b	403808 <feof@plt+0x1b98>
  403928:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40392c:	add	x0, x0, #0x798
  403930:	bl	402ab8 <feof@plt+0xe48>
  403934:	b	40388c <feof@plt+0x1c1c>
  403938:	cmp	w0, w1
  40393c:	csel	w0, w0, w1, le
  403940:	ret
  403944:	nop
  403948:	cmp	w0, w1
  40394c:	csel	w0, w0, w1, ge  // ge = tcont
  403950:	ret
  403954:	nop
  403958:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  40395c:	ldr	w3, [x2, #580]
  403960:	ldr	x2, [x0]
  403964:	lsl	w0, w3, #3
  403968:	sub	w0, w0, w3
  40396c:	cbz	x2, 403990 <feof@plt+0x1d20>
  403970:	ldr	w3, [x2, #40]
  403974:	cmp	w3, w1
  403978:	b.ne	403988 <feof@plt+0x1d18>  // b.any
  40397c:	ldr	w3, [x2, #16]
  403980:	cmp	w0, w3
  403984:	csel	w0, w0, w3, ge  // ge = tcont
  403988:	ldr	x2, [x2]
  40398c:	cbnz	x2, 403970 <feof@plt+0x1d00>
  403990:	ret
  403994:	nop
  403998:	sub	sp, sp, #0x70
  40399c:	stp	x29, x30, [sp, #16]
  4039a0:	add	x29, sp, #0x10
  4039a4:	stp	x19, x20, [sp, #32]
  4039a8:	ldr	w20, [x1, #8]
  4039ac:	cmn	w20, #0x1
  4039b0:	b.ne	4039c4 <feof@plt+0x1d54>  // b.any
  4039b4:	ldp	x29, x30, [sp, #16]
  4039b8:	ldp	x19, x20, [sp, #32]
  4039bc:	add	sp, sp, #0x70
  4039c0:	ret
  4039c4:	mov	x19, x1
  4039c8:	stp	x21, x22, [sp, #48]
  4039cc:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  4039d0:	stp	x25, x26, [sp, #80]
  4039d4:	add	x2, x2, #0x240
  4039d8:	ldp	w21, w26, [x1, #12]
  4039dc:	stp	x23, x24, [sp, #64]
  4039e0:	ldr	w1, [x1, #40]
  4039e4:	adrp	x23, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039e8:	add	x23, x23, #0xeb8
  4039ec:	ldp	w25, w24, [x2, #4]
  4039f0:	str	x27, [sp, #96]
  4039f4:	ldr	w22, [x23, #88]
  4039f8:	ldr	w27, [x19, #20]
  4039fc:	bl	4037a0 <feof@plt+0x1b30>
  403a00:	cbnz	w0, 403ae8 <feof@plt+0x1e78>
  403a04:	cmp	w20, w26
  403a08:	mul	w22, w24, w22
  403a0c:	csel	w4, w20, w26, le
  403a10:	mov	w8, #0x8e39                	// #36409
  403a14:	movk	w8, #0x38e3, lsl #16
  403a18:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403a1c:	add	x0, x0, #0x890
  403a20:	str	x0, [sp]
  403a24:	mul	w4, w4, w24
  403a28:	adrp	x7, 40f000 <_ZdlPvm@@Base+0x4a08>
  403a2c:	smull	x8, w22, w8
  403a30:	add	x7, x7, #0x6d0
  403a34:	ldr	x6, [x23, #40]
  403a38:	mov	x1, x7
  403a3c:	sdiv	w2, w4, w25
  403a40:	asr	x8, x8, #36
  403a44:	sub	w8, w8, w22, asr #31
  403a48:	ldr	x0, [x19, #24]
  403a4c:	str	x0, [sp, #8]
  403a50:	cmp	w2, #0x0
  403a54:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403a58:	csel	w2, w2, wzr, ge  // ge = tcont
  403a5c:	cmp	w21, w27
  403a60:	csel	w3, w21, w27, le
  403a64:	add	x0, x0, #0x848
  403a68:	mul	w3, w3, w24
  403a6c:	sdiv	w3, w3, w25
  403a70:	adds	w3, w3, w8
  403a74:	csel	w3, w3, wzr, pl  // pl = nfrst
  403a78:	cmp	w21, w27
  403a7c:	csel	w5, w21, w27, ge  // ge = tcont
  403a80:	cmp	w20, w26
  403a84:	csel	w4, w20, w26, ge  // ge = tcont
  403a88:	mul	w5, w5, w24
  403a8c:	mul	w4, w4, w24
  403a90:	sdiv	w5, w5, w25
  403a94:	sdiv	w4, w4, w25
  403a98:	add	w5, w5, w8
  403a9c:	sub	w5, w5, w3
  403aa0:	sub	w4, w4, w2
  403aa4:	add	w5, w5, #0x2
  403aa8:	add	w4, w4, #0x1
  403aac:	bl	402f20 <feof@plt+0x12b0>
  403ab0:	mov	x19, x0
  403ab4:	cbz	x0, 403b24 <feof@plt+0x1eb4>
  403ab8:	mov	x0, x19
  403abc:	mov	w1, #0x0                   	// #0
  403ac0:	bl	402d90 <feof@plt+0x1120>
  403ac4:	mov	x0, x19
  403ac8:	ldp	x29, x30, [sp, #16]
  403acc:	ldp	x19, x20, [sp, #32]
  403ad0:	ldp	x21, x22, [sp, #48]
  403ad4:	ldp	x23, x24, [sp, #64]
  403ad8:	ldp	x25, x26, [sp, #80]
  403adc:	ldr	x27, [sp, #96]
  403ae0:	add	sp, sp, #0x70
  403ae4:	b	401920 <free@plt>
  403ae8:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403aec:	ldr	w2, [x19, #40]
  403af0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  403af4:	add	x1, x1, #0x8c0
  403af8:	ldr	x0, [x20, #3752]
  403afc:	bl	4018b0 <fprintf@plt>
  403b00:	ldr	x0, [x20, #3752]
  403b04:	ldp	x29, x30, [sp, #16]
  403b08:	ldp	x19, x20, [sp, #32]
  403b0c:	ldp	x21, x22, [sp, #48]
  403b10:	ldp	x23, x24, [sp, #64]
  403b14:	ldp	x25, x26, [sp, #80]
  403b18:	ldr	x27, [sp, #96]
  403b1c:	add	sp, sp, #0x70
  403b20:	b	401a90 <fflush@plt>
  403b24:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403b28:	add	x0, x0, #0x798
  403b2c:	bl	402ab8 <feof@plt+0xe48>
  403b30:	b	403ab8 <feof@plt+0x1e48>
  403b34:	nop
  403b38:	stp	x29, x30, [sp, #-80]!
  403b3c:	mov	x29, sp
  403b40:	stp	x19, x20, [sp, #16]
  403b44:	mov	x19, x0
  403b48:	mov	w20, w5
  403b4c:	mov	x0, #0x30                  	// #48
  403b50:	stp	x21, x22, [sp, #32]
  403b54:	mov	w22, w6
  403b58:	mov	w21, w7
  403b5c:	stp	x23, x24, [sp, #48]
  403b60:	mov	w24, w3
  403b64:	mov	w23, w4
  403b68:	stp	x25, x26, [sp, #64]
  403b6c:	mov	w26, w1
  403b70:	mov	w25, w2
  403b74:	bl	40a590 <_Znwm@@Base>
  403b78:	ldr	x1, [x19]
  403b7c:	str	xzr, [x0]
  403b80:	ldr	x2, [sp, #80]
  403b84:	stp	w26, w25, [x0, #8]
  403b88:	stp	w24, w23, [x0, #16]
  403b8c:	str	x2, [x0, #24]
  403b90:	stp	w22, w21, [x0, #32]
  403b94:	str	w20, [x0, #40]
  403b98:	cbz	x1, 403bc0 <feof@plt+0x1f50>
  403b9c:	ldr	x1, [x19, #8]
  403ba0:	ldp	x21, x22, [sp, #32]
  403ba4:	str	x0, [x1]
  403ba8:	str	x0, [x19, #8]
  403bac:	ldp	x19, x20, [sp, #16]
  403bb0:	ldp	x23, x24, [sp, #48]
  403bb4:	ldp	x25, x26, [sp, #64]
  403bb8:	ldp	x29, x30, [sp], #80
  403bbc:	ret
  403bc0:	stp	x0, x0, [x19]
  403bc4:	ldp	x19, x20, [sp, #16]
  403bc8:	ldp	x21, x22, [sp, #32]
  403bcc:	ldp	x23, x24, [sp, #48]
  403bd0:	ldp	x25, x26, [sp, #64]
  403bd4:	ldp	x29, x30, [sp], #80
  403bd8:	ret
  403bdc:	nop
  403be0:	stp	x29, x30, [sp, #-32]!
  403be4:	mov	x29, sp
  403be8:	stp	x19, x20, [sp, #16]
  403bec:	ldr	x19, [x0]
  403bf0:	cbz	x19, 403c0c <feof@plt+0x1f9c>
  403bf4:	mov	x20, x0
  403bf8:	mov	x1, x19
  403bfc:	mov	x0, x20
  403c00:	bl	403998 <feof@plt+0x1d28>
  403c04:	ldr	x19, [x19]
  403c08:	cbnz	x19, 403bf8 <feof@plt+0x1f88>
  403c0c:	ldp	x19, x20, [sp, #16]
  403c10:	ldp	x29, x30, [sp], #32
  403c14:	ret
  403c18:	stp	x29, x30, [sp, #-64]!
  403c1c:	mov	x29, sp
  403c20:	stp	x21, x22, [sp, #32]
  403c24:	add	w22, w0, #0x2
  403c28:	sbfiz	x22, x22, #3, #32
  403c2c:	stp	x19, x20, [sp, #16]
  403c30:	mov	w19, w0
  403c34:	mov	x20, x1
  403c38:	mov	x0, x22
  403c3c:	str	x23, [sp, #48]
  403c40:	mov	x23, x2
  403c44:	bl	401b90 <malloc@plt>
  403c48:	mov	x21, x0
  403c4c:	cbz	x0, 403cd0 <feof@plt+0x2060>
  403c50:	cmp	w19, #0x0
  403c54:	b.le	403cac <feof@plt+0x203c>
  403c58:	mov	x1, x21
  403c5c:	cmp	w19, #0x1
  403c60:	ldr	x0, [x20]
  403c64:	mov	x3, #0x1                   	// #1
  403c68:	str	x0, [x1], #8
  403c6c:	str	x23, [x21, #8]
  403c70:	b.eq	403c8c <feof@plt+0x201c>  // b.none
  403c74:	nop
  403c78:	ldr	x2, [x20, x3, lsl #3]
  403c7c:	str	x2, [x1, x3, lsl #3]
  403c80:	add	x3, x3, #0x1
  403c84:	cmp	w19, w3
  403c88:	b.gt	403c78 <feof@plt+0x2008>
  403c8c:	add	x22, x21, x22
  403c90:	mov	x0, x21
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldr	x23, [sp, #48]
  403c9c:	stur	xzr, [x22, #-8]
  403ca0:	ldp	x21, x22, [sp, #32]
  403ca4:	ldp	x29, x30, [sp], #64
  403ca8:	ret
  403cac:	add	x22, x21, x22
  403cb0:	str	x23, [x21]
  403cb4:	ldp	x19, x20, [sp, #16]
  403cb8:	mov	x0, x21
  403cbc:	ldr	x23, [sp, #48]
  403cc0:	stur	xzr, [x22, #-8]
  403cc4:	ldp	x21, x22, [sp, #32]
  403cc8:	ldp	x29, x30, [sp], #64
  403ccc:	ret
  403cd0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403cd4:	add	x0, x0, #0x8e8
  403cd8:	bl	402ab8 <feof@plt+0xe48>
  403cdc:	b	403c50 <feof@plt+0x1fe0>
  403ce0:	stp	x29, x30, [sp, #-64]!
  403ce4:	mov	x29, sp
  403ce8:	stp	x21, x22, [sp, #32]
  403cec:	add	w22, w0, #0x2
  403cf0:	mov	x21, x1
  403cf4:	sbfiz	x22, x22, #3, #32
  403cf8:	stp	x19, x20, [sp, #16]
  403cfc:	mov	w20, w0
  403d00:	mov	x0, x22
  403d04:	str	x23, [sp, #48]
  403d08:	mov	x23, x2
  403d0c:	bl	401b90 <malloc@plt>
  403d10:	mov	x19, x0
  403d14:	cbz	x0, 403d70 <feof@plt+0x2100>
  403d18:	cmp	w20, #0x0
  403d1c:	b.le	403d3c <feof@plt+0x20cc>
  403d20:	mov	x3, #0x0                   	// #0
  403d24:	nop
  403d28:	ldr	x4, [x21, x3, lsl #3]
  403d2c:	str	x4, [x19, x3, lsl #3]
  403d30:	add	x3, x3, #0x1
  403d34:	cmp	w20, w3
  403d38:	b.gt	403d28 <feof@plt+0x20b8>
  403d3c:	sub	x20, x22, #0x10
  403d40:	add	x22, x19, x22
  403d44:	mov	x0, x23
  403d48:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  403d4c:	mov	x1, x0
  403d50:	mov	x0, x19
  403d54:	str	x1, [x19, x20]
  403d58:	ldp	x19, x20, [sp, #16]
  403d5c:	ldr	x23, [sp, #48]
  403d60:	stur	xzr, [x22, #-8]
  403d64:	ldp	x21, x22, [sp, #32]
  403d68:	ldp	x29, x30, [sp], #64
  403d6c:	ret
  403d70:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403d74:	add	x0, x0, #0x8e8
  403d78:	bl	402ab8 <feof@plt+0xe48>
  403d7c:	b	403d18 <feof@plt+0x20a8>
  403d80:	stp	x29, x30, [sp, #-64]!
  403d84:	mov	x29, sp
  403d88:	stp	x21, x22, [sp, #32]
  403d8c:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d90:	stp	x19, x20, [sp, #16]
  403d94:	mov	w20, w0
  403d98:	mov	x19, x1
  403d9c:	ldr	x0, [x22, #3752]
  403da0:	mov	w2, w20
  403da4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  403da8:	add	x1, x1, #0x8f0
  403dac:	bl	4018b0 <fprintf@plt>
  403db0:	cmp	w20, #0x0
  403db4:	b.le	403df4 <feof@plt+0x2184>
  403db8:	sub	w20, w20, #0x1
  403dbc:	add	x0, x19, #0x8
  403dc0:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1a08>
  403dc4:	add	x21, x21, #0x900
  403dc8:	add	x20, x0, w20, uxtw #3
  403dcc:	str	x23, [sp, #48]
  403dd0:	add	x23, x22, #0xea8
  403dd4:	nop
  403dd8:	ldr	x2, [x19], #8
  403ddc:	mov	x1, x21
  403de0:	ldr	x0, [x23]
  403de4:	bl	4018b0 <fprintf@plt>
  403de8:	cmp	x19, x20
  403dec:	b.ne	403dd8 <feof@plt+0x2168>  // b.any
  403df0:	ldr	x23, [sp, #48]
  403df4:	mov	w0, #0xa                   	// #10
  403df8:	ldr	x1, [x22, #3752]
  403dfc:	ldp	x19, x20, [sp, #16]
  403e00:	ldp	x21, x22, [sp, #32]
  403e04:	ldp	x29, x30, [sp], #64
  403e08:	b	401a50 <fputc@plt>
  403e0c:	nop
  403e10:	ret
  403e14:	nop
  403e18:	stp	x29, x30, [sp, #-128]!
  403e1c:	mov	x29, sp
  403e20:	stp	x19, x20, [sp, #16]
  403e24:	mov	x20, x3
  403e28:	stp	x21, x22, [sp, #32]
  403e2c:	mov	x22, x0
  403e30:	add	x0, sp, #0x48
  403e34:	str	x23, [sp, #48]
  403e38:	mov	w23, w1
  403e3c:	bl	401880 <pipe@plt>
  403e40:	tbnz	w0, #31, 403f40 <feof@plt+0x22d0>
  403e44:	bl	401b00 <fork@plt>
  403e48:	mov	w19, w0
  403e4c:	cmp	w0, #0x0
  403e50:	b.lt	403f1c <feof@plt+0x22ac>  // b.tstop
  403e54:	ldr	w1, [sp, #72]
  403e58:	b.eq	403f88 <feof@plt+0x2318>  // b.none
  403e5c:	mov	w0, w1
  403e60:	bl	401b50 <close@plt>
  403e64:	tbnz	w0, #31, 403f50 <feof@plt+0x22e0>
  403e68:	ldr	w20, [sp, #76]
  403e6c:	cmp	w20, #0x1
  403e70:	b.eq	403e94 <feof@plt+0x2224>  // b.none
  403e74:	mov	w0, #0x1                   	// #1
  403e78:	bl	401ad0 <dup@plt>
  403e7c:	mov	w21, w0
  403e80:	tbnz	w0, #31, 403f60 <feof@plt+0x22f0>
  403e84:	mov	w1, w20
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	mov	w20, w21
  403e90:	bl	402b98 <feof@plt+0xf28>
  403e94:	cmp	w23, #0x0
  403e98:	mov	x0, x22
  403e9c:	cset	w1, eq  // eq = none
  403ea0:	str	w20, [sp, #76]
  403ea4:	bl	403710 <feof@plt+0x1aa0>
  403ea8:	ldr	w1, [sp, #76]
  403eac:	cmp	w1, #0x1
  403eb0:	b.ne	403f00 <feof@plt+0x2290>  // b.any
  403eb4:	add	x0, sp, #0x70
  403eb8:	bl	401950 <wait@plt>
  403ebc:	cmp	w19, w0
  403ec0:	b.ne	403edc <feof@plt+0x226c>  // b.any
  403ec4:	mov	w0, #0x0                   	// #0
  403ec8:	ldp	x19, x20, [sp, #16]
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	ldr	x23, [sp, #48]
  403ed4:	ldp	x29, x30, [sp], #128
  403ed8:	ret
  403edc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403ee0:	add	x0, x0, #0x960
  403ee4:	bl	402ab8 <feof@plt+0xe48>
  403ee8:	mov	w0, #0x0                   	// #0
  403eec:	ldp	x19, x20, [sp, #16]
  403ef0:	ldp	x21, x22, [sp, #32]
  403ef4:	ldr	x23, [sp, #48]
  403ef8:	ldp	x29, x30, [sp], #128
  403efc:	ret
  403f00:	mov	w0, #0x1                   	// #1
  403f04:	bl	402b98 <feof@plt+0xf28>
  403f08:	add	x0, sp, #0x70
  403f0c:	bl	401950 <wait@plt>
  403f10:	cmp	w19, w0
  403f14:	b.eq	403ec4 <feof@plt+0x2254>  // b.none
  403f18:	b	403edc <feof@plt+0x226c>
  403f1c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403f20:	add	x0, x0, #0x910
  403f24:	bl	402ab8 <feof@plt+0xe48>
  403f28:	mov	w0, #0x0                   	// #0
  403f2c:	ldp	x19, x20, [sp, #16]
  403f30:	ldp	x21, x22, [sp, #32]
  403f34:	ldr	x23, [sp, #48]
  403f38:	ldp	x29, x30, [sp], #128
  403f3c:	ret
  403f40:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403f44:	add	x0, x0, #0x908
  403f48:	bl	402ab8 <feof@plt+0xe48>
  403f4c:	b	403e44 <feof@plt+0x21d4>
  403f50:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403f54:	add	x0, x0, #0x668
  403f58:	bl	402ab8 <feof@plt+0xe48>
  403f5c:	b	403e68 <feof@plt+0x21f8>
  403f60:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f64:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  403f68:	add	x1, x1, #0x930
  403f6c:	mov	w2, #0x1                   	// #1
  403f70:	ldr	x0, [x0, #3752]
  403f74:	bl	4018b0 <fprintf@plt>
  403f78:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403f7c:	add	x0, x0, #0x958
  403f80:	bl	402ab8 <feof@plt+0xe48>
  403f84:	b	403e84 <feof@plt+0x2214>
  403f88:	cbz	w1, 403f90 <feof@plt+0x2320>
  403f8c:	bl	402b98 <feof@plt+0xf28>
  403f90:	ldr	w0, [sp, #76]
  403f94:	bl	401b50 <close@plt>
  403f98:	tbnz	w0, #31, 40400c <feof@plt+0x239c>
  403f9c:	cmp	w23, #0x1
  403fa0:	b.eq	40401c <feof@plt+0x23ac>  // b.none
  403fa4:	ldr	x0, [x20]
  403fa8:	mov	x1, x20
  403fac:	bl	401860 <execvp@plt>
  403fb0:	ldr	x1, [x20]
  403fb4:	add	x0, sp, #0x50
  403fb8:	bl	404de0 <feof@plt+0x3170>
  403fbc:	bl	401ac0 <__errno_location@plt>
  403fc0:	ldr	w0, [x0]
  403fc4:	bl	401980 <strerror@plt>
  403fc8:	mov	x1, x0
  403fcc:	add	x0, sp, #0x60
  403fd0:	bl	404de0 <feof@plt+0x3170>
  403fd4:	add	x0, sp, #0x70
  403fd8:	mov	x1, #0x0                   	// #0
  403fdc:	bl	404de0 <feof@plt+0x3170>
  403fe0:	add	x3, sp, #0x70
  403fe4:	add	x2, sp, #0x60
  403fe8:	add	x1, sp, #0x50
  403fec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  403ff0:	add	x0, x0, #0x918
  403ff4:	bl	405238 <feof@plt+0x35c8>
  403ff8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ffc:	ldr	x0, [x0, #3752]
  404000:	bl	401a90 <fflush@plt>
  404004:	mov	w0, #0x1                   	// #1
  404008:	bl	401bf0 <exit@plt>
  40400c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  404010:	add	x0, x0, #0x668
  404014:	bl	402ab8 <feof@plt+0xe48>
  404018:	b	403f9c <feof@plt+0x232c>
  40401c:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404020:	add	x19, x19, #0xeb8
  404024:	mov	w1, #0x180                 	// #384
  404028:	ldr	x0, [x19, #64]
  40402c:	bl	4019c0 <creat@plt>
  404030:	mov	w1, w0
  404034:	cmp	w0, #0x1
  404038:	b.eq	404044 <feof@plt+0x23d4>  // b.none
  40403c:	mov	w0, w23
  404040:	bl	402b98 <feof@plt+0xf28>
  404044:	ldr	x0, [x19, #96]
  404048:	mov	w1, #0x180                 	// #384
  40404c:	bl	4019c0 <creat@plt>
  404050:	mov	w1, w0
  404054:	cmp	w0, #0x2
  404058:	b.eq	403fa4 <feof@plt+0x2334>  // b.none
  40405c:	mov	w0, #0x2                   	// #2
  404060:	bl	402b98 <feof@plt+0xf28>
  404064:	b	403fa4 <feof@plt+0x2334>
  404068:	stp	x29, x30, [sp, #-112]!
  40406c:	mov	x29, sp
  404070:	stp	x19, x20, [sp, #16]
  404074:	mov	w19, w1
  404078:	mov	x20, x2
  40407c:	stp	x21, x22, [sp, #32]
  404080:	mov	x22, x0
  404084:	add	x0, sp, #0x60
  404088:	stp	x23, x24, [sp, #48]
  40408c:	stp	x25, x26, [sp, #64]
  404090:	str	x27, [sp, #80]
  404094:	bl	40b1f8 <_ZdlPvm@@Base+0xc00>
  404098:	cmp	w19, #0x0
  40409c:	b.le	4040f8 <feof@plt+0x2488>
  4040a0:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  4040a4:	sub	w1, w19, #0x1
  4040a8:	add	x0, x20, #0x8
  4040ac:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  4040b0:	ldr	w24, [x2, #588]
  4040b4:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1a08>
  4040b8:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1a08>
  4040bc:	add	x25, x0, w1, uxtw #3
  4040c0:	add	x23, x23, #0x978
  4040c4:	add	x27, x27, #0x988
  4040c8:	add	x26, x26, #0x980
  4040cc:	mov	x21, x20
  4040d0:	ldr	x0, [x21]
  4040d4:	mov	x1, x23
  4040d8:	bl	401b60 <strcmp@plt>
  4040dc:	cbnz	w0, 4040ec <feof@plt+0x247c>
  4040e0:	cmp	w24, #0x0
  4040e4:	csel	x0, x26, x27, eq  // eq = none
  4040e8:	str	x0, [x21]
  4040ec:	add	x21, x21, #0x8
  4040f0:	cmp	x21, x25
  4040f4:	b.ne	4040d0 <feof@plt+0x2460>  // b.any
  4040f8:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040fc:	add	x21, x21, #0xeb8
  404100:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  404104:	add	x4, x4, #0x968
  404108:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  40410c:	add	x2, x2, #0x970
  404110:	ldr	w3, [x21, #104]
  404114:	sub	w19, w19, w3
  404118:	add	x1, x20, w3, sxtw #3
  40411c:	mov	w0, w19
  404120:	str	x4, [x20, w3, sxtw #3]
  404124:	bl	403c18 <feof@plt+0x1fa8>
  404128:	mov	x20, x0
  40412c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  404130:	add	w23, w19, #0x1
  404134:	add	x1, x1, #0x990
  404138:	add	x0, sp, #0x60
  40413c:	bl	40b438 <_ZdlPvm@@Base+0xe40>
  404140:	ldr	x1, [x21, #112]
  404144:	add	x0, sp, #0x60
  404148:	bl	40b5a8 <_ZdlPvm@@Base+0xfb0>
  40414c:	ldp	w2, w0, [sp, #104]
  404150:	cmp	w2, w0
  404154:	b.ge	4041e8 <feof@plt+0x2578>  // b.tcont
  404158:	ldr	x3, [sp, #96]
  40415c:	add	w0, w2, #0x1
  404160:	str	w0, [sp, #104]
  404164:	mov	x1, x20
  404168:	mov	w0, w23
  40416c:	strb	wzr, [x3, w2, sxtw]
  404170:	ldr	x2, [sp, #96]
  404174:	bl	403ce0 <feof@plt+0x2070>
  404178:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  40417c:	mov	x3, x0
  404180:	add	w2, w19, #0x2
  404184:	ldr	w0, [x1, #588]
  404188:	cbnz	w0, 4041b0 <feof@plt+0x2540>
  40418c:	mov	w0, w2
  404190:	mov	x1, x3
  404194:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404198:	add	x2, x2, #0x9a8
  40419c:	bl	403ce0 <feof@plt+0x2070>
  4041a0:	ldr	w1, [x21, #120]
  4041a4:	mov	x3, x0
  4041a8:	add	w2, w19, #0x3
  4041ac:	cbnz	w1, 4041f8 <feof@plt+0x2588>
  4041b0:	mov	x0, x22
  4041b4:	mov	w1, #0x0                   	// #0
  4041b8:	bl	403e18 <feof@plt+0x21a8>
  4041bc:	mov	w19, w0
  4041c0:	add	x0, sp, #0x60
  4041c4:	bl	40b3c0 <_ZdlPvm@@Base+0xdc8>
  4041c8:	mov	w0, w19
  4041cc:	ldp	x19, x20, [sp, #16]
  4041d0:	ldp	x21, x22, [sp, #32]
  4041d4:	ldp	x23, x24, [sp, #48]
  4041d8:	ldp	x25, x26, [sp, #64]
  4041dc:	ldr	x27, [sp, #80]
  4041e0:	ldp	x29, x30, [sp], #112
  4041e4:	ret
  4041e8:	add	x0, sp, #0x60
  4041ec:	bl	40b570 <_ZdlPvm@@Base+0xf78>
  4041f0:	ldr	w2, [sp, #104]
  4041f4:	b	404158 <feof@plt+0x24e8>
  4041f8:	mov	x1, x0
  4041fc:	mov	w0, w2
  404200:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404204:	add	x2, x2, #0x9b8
  404208:	bl	403ce0 <feof@plt+0x2070>
  40420c:	add	w2, w19, #0x4
  404210:	mov	x3, x0
  404214:	b	4041b0 <feof@plt+0x2540>
  404218:	mov	x19, x0
  40421c:	add	x0, sp, #0x60
  404220:	bl	40b3c0 <_ZdlPvm@@Base+0xdc8>
  404224:	mov	x0, x19
  404228:	bl	401c10 <_Unwind_Resume@plt>
  40422c:	nop
  404230:	stp	x29, x30, [sp, #-128]!
  404234:	mov	x29, sp
  404238:	stp	x19, x20, [sp, #16]
  40423c:	mov	w19, w1
  404240:	mov	x20, x2
  404244:	stp	x21, x22, [sp, #32]
  404248:	stp	x23, x24, [sp, #48]
  40424c:	mov	x23, x0
  404250:	add	x0, sp, #0x70
  404254:	stp	x25, x26, [sp, #64]
  404258:	str	x27, [sp, #80]
  40425c:	bl	40b1f8 <_ZdlPvm@@Base+0xc00>
  404260:	cmp	w19, #0x0
  404264:	b.le	4042c4 <feof@plt+0x2654>
  404268:	sub	w22, w19, #0x1
  40426c:	add	x0, x20, #0x8
  404270:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1a08>
  404274:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1a08>
  404278:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1a08>
  40427c:	add	x22, x0, w22, uxtw #3
  404280:	add	x26, x26, #0x988
  404284:	add	x25, x25, #0x978
  404288:	mov	x21, x20
  40428c:	add	x24, x24, #0x980
  404290:	ldr	x27, [x21]
  404294:	mov	x1, x26
  404298:	mov	x0, x27
  40429c:	bl	401b60 <strcmp@plt>
  4042a0:	cbz	w0, 4042b4 <feof@plt+0x2644>
  4042a4:	mov	x0, x27
  4042a8:	mov	x1, x24
  4042ac:	bl	401b60 <strcmp@plt>
  4042b0:	cbnz	w0, 4042b8 <feof@plt+0x2648>
  4042b4:	str	x25, [x21]
  4042b8:	add	x21, x21, #0x8
  4042bc:	cmp	x21, x22
  4042c0:	b.ne	404290 <feof@plt+0x2620>  // b.any
  4042c4:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042c8:	add	x21, x21, #0xeb8
  4042cc:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  4042d0:	add	x4, x4, #0x968
  4042d4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  4042d8:	add	x2, x2, #0x9c0
  4042dc:	ldr	w3, [x21, #104]
  4042e0:	sub	w19, w19, w3
  4042e4:	add	x1, x20, w3, sxtw #3
  4042e8:	mov	w0, w19
  4042ec:	str	x4, [x20, w3, sxtw #3]
  4042f0:	bl	403ce0 <feof@plt+0x2070>
  4042f4:	mov	x20, x0
  4042f8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  4042fc:	add	w22, w19, #0x1
  404300:	add	x1, x1, #0x990
  404304:	add	x0, sp, #0x70
  404308:	bl	40b438 <_ZdlPvm@@Base+0xe40>
  40430c:	ldr	x1, [x21, #112]
  404310:	add	x0, sp, #0x70
  404314:	bl	40b5a8 <_ZdlPvm@@Base+0xfb0>
  404318:	ldp	w2, w0, [sp, #120]
  40431c:	cmp	w2, w0
  404320:	b.ge	4043f4 <feof@plt+0x2784>  // b.tcont
  404324:	ldr	x3, [sp, #112]
  404328:	add	w0, w2, #0x1
  40432c:	str	w0, [sp, #120]
  404330:	mov	x1, x20
  404334:	mov	w0, w22
  404338:	strb	wzr, [x3, w2, sxtw]
  40433c:	ldr	x2, [sp, #112]
  404340:	bl	403ce0 <feof@plt+0x2070>
  404344:	mov	x1, x0
  404348:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  40434c:	add	w0, w19, #0x2
  404350:	add	x2, x2, #0x9d0
  404354:	bl	403ce0 <feof@plt+0x2070>
  404358:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  40435c:	mov	x1, x0
  404360:	add	w20, w19, #0x3
  404364:	ldr	w0, [x2, #588]
  404368:	cbnz	w0, 404390 <feof@plt+0x2720>
  40436c:	ldr	w0, [x21, #120]
  404370:	cbnz	w0, 4043d4 <feof@plt+0x2764>
  404374:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404378:	mov	w0, w20
  40437c:	add	x2, x2, #0x9b8
  404380:	bl	403ce0 <feof@plt+0x2070>
  404384:	add	w20, w20, #0x1
  404388:	mov	x1, x0
  40438c:	str	x0, [sp, #104]
  404390:	mov	x3, x1
  404394:	mov	w2, w20
  404398:	mov	x0, x23
  40439c:	mov	w1, #0x1                   	// #1
  4043a0:	bl	403e18 <feof@plt+0x21a8>
  4043a4:	str	w0, [sp, #104]
  4043a8:	add	x0, sp, #0x70
  4043ac:	ldr	w19, [sp, #104]
  4043b0:	bl	40b3c0 <_ZdlPvm@@Base+0xdc8>
  4043b4:	ldp	x21, x22, [sp, #32]
  4043b8:	mov	w0, w19
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldp	x23, x24, [sp, #48]
  4043c4:	ldp	x25, x26, [sp, #64]
  4043c8:	ldr	x27, [sp, #80]
  4043cc:	ldp	x29, x30, [sp], #128
  4043d0:	ret
  4043d4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  4043d8:	mov	w0, w20
  4043dc:	add	x2, x2, #0x9a8
  4043e0:	bl	403ce0 <feof@plt+0x2070>
  4043e4:	add	w20, w19, #0x4
  4043e8:	mov	x1, x0
  4043ec:	str	x0, [sp, #104]
  4043f0:	b	404374 <feof@plt+0x2704>
  4043f4:	add	x0, sp, #0x70
  4043f8:	bl	40b570 <_ZdlPvm@@Base+0xf78>
  4043fc:	ldr	w2, [sp, #120]
  404400:	b	404324 <feof@plt+0x26b4>
  404404:	str	x0, [sp, #104]
  404408:	add	x0, sp, #0x70
  40440c:	ldr	x19, [sp, #104]
  404410:	bl	40b3c0 <_ZdlPvm@@Base+0xdc8>
  404414:	mov	x0, x19
  404418:	bl	401c10 <_Unwind_Resume@plt>
  40441c:	nop
  404420:	stp	x29, x30, [sp, #-48]!
  404424:	mov	x2, #0x1                   	// #1
  404428:	mov	x29, sp
  40442c:	add	x1, sp, #0x2f
  404430:	str	x19, [sp, #16]
  404434:	mov	x19, x0
  404438:	mov	w0, #0x0                   	// #0
  40443c:	bl	401970 <read@plt>
  404440:	cmp	x0, #0x1
  404444:	b.eq	404460 <feof@plt+0x27f0>  // b.none
  404448:	mov	w1, #0x1                   	// #1
  40444c:	mov	w0, #0xff                  	// #255
  404450:	str	w1, [x19, #20]
  404454:	ldr	x19, [sp, #16]
  404458:	ldp	x29, x30, [sp], #48
  40445c:	ret
  404460:	ldr	w1, [x19, #16]
  404464:	ldrb	w0, [sp, #47]
  404468:	cbnz	w1, 40448c <feof@plt+0x281c>
  40446c:	cmp	w0, #0xa
  404470:	b.ne	404454 <feof@plt+0x27e4>  // b.any
  404474:	ldr	w1, [x19, #32]
  404478:	add	w1, w1, #0x1
  40447c:	str	w1, [x19, #32]
  404480:	ldr	x19, [sp, #16]
  404484:	ldp	x29, x30, [sp], #48
  404488:	ret
  40448c:	bl	4019e0 <putchar@plt>
  404490:	ldrb	w0, [sp, #47]
  404494:	b	40446c <feof@plt+0x27fc>
  404498:	stp	x29, x30, [sp, #-32]!
  40449c:	mov	x29, sp
  4044a0:	stp	x19, x20, [sp, #16]
  4044a4:	mov	x19, x0
  4044a8:	mov	x20, x1
  4044ac:	mov	x0, #0x1000                	// #4096
  4044b0:	bl	401b90 <malloc@plt>
  4044b4:	str	x0, [x19]
  4044b8:	cbz	x0, 404538 <feof@plt+0x28c8>
  4044bc:	ldrb	w0, [x20]
  4044c0:	mov	w1, #0x1                   	// #1
  4044c4:	stp	xzr, xzr, [x19, #8]
  4044c8:	str	w1, [x19, #32]
  4044cc:	cbnz	w0, 4044dc <feof@plt+0x286c>
  4044d0:	ldp	x19, x20, [sp, #16]
  4044d4:	ldp	x29, x30, [sp], #32
  4044d8:	ret
  4044dc:	mov	w0, #0x0                   	// #0
  4044e0:	bl	401ad0 <dup@plt>
  4044e4:	str	w0, [x19, #36]
  4044e8:	tbnz	w0, #31, 404528 <feof@plt+0x28b8>
  4044ec:	mov	w0, #0x0                   	// #0
  4044f0:	bl	401b50 <close@plt>
  4044f4:	mov	x0, x20
  4044f8:	mov	w1, #0x0                   	// #0
  4044fc:	bl	4018d0 <open@plt>
  404500:	cbnz	w0, 404514 <feof@plt+0x28a4>
  404504:	str	x20, [x19, #24]
  404508:	ldp	x19, x20, [sp, #16]
  40450c:	ldp	x29, x30, [sp], #32
  404510:	ret
  404514:	ldp	x19, x20, [sp, #16]
  404518:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40451c:	ldp	x29, x30, [sp], #32
  404520:	add	x0, x0, #0xf10
  404524:	b	402ab8 <feof@plt+0xe48>
  404528:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40452c:	add	x0, x0, #0xf00
  404530:	bl	402ab8 <feof@plt+0xe48>
  404534:	b	4044ec <feof@plt+0x287c>
  404538:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40453c:	add	x0, x0, #0x8e8
  404540:	bl	402ab8 <feof@plt+0xe48>
  404544:	b	4044bc <feof@plt+0x284c>
  404548:	stp	x29, x30, [sp, #-32]!
  40454c:	mov	x29, sp
  404550:	str	x19, [sp, #16]
  404554:	mov	x19, x0
  404558:	ldr	x0, [x0]
  40455c:	cbz	x0, 404564 <feof@plt+0x28f4>
  404560:	bl	401920 <free@plt>
  404564:	mov	w0, #0x0                   	// #0
  404568:	bl	401b50 <close@plt>
  40456c:	ldr	w0, [x19, #36]
  404570:	bl	401ad0 <dup@plt>
  404574:	tbnz	w0, #31, 40458c <feof@plt+0x291c>
  404578:	ldr	w0, [x19, #36]
  40457c:	bl	401b50 <close@plt>
  404580:	ldr	x19, [sp, #16]
  404584:	ldp	x29, x30, [sp], #32
  404588:	ret
  40458c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  404590:	add	x0, x0, #0xf30
  404594:	bl	402ab8 <feof@plt+0xe48>
  404598:	ldr	w0, [x19, #36]
  40459c:	bl	401b50 <close@plt>
  4045a0:	ldr	x19, [sp, #16]
  4045a4:	ldp	x29, x30, [sp], #32
  4045a8:	ret
  4045ac:	nop
  4045b0:	stp	x29, x30, [sp, #-16]!
  4045b4:	mov	x29, sp
  4045b8:	bl	401bf0 <exit@plt>
  4045bc:	nop
  4045c0:	ldr	w2, [x0, #8]
  4045c4:	mov	x1, x0
  4045c8:	cmp	w2, #0x0
  4045cc:	b.le	4045e4 <feof@plt+0x2974>
  4045d0:	ldr	x0, [x0]
  4045d4:	sub	w2, w2, #0x1
  4045d8:	str	w2, [x1, #8]
  4045dc:	ldrb	w0, [x0, w2, sxtw]
  4045e0:	ret
  4045e4:	b	404420 <feof@plt+0x27b0>
  4045e8:	stp	x29, x30, [sp, #-32]!
  4045ec:	mov	x29, sp
  4045f0:	stp	x19, x20, [sp, #16]
  4045f4:	and	w19, w1, #0xff
  4045f8:	ldr	w1, [x0, #8]
  4045fc:	cmp	w1, #0xfff
  404600:	b.gt	404628 <feof@plt+0x29b8>
  404604:	ldr	x2, [x0]
  404608:	strb	w19, [x2, w1, sxtw]
  40460c:	ldr	w1, [x0, #8]
  404610:	add	w1, w1, #0x1
  404614:	str	w1, [x0, #8]
  404618:	mov	w0, w19
  40461c:	ldp	x19, x20, [sp, #16]
  404620:	ldp	x29, x30, [sp], #32
  404624:	ret
  404628:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40462c:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  404630:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404634:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  404638:	ldr	x0, [x20, #3752]
  40463c:	add	x4, x4, #0xf40
  404640:	add	x2, x2, #0xf88
  404644:	add	x1, x1, #0xfa8
  404648:	mov	w3, #0x93                  	// #147
  40464c:	bl	4018b0 <fprintf@plt>
  404650:	cbz	w0, 404618 <feof@plt+0x29a8>
  404654:	ldr	x0, [x20, #3752]
  404658:	bl	401a90 <fflush@plt>
  40465c:	cbz	w0, 404618 <feof@plt+0x29a8>
  404660:	mov	w0, #0x1                   	// #1
  404664:	bl	401bf0 <exit@plt>
  404668:	stp	x29, x30, [sp, #-32]!
  40466c:	mov	x29, sp
  404670:	str	x19, [sp, #16]
  404674:	mov	x19, x0
  404678:	b	4046ac <feof@plt+0x2a3c>
  40467c:	ldr	x0, [x19]
  404680:	str	w1, [x19, #8]
  404684:	ldrb	w1, [x0, w1, sxtw]
  404688:	mov	x0, x19
  40468c:	bl	4045e8 <feof@plt+0x2978>
  404690:	and	w1, w0, #0xff
  404694:	cmp	w1, #0xa
  404698:	mov	x0, x19
  40469c:	b.eq	4046e0 <feof@plt+0x2a70>  // b.none
  4046a0:	ldr	w1, [x19, #20]
  4046a4:	cbnz	w1, 4046e0 <feof@plt+0x2a70>
  4046a8:	bl	4045c0 <feof@plt+0x2950>
  4046ac:	ldr	w0, [x19, #8]
  4046b0:	sub	w1, w0, #0x1
  4046b4:	cmp	w0, #0x0
  4046b8:	b.gt	40467c <feof@plt+0x2a0c>
  4046bc:	mov	x0, x19
  4046c0:	bl	404420 <feof@plt+0x27b0>
  4046c4:	and	w1, w0, #0xff
  4046c8:	mov	x0, x19
  4046cc:	bl	4045e8 <feof@plt+0x2978>
  4046d0:	and	w1, w0, #0xff
  4046d4:	cmp	w1, #0xa
  4046d8:	mov	x0, x19
  4046dc:	b.ne	4046a0 <feof@plt+0x2a30>  // b.any
  4046e0:	ldr	x19, [sp, #16]
  4046e4:	ldp	x29, x30, [sp], #32
  4046e8:	ret
  4046ec:	nop
  4046f0:	stp	x29, x30, [sp, #-32]!
  4046f4:	mov	x29, sp
  4046f8:	str	x19, [sp, #16]
  4046fc:	mov	x19, x0
  404700:	b	404760 <feof@plt+0x2af0>
  404704:	ldr	x1, [x19]
  404708:	sub	w0, w0, #0x1
  40470c:	str	w0, [x19, #8]
  404710:	ldrb	w1, [x1, w0, sxtw]
  404714:	mov	x0, x19
  404718:	bl	4045e8 <feof@plt+0x2978>
  40471c:	and	w0, w0, #0xff
  404720:	sub	w1, w0, #0x9
  404724:	cmp	w0, #0x20
  404728:	and	w0, w1, #0xff
  40472c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404730:	b.hi	404798 <feof@plt+0x2b28>  // b.pmore
  404734:	ldr	w0, [x19, #20]
  404738:	cbnz	w0, 4047c8 <feof@plt+0x2b58>
  40473c:	ldr	w0, [x19, #8]
  404740:	cmp	w0, #0x0
  404744:	b.le	4047d4 <feof@plt+0x2b64>
  404748:	ldr	x1, [x19]
  40474c:	sub	w0, w0, #0x1
  404750:	str	w0, [x19, #8]
  404754:	ldrb	w0, [x1, w0, sxtw]
  404758:	cmp	w0, #0x23
  40475c:	b.eq	4047e8 <feof@plt+0x2b78>  // b.none
  404760:	ldr	w0, [x19, #8]
  404764:	cmp	w0, #0x0
  404768:	b.gt	404704 <feof@plt+0x2a94>
  40476c:	mov	x0, x19
  404770:	bl	404420 <feof@plt+0x27b0>
  404774:	and	w1, w0, #0xff
  404778:	mov	x0, x19
  40477c:	bl	4045e8 <feof@plt+0x2978>
  404780:	and	w0, w0, #0xff
  404784:	sub	w1, w0, #0x9
  404788:	cmp	w0, #0x20
  40478c:	and	w0, w1, #0xff
  404790:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404794:	b.ls	404734 <feof@plt+0x2ac4>  // b.plast
  404798:	ldr	w0, [x19, #8]
  40479c:	cmp	w0, #0x0
  4047a0:	b.le	4047f4 <feof@plt+0x2b84>
  4047a4:	ldr	x1, [x19]
  4047a8:	sub	w0, w0, #0x1
  4047ac:	str	w0, [x19, #8]
  4047b0:	ldrb	w1, [x1, w0, sxtw]
  4047b4:	mov	x0, x19
  4047b8:	bl	4045e8 <feof@plt+0x2978>
  4047bc:	and	w0, w0, #0xff
  4047c0:	cmp	w0, #0x23
  4047c4:	b.eq	404734 <feof@plt+0x2ac4>  // b.none
  4047c8:	ldr	x19, [sp, #16]
  4047cc:	ldp	x29, x30, [sp], #32
  4047d0:	ret
  4047d4:	mov	x0, x19
  4047d8:	bl	404420 <feof@plt+0x27b0>
  4047dc:	and	w0, w0, #0xff
  4047e0:	cmp	w0, #0x23
  4047e4:	b.ne	404760 <feof@plt+0x2af0>  // b.any
  4047e8:	mov	x0, x19
  4047ec:	bl	404668 <feof@plt+0x29f8>
  4047f0:	b	404760 <feof@plt+0x2af0>
  4047f4:	mov	x0, x19
  4047f8:	bl	404420 <feof@plt+0x27b0>
  4047fc:	and	w1, w0, #0xff
  404800:	b	4047b4 <feof@plt+0x2b44>
  404804:	nop
  404808:	stp	x29, x30, [sp, #-112]!
  40480c:	mov	x29, sp
  404810:	stp	x19, x20, [sp, #16]
  404814:	mov	x19, x0
  404818:	mov	x0, x1
  40481c:	stp	x21, x22, [sp, #32]
  404820:	mov	x22, x1
  404824:	bl	4018a0 <strlen@plt>
  404828:	str	x0, [sp, #104]
  40482c:	cmp	w0, #0x0
  404830:	b.le	404a0c <feof@plt+0x2d9c>
  404834:	mov	x20, #0x0                   	// #0
  404838:	stp	x23, x24, [sp, #48]
  40483c:	mov	w24, w0
  404840:	stp	x25, x26, [sp, #64]
  404844:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1a08>
  404848:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1a08>
  40484c:	add	x26, x26, #0xfb8
  404850:	add	x25, x25, #0xf88
  404854:	stp	x27, x28, [sp, #80]
  404858:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1a08>
  40485c:	b	4048dc <feof@plt+0x2c6c>
  404860:	ldr	x1, [x19]
  404864:	sub	w0, w0, #0x1
  404868:	str	w0, [x19, #8]
  40486c:	ldrb	w1, [x1, w0, sxtw]
  404870:	mov	x0, x19
  404874:	bl	4045e8 <feof@plt+0x2978>
  404878:	ldrb	w1, [x22, x20]
  40487c:	cmp	w1, w0, uxtb
  404880:	b.ne	404910 <feof@plt+0x2ca0>  // b.any
  404884:	ldr	w0, [x19, #8]
  404888:	cmp	w0, #0x0
  40488c:	b.le	404990 <feof@plt+0x2d20>
  404890:	ldr	x1, [x19]
  404894:	sub	w0, w0, #0x1
  404898:	str	w0, [x19, #8]
  40489c:	ldrb	w0, [x1, w0, sxtw]
  4048a0:	ldrb	w1, [x22, x20]
  4048a4:	cmp	w1, w0
  4048a8:	b.eq	4048cc <feof@plt+0x2c5c>  // b.none
  4048ac:	adrp	x28, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048b0:	mov	x4, x26
  4048b4:	mov	x2, x25
  4048b8:	add	x1, x27, #0xfa8
  4048bc:	ldr	x0, [x28, #3752]
  4048c0:	mov	w3, #0xc9                  	// #201
  4048c4:	bl	4018b0 <fprintf@plt>
  4048c8:	cbnz	w0, 4049a0 <feof@plt+0x2d30>
  4048cc:	add	x20, x20, #0x1
  4048d0:	add	w23, w23, #0x1
  4048d4:	cmp	w24, w20
  4048d8:	b.le	4049c0 <feof@plt+0x2d50>
  4048dc:	ldr	w0, [x19, #8]
  4048e0:	mov	w23, w20
  4048e4:	mov	w21, w20
  4048e8:	cmp	w0, #0x0
  4048ec:	b.gt	404860 <feof@plt+0x2bf0>
  4048f0:	mov	x0, x19
  4048f4:	bl	404420 <feof@plt+0x27b0>
  4048f8:	and	w1, w0, #0xff
  4048fc:	mov	x0, x19
  404900:	bl	4045e8 <feof@plt+0x2978>
  404904:	ldrb	w1, [x22, x20]
  404908:	cmp	w1, w0, uxtb
  40490c:	b.eq	404884 <feof@plt+0x2c14>  // b.none
  404910:	sub	w21, w21, #0x1
  404914:	cmn	w21, #0x1
  404918:	b.eq	4049ec <feof@plt+0x2d7c>  // b.none
  40491c:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1a08>
  404920:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  404924:	sxtw	x20, w21
  404928:	add	x24, x24, #0xfb8
  40492c:	add	x23, x23, #0xf88
  404930:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1a08>
  404934:	b	404944 <feof@plt+0x2cd4>
  404938:	sub	x20, x20, #0x1
  40493c:	cmn	w20, #0x1
  404940:	b.eq	4049ec <feof@plt+0x2d7c>  // b.none
  404944:	ldrb	w1, [x22, x20]
  404948:	mov	x0, x19
  40494c:	bl	4045e8 <feof@plt+0x2978>
  404950:	ldrb	w1, [x22, x20]
  404954:	cmp	w1, w0, uxtb
  404958:	b.eq	404938 <feof@plt+0x2cc8>  // b.none
  40495c:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404960:	mov	x4, x24
  404964:	mov	x2, x23
  404968:	add	x1, x25, #0xfa8
  40496c:	ldr	x0, [x21, #3752]
  404970:	mov	w3, #0xd3                  	// #211
  404974:	bl	4018b0 <fprintf@plt>
  404978:	cbz	w0, 404938 <feof@plt+0x2cc8>
  40497c:	ldr	x0, [x21, #3752]
  404980:	bl	401a90 <fflush@plt>
  404984:	cbz	w0, 404938 <feof@plt+0x2cc8>
  404988:	mov	w0, #0x1                   	// #1
  40498c:	bl	401bf0 <exit@plt>
  404990:	mov	x0, x19
  404994:	bl	404420 <feof@plt+0x27b0>
  404998:	and	w0, w0, #0xff
  40499c:	b	4048a0 <feof@plt+0x2c30>
  4049a0:	ldr	x0, [x28, #3752]
  4049a4:	bl	401a90 <fflush@plt>
  4049a8:	cbnz	w0, 404988 <feof@plt+0x2d18>
  4049ac:	add	x20, x20, #0x1
  4049b0:	add	w23, w23, #0x1
  4049b4:	cmp	w24, w20
  4049b8:	b.gt	4048dc <feof@plt+0x2c6c>
  4049bc:	nop
  4049c0:	ldr	w0, [sp, #104]
  4049c4:	cmp	w0, w23
  4049c8:	b.ne	40491c <feof@plt+0x2cac>  // b.any
  4049cc:	ldp	x23, x24, [sp, #48]
  4049d0:	mov	w0, #0x1                   	// #1
  4049d4:	ldp	x25, x26, [sp, #64]
  4049d8:	ldp	x27, x28, [sp, #80]
  4049dc:	ldp	x19, x20, [sp, #16]
  4049e0:	ldp	x21, x22, [sp, #32]
  4049e4:	ldp	x29, x30, [sp], #112
  4049e8:	ret
  4049ec:	ldp	x23, x24, [sp, #48]
  4049f0:	ldp	x25, x26, [sp, #64]
  4049f4:	ldp	x27, x28, [sp, #80]
  4049f8:	mov	w0, #0x0                   	// #0
  4049fc:	ldp	x19, x20, [sp, #16]
  404a00:	ldp	x21, x22, [sp, #32]
  404a04:	ldp	x29, x30, [sp], #112
  404a08:	ret
  404a0c:	b.ne	4049f8 <feof@plt+0x2d88>  // b.any
  404a10:	mov	w0, #0x1                   	// #1
  404a14:	b	4049dc <feof@plt+0x2d6c>
  404a18:	stp	x29, x30, [sp, #-48]!
  404a1c:	mov	x29, sp
  404a20:	ldr	w1, [x0, #8]
  404a24:	stp	x19, x20, [sp, #16]
  404a28:	cmp	w1, #0x0
  404a2c:	stp	x21, x22, [sp, #32]
  404a30:	mov	x21, x0
  404a34:	b.le	404b78 <feof@plt+0x2f08>
  404a38:	ldr	x0, [x0]
  404a3c:	sub	w1, w1, #0x1
  404a40:	str	w1, [x21, #8]
  404a44:	ldrb	w20, [x0, w1, sxtw]
  404a48:	sub	w0, w20, #0x9
  404a4c:	cmp	w20, #0x20
  404a50:	and	w0, w0, #0xff
  404a54:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404a58:	b.hi	404a8c <feof@plt+0x2e1c>  // b.pmore
  404a5c:	ldr	w0, [x21, #8]
  404a60:	cmp	w0, #0x0
  404a64:	b.le	404b28 <feof@plt+0x2eb8>
  404a68:	ldr	x1, [x21]
  404a6c:	sub	w0, w0, #0x1
  404a70:	str	w0, [x21, #8]
  404a74:	ldrb	w20, [x1, w0, sxtw]
  404a78:	sub	w0, w20, #0x9
  404a7c:	cmp	w20, #0x20
  404a80:	and	w0, w0, #0xff
  404a84:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404a88:	b.ls	404a5c <feof@plt+0x2dec>  // b.plast
  404a8c:	cmp	w20, #0x2d
  404a90:	mov	w22, #0x1                   	// #1
  404a94:	b.eq	404b84 <feof@plt+0x2f14>  // b.none
  404a98:	sub	w0, w20, #0x30
  404a9c:	mov	w19, #0x0                   	// #0
  404aa0:	and	w1, w0, #0xff
  404aa4:	cmp	w1, #0x9
  404aa8:	b.ls	404ad0 <feof@plt+0x2e60>  // b.plast
  404aac:	b	404b00 <feof@plt+0x2e90>
  404ab0:	ldr	x0, [x21]
  404ab4:	sub	w1, w1, #0x1
  404ab8:	str	w1, [x21, #8]
  404abc:	ldrb	w20, [x0, w1, sxtw]
  404ac0:	sub	w0, w20, #0x30
  404ac4:	and	w1, w0, #0xff
  404ac8:	cmp	w1, #0x9
  404acc:	b.hi	404b00 <feof@plt+0x2e90>  // b.pmore
  404ad0:	ldr	w1, [x21, #8]
  404ad4:	add	w19, w19, w19, lsl #2
  404ad8:	cmp	w1, #0x0
  404adc:	add	w19, w0, w19, lsl #1
  404ae0:	b.gt	404ab0 <feof@plt+0x2e40>
  404ae4:	mov	x0, x21
  404ae8:	bl	404420 <feof@plt+0x27b0>
  404aec:	and	w20, w0, #0xff
  404af0:	sub	w0, w20, #0x30
  404af4:	and	w1, w0, #0xff
  404af8:	cmp	w1, #0x9
  404afc:	b.ls	404ad0 <feof@plt+0x2e60>  // b.plast
  404b00:	mov	x0, x21
  404b04:	mov	w1, w20
  404b08:	bl	4045e8 <feof@plt+0x2978>
  404b0c:	cmp	w20, w0, uxtb
  404b10:	b.ne	404b38 <feof@plt+0x2ec8>  // b.any
  404b14:	mul	w0, w22, w19
  404b18:	ldp	x19, x20, [sp, #16]
  404b1c:	ldp	x21, x22, [sp, #32]
  404b20:	ldp	x29, x30, [sp], #48
  404b24:	ret
  404b28:	mov	x0, x21
  404b2c:	bl	404420 <feof@plt+0x27b0>
  404b30:	and	w20, w0, #0xff
  404b34:	b	404a48 <feof@plt+0x2dd8>
  404b38:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b3c:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  404b40:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404b44:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  404b48:	ldr	x0, [x20, #3752]
  404b4c:	add	x4, x4, #0xfb8
  404b50:	add	x2, x2, #0xf88
  404b54:	add	x1, x1, #0xfa8
  404b58:	mov	w3, #0x10c                 	// #268
  404b5c:	bl	4018b0 <fprintf@plt>
  404b60:	cbz	w0, 404b14 <feof@plt+0x2ea4>
  404b64:	ldr	x0, [x20, #3752]
  404b68:	bl	401a90 <fflush@plt>
  404b6c:	cbz	w0, 404b14 <feof@plt+0x2ea4>
  404b70:	mov	w0, #0x1                   	// #1
  404b74:	bl	401bf0 <exit@plt>
  404b78:	bl	404420 <feof@plt+0x27b0>
  404b7c:	and	w20, w0, #0xff
  404b80:	b	404a48 <feof@plt+0x2dd8>
  404b84:	ldr	w0, [x21, #8]
  404b88:	cmp	w0, #0x0
  404b8c:	b.le	404ba8 <feof@plt+0x2f38>
  404b90:	ldr	x1, [x21]
  404b94:	sub	w0, w0, #0x1
  404b98:	str	w0, [x21, #8]
  404b9c:	mov	w22, #0xffffffff            	// #-1
  404ba0:	ldrb	w20, [x1, w0, sxtw]
  404ba4:	b	404a98 <feof@plt+0x2e28>
  404ba8:	mov	x0, x21
  404bac:	mov	w22, #0xffffffff            	// #-1
  404bb0:	bl	404420 <feof@plt+0x27b0>
  404bb4:	and	w20, w0, #0xff
  404bb8:	b	404a98 <feof@plt+0x2e28>
  404bbc:	nop
  404bc0:	stp	x29, x30, [sp, #-32]!
  404bc4:	mov	x29, sp
  404bc8:	stp	x19, x20, [sp, #16]
  404bcc:	mov	x20, x0
  404bd0:	bl	404a18 <feof@plt+0x2da8>
  404bd4:	mov	w19, w0
  404bd8:	ldr	w0, [x20, #8]
  404bdc:	cmp	w0, #0x0
  404be0:	b.le	404c14 <feof@plt+0x2fa4>
  404be4:	ldr	x1, [x20]
  404be8:	sub	w0, w0, #0x1
  404bec:	str	w0, [x20, #8]
  404bf0:	ldrb	w1, [x1, w0, sxtw]
  404bf4:	mov	x0, x20
  404bf8:	cmp	w1, #0x2e
  404bfc:	b.eq	404c2c <feof@plt+0x2fbc>  // b.none
  404c00:	bl	4045e8 <feof@plt+0x2978>
  404c04:	scvtf	d0, w19
  404c08:	ldp	x19, x20, [sp, #16]
  404c0c:	ldp	x29, x30, [sp], #32
  404c10:	ret
  404c14:	mov	x0, x20
  404c18:	bl	404420 <feof@plt+0x27b0>
  404c1c:	and	w1, w0, #0xff
  404c20:	mov	x0, x20
  404c24:	cmp	w1, #0x2e
  404c28:	b.ne	404c00 <feof@plt+0x2f90>  // b.any
  404c2c:	bl	404a18 <feof@plt+0x2da8>
  404c30:	cmp	w0, #0xa
  404c34:	b.le	404c70 <feof@plt+0x3000>
  404c38:	mov	w1, #0xa                   	// #10
  404c3c:	nop
  404c40:	add	w1, w1, w1, lsl #2
  404c44:	cmp	w0, w1, lsl #1
  404c48:	lsl	w1, w1, #1
  404c4c:	b.gt	404c40 <feof@plt+0x2fd0>
  404c50:	scvtf	d1, w1
  404c54:	scvtf	d0, w0
  404c58:	scvtf	d2, w19
  404c5c:	ldp	x19, x20, [sp, #16]
  404c60:	ldp	x29, x30, [sp], #32
  404c64:	fdiv	d1, d0, d1
  404c68:	fadd	d0, d1, d2
  404c6c:	ret
  404c70:	fmov	d1, #1.000000000000000000e+01
  404c74:	b	404c54 <feof@plt+0x2fe4>
  404c78:	mov	x12, #0x1020                	// #4128
  404c7c:	sub	sp, sp, x12
  404c80:	stp	x29, x30, [sp]
  404c84:	mov	x29, sp
  404c88:	ldr	w1, [x0, #8]
  404c8c:	stp	x19, x20, [sp, #16]
  404c90:	mov	x19, x0
  404c94:	cmp	w1, #0x0
  404c98:	b.le	404d9c <feof@plt+0x312c>
  404c9c:	ldr	x0, [x0]
  404ca0:	sub	w1, w1, #0x1
  404ca4:	str	w1, [x19, #8]
  404ca8:	ldrb	w1, [x0, w1, sxtw]
  404cac:	sub	w0, w1, #0x9
  404cb0:	cmp	w1, #0x20
  404cb4:	and	w2, w0, #0xff
  404cb8:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  404cbc:	b.hi	404cf0 <feof@plt+0x3080>  // b.pmore
  404cc0:	ldr	w0, [x19, #8]
  404cc4:	sub	w1, w0, #0x1
  404cc8:	cmp	w0, #0x0
  404ccc:	b.le	404d48 <feof@plt+0x30d8>
  404cd0:	ldr	x0, [x19]
  404cd4:	str	w1, [x19, #8]
  404cd8:	ldrb	w1, [x0, w1, sxtw]
  404cdc:	sub	w0, w1, #0x9
  404ce0:	cmp	w1, #0x20
  404ce4:	and	w2, w0, #0xff
  404ce8:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  404cec:	b.ls	404cc0 <feof@plt+0x3050>  // b.plast
  404cf0:	mov	x20, #0x0                   	// #0
  404cf4:	and	w0, w0, #0xff
  404cf8:	cmp	w1, #0x20
  404cfc:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404d00:	mov	w2, w20
  404d04:	b.hi	404d58 <feof@plt+0x30e8>  // b.pmore
  404d08:	add	x0, sp, #0x20
  404d0c:	strb	wzr, [x0, w2, sxtw]
  404d10:	bl	4018a0 <strlen@plt>
  404d14:	add	x19, x0, #0x1
  404d18:	mov	x0, x19
  404d1c:	bl	401b90 <malloc@plt>
  404d20:	mov	x2, x19
  404d24:	add	x1, sp, #0x20
  404d28:	mov	x19, x0
  404d2c:	bl	401840 <memcpy@plt>
  404d30:	mov	x0, x19
  404d34:	mov	x12, #0x1020                	// #4128
  404d38:	ldp	x29, x30, [sp]
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	add	sp, sp, x12
  404d44:	ret
  404d48:	mov	x0, x19
  404d4c:	bl	404420 <feof@plt+0x27b0>
  404d50:	and	w1, w0, #0xff
  404d54:	b	404cac <feof@plt+0x303c>
  404d58:	ldr	w0, [x19, #20]
  404d5c:	cbnz	w0, 404d08 <feof@plt+0x3098>
  404d60:	add	x0, sp, #0x20
  404d64:	strb	w1, [x0, x20]
  404d68:	ldr	w0, [x19, #8]
  404d6c:	sub	w1, w0, #0x1
  404d70:	cmp	w0, #0x0
  404d74:	b.le	404da8 <feof@plt+0x3138>
  404d78:	ldr	x0, [x19]
  404d7c:	str	w1, [x19, #8]
  404d80:	ldrb	w1, [x0, w1, sxtw]
  404d84:	add	x20, x20, #0x1
  404d88:	sub	w0, w1, #0x9
  404d8c:	cmp	x20, #0x1, lsl #12
  404d90:	b.ne	404cf4 <feof@plt+0x3084>  // b.any
  404d94:	mov	x19, #0x0                   	// #0
  404d98:	b	404d30 <feof@plt+0x30c0>
  404d9c:	bl	404420 <feof@plt+0x27b0>
  404da0:	and	w1, w0, #0xff
  404da4:	b	404cac <feof@plt+0x303c>
  404da8:	mov	x0, x19
  404dac:	bl	404420 <feof@plt+0x27b0>
  404db0:	and	w1, w0, #0xff
  404db4:	b	404d84 <feof@plt+0x3114>
  404db8:	stp	x29, x30, [sp, #-16]!
  404dbc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  404dc0:	add	x0, x0, #0xfc8
  404dc4:	mov	x29, sp
  404dc8:	bl	401bb0 <getenv@plt>
  404dcc:	cbz	x0, 404dd8 <feof@plt+0x3168>
  404dd0:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  404dd4:	str	x0, [x1, #608]
  404dd8:	ldp	x29, x30, [sp], #16
  404ddc:	ret
  404de0:	cmp	x1, #0x0
  404de4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1a08>
  404de8:	add	x2, x2, #0xfe0
  404dec:	mov	w3, #0x1                   	// #1
  404df0:	csel	x1, x2, x1, eq  // eq = none
  404df4:	str	w3, [x0]
  404df8:	str	x1, [x0, #8]
  404dfc:	ret
  404e00:	str	wzr, [x0]
  404e04:	ret
  404e08:	mov	w2, #0x3                   	// #3
  404e0c:	str	w2, [x0]
  404e10:	str	w1, [x0, #8]
  404e14:	ret
  404e18:	mov	w2, #0x4                   	// #4
  404e1c:	str	w2, [x0]
  404e20:	str	w1, [x0, #8]
  404e24:	ret
  404e28:	mov	w2, #0x2                   	// #2
  404e2c:	str	w2, [x0]
  404e30:	strb	w1, [x0, #8]
  404e34:	ret
  404e38:	mov	w1, #0x5                   	// #5
  404e3c:	str	w1, [x0]
  404e40:	str	d0, [x0, #8]
  404e44:	ret
  404e48:	ldr	w0, [x0]
  404e4c:	cmp	w0, #0x0
  404e50:	cset	w0, eq  // eq = none
  404e54:	ret
  404e58:	stp	x29, x30, [sp, #-16]!
  404e5c:	mov	x29, sp
  404e60:	ldr	w1, [x0]
  404e64:	cmp	w1, #0x3
  404e68:	b.eq	404ec0 <feof@plt+0x3250>  // b.none
  404e6c:	b.ls	404e9c <feof@plt+0x322c>  // b.plast
  404e70:	cmp	w1, #0x4
  404e74:	b.eq	404ed8 <feof@plt+0x3268>  // b.none
  404e78:	cmp	w1, #0x5
  404e7c:	b.ne	404ef0 <feof@plt+0x3280>  // b.any
  404e80:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e84:	ldr	d0, [x0, #8]
  404e88:	ldp	x29, x30, [sp], #16
  404e8c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  404e90:	ldr	x0, [x2, #3752]
  404e94:	add	x1, x1, #0xfe8
  404e98:	b	4018b0 <fprintf@plt>
  404e9c:	cmp	w1, #0x1
  404ea0:	b.eq	404ef8 <feof@plt+0x3288>  // b.none
  404ea4:	cmp	w1, #0x2
  404ea8:	b.ne	404ef0 <feof@plt+0x3280>  // b.any
  404eac:	ldp	x29, x30, [sp], #16
  404eb0:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404eb4:	ldrb	w0, [x0, #8]
  404eb8:	ldr	x1, [x1, #3752]
  404ebc:	b	4018c0 <putc@plt>
  404ec0:	ldr	w0, [x0, #8]
  404ec4:	bl	4097f0 <feof@plt+0x7b80>
  404ec8:	ldp	x29, x30, [sp], #16
  404ecc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ed0:	ldr	x1, [x1, #3752]
  404ed4:	b	401830 <fputs@plt>
  404ed8:	ldr	w0, [x0, #8]
  404edc:	bl	409888 <feof@plt+0x7c18>
  404ee0:	ldp	x29, x30, [sp], #16
  404ee4:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ee8:	ldr	x1, [x1, #3752]
  404eec:	b	401830 <fputs@plt>
  404ef0:	ldp	x29, x30, [sp], #16
  404ef4:	ret
  404ef8:	ldp	x29, x30, [sp], #16
  404efc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f00:	ldr	x0, [x0, #8]
  404f04:	ldr	x1, [x1, #3752]
  404f08:	b	401830 <fputs@plt>
  404f0c:	nop
  404f10:	stp	x29, x30, [sp, #-64]!
  404f14:	mov	x29, sp
  404f18:	stp	x19, x20, [sp, #16]
  404f1c:	mov	x19, x0
  404f20:	stp	x21, x22, [sp, #32]
  404f24:	stp	x23, x24, [sp, #48]
  404f28:	cbz	x0, 405044 <feof@plt+0x33d4>
  404f2c:	mov	x4, x0
  404f30:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1a08>
  404f34:	mov	x21, x1
  404f38:	mov	x22, x2
  404f3c:	mov	x23, x3
  404f40:	add	x24, x24, #0xff0
  404f44:	ldrb	w0, [x4], #1
  404f48:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f4c:	cbnz	w0, 404f94 <feof@plt+0x3324>
  404f50:	b	404fb4 <feof@plt+0x3344>
  404f54:	ldrb	w4, [x19, #1]
  404f58:	add	x19, x19, #0x2
  404f5c:	cmp	w4, #0x32
  404f60:	b.eq	404fe4 <feof@plt+0x3374>  // b.none
  404f64:	b.hi	404fc8 <feof@plt+0x3358>  // b.pmore
  404f68:	cmp	w4, #0x25
  404f6c:	b.eq	405008 <feof@plt+0x3398>  // b.none
  404f70:	cmp	w4, #0x31
  404f74:	b.ne	404ff8 <feof@plt+0x3388>  // b.any
  404f78:	ldr	w0, [x21]
  404f7c:	cbz	w0, 405014 <feof@plt+0x33a4>
  404f80:	mov	x0, x21
  404f84:	bl	404e58 <feof@plt+0x31e8>
  404f88:	mov	x4, x19
  404f8c:	ldrb	w0, [x4], #1
  404f90:	cbz	w0, 404fb4 <feof@plt+0x3344>
  404f94:	cmp	w0, #0x25
  404f98:	b.eq	404f54 <feof@plt+0x32e4>  // b.none
  404f9c:	ldr	x1, [x20, #3752]
  404fa0:	mov	x19, x4
  404fa4:	bl	4018c0 <putc@plt>
  404fa8:	mov	x4, x19
  404fac:	ldrb	w0, [x4], #1
  404fb0:	cbnz	w0, 404f94 <feof@plt+0x3324>
  404fb4:	ldp	x19, x20, [sp, #16]
  404fb8:	ldp	x21, x22, [sp, #32]
  404fbc:	ldp	x23, x24, [sp, #48]
  404fc0:	ldp	x29, x30, [sp], #64
  404fc4:	ret
  404fc8:	cmp	w4, #0x33
  404fcc:	b.ne	404ff8 <feof@plt+0x3388>  // b.any
  404fd0:	ldr	w0, [x23]
  404fd4:	cbz	w0, 405034 <feof@plt+0x33c4>
  404fd8:	mov	x0, x23
  404fdc:	bl	404e58 <feof@plt+0x31e8>
  404fe0:	b	404f88 <feof@plt+0x3318>
  404fe4:	ldr	w0, [x22]
  404fe8:	cbz	w0, 405024 <feof@plt+0x33b4>
  404fec:	mov	x0, x22
  404ff0:	bl	404e58 <feof@plt+0x31e8>
  404ff4:	b	404f88 <feof@plt+0x3318>
  404ff8:	mov	x1, x24
  404ffc:	mov	w0, #0x78                  	// #120
  405000:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405004:	b	404f88 <feof@plt+0x3318>
  405008:	ldr	x1, [x20, #3752]
  40500c:	bl	401a50 <fputc@plt>
  405010:	b	404f88 <feof@plt+0x3318>
  405014:	mov	x1, x24
  405018:	mov	w0, #0x6c                  	// #108
  40501c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405020:	b	404f80 <feof@plt+0x3310>
  405024:	mov	x1, x24
  405028:	mov	w0, #0x70                  	// #112
  40502c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405030:	b	404fec <feof@plt+0x337c>
  405034:	mov	x1, x24
  405038:	mov	w0, #0x74                  	// #116
  40503c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405040:	b	404fd8 <feof@plt+0x3368>
  405044:	mov	w0, #0x62                  	// #98
  405048:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  40504c:	add	x1, x1, #0xff0
  405050:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405054:	ldrb	w0, [x19]
  405058:	brk	#0x3e8
  40505c:	nop
  405060:	stp	x29, x30, [sp, #-96]!
  405064:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0x1158>
  405068:	cmp	x0, #0x0
  40506c:	mov	x29, sp
  405070:	stp	x23, x24, [sp, #48]
  405074:	mov	w23, w2
  405078:	mov	x24, x4
  40507c:	ldr	x2, [x8, #1200]
  405080:	mvn	w8, w23
  405084:	stp	x19, x20, [sp, #16]
  405088:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40508c:	lsr	w8, w8, #31
  405090:	stp	x21, x22, [sp, #32]
  405094:	csel	w20, w8, wzr, ne  // ne = any
  405098:	mov	x21, x0
  40509c:	stp	x25, x26, [sp, #64]
  4050a0:	mov	w22, w3
  4050a4:	mov	x25, x5
  4050a8:	stp	x27, x28, [sp, #80]
  4050ac:	mov	x26, x6
  4050b0:	mov	x28, x1
  4050b4:	mov	x27, x7
  4050b8:	cbz	x2, 405200 <feof@plt+0x3590>
  4050bc:	ldr	x0, [x19, #3752]
  4050c0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4050c4:	add	x1, x1, #0x28
  4050c8:	bl	4018b0 <fprintf@plt>
  4050cc:	cbz	w20, 4050fc <feof@plt+0x348c>
  4050d0:	ldrb	w0, [x21]
  4050d4:	cmp	w0, #0x2d
  4050d8:	b.eq	4051e0 <feof@plt+0x3570>  // b.none
  4050dc:	ldr	x0, [x19, #3752]
  4050e0:	cbz	x28, 405214 <feof@plt+0x35a4>
  4050e4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4050e8:	mov	w4, w23
  4050ec:	mov	x3, x28
  4050f0:	mov	x2, x21
  4050f4:	add	x1, x1, #0x30
  4050f8:	bl	4018b0 <fprintf@plt>
  4050fc:	ldr	x1, [x19, #3752]
  405100:	mov	w0, #0x20                  	// #32
  405104:	bl	401a50 <fputc@plt>
  405108:	cbz	w22, 40517c <feof@plt+0x350c>
  40510c:	cmp	w22, #0x2
  405110:	b.ne	4051a0 <feof@plt+0x3530>  // b.any
  405114:	ldr	x3, [x19, #3752]
  405118:	mov	x2, #0xc                   	// #12
  40511c:	mov	x1, #0x1                   	// #1
  405120:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  405124:	add	x0, x0, #0x48
  405128:	bl	401c00 <fwrite@plt>
  40512c:	ldr	x1, [x19, #3752]
  405130:	mov	w0, #0x20                  	// #32
  405134:	bl	401a50 <fputc@plt>
  405138:	mov	x3, x27
  40513c:	mov	x2, x26
  405140:	mov	x1, x25
  405144:	mov	x0, x24
  405148:	bl	404f10 <feof@plt+0x32a0>
  40514c:	ldr	x1, [x19, #3752]
  405150:	mov	w0, #0xa                   	// #10
  405154:	bl	401a50 <fputc@plt>
  405158:	ldr	x0, [x19, #3752]
  40515c:	bl	401a90 <fflush@plt>
  405160:	ldp	x19, x20, [sp, #16]
  405164:	ldp	x21, x22, [sp, #32]
  405168:	ldp	x23, x24, [sp, #48]
  40516c:	ldp	x25, x26, [sp, #64]
  405170:	ldp	x27, x28, [sp, #80]
  405174:	ldp	x29, x30, [sp], #96
  405178:	b	405340 <feof@plt+0x36d0>
  40517c:	ldr	x3, [x19, #3752]
  405180:	mov	x1, #0x1                   	// #1
  405184:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  405188:	mov	x2, #0x8                   	// #8
  40518c:	add	x0, x0, #0x58
  405190:	bl	401c00 <fwrite@plt>
  405194:	ldr	x1, [x19, #3752]
  405198:	mov	w0, #0x20                  	// #32
  40519c:	bl	401a50 <fputc@plt>
  4051a0:	mov	x3, x27
  4051a4:	mov	x2, x26
  4051a8:	mov	x1, x25
  4051ac:	mov	x0, x24
  4051b0:	bl	404f10 <feof@plt+0x32a0>
  4051b4:	ldr	x1, [x19, #3752]
  4051b8:	mov	w0, #0xa                   	// #10
  4051bc:	bl	401a50 <fputc@plt>
  4051c0:	ldr	x0, [x19, #3752]
  4051c4:	ldp	x19, x20, [sp, #16]
  4051c8:	ldp	x21, x22, [sp, #32]
  4051cc:	ldp	x23, x24, [sp, #48]
  4051d0:	ldp	x25, x26, [sp, #64]
  4051d4:	ldp	x27, x28, [sp, #80]
  4051d8:	ldp	x29, x30, [sp], #96
  4051dc:	b	401a90 <fflush@plt>
  4051e0:	ldrb	w1, [x21, #1]
  4051e4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  4051e8:	add	x0, x0, #0x10
  4051ec:	cmp	w1, #0x0
  4051f0:	csel	x21, x0, x21, eq  // eq = none
  4051f4:	ldr	x0, [x19, #3752]
  4051f8:	cbnz	x28, 4050e4 <feof@plt+0x3474>
  4051fc:	b	405214 <feof@plt+0x35a4>
  405200:	cbz	w20, 405108 <feof@plt+0x3498>
  405204:	ldrb	w0, [x21]
  405208:	cmp	w0, #0x2d
  40520c:	b.ne	4050dc <feof@plt+0x346c>  // b.any
  405210:	b	4051e0 <feof@plt+0x3570>
  405214:	mov	w3, w23
  405218:	mov	x2, x21
  40521c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405220:	add	x1, x1, #0x40
  405224:	bl	4018b0 <fprintf@plt>
  405228:	ldr	x1, [x19, #3752]
  40522c:	mov	w0, #0x20                  	// #32
  405230:	bl	401a50 <fputc@plt>
  405234:	b	405108 <feof@plt+0x3498>
  405238:	adrp	x4, 425000 <stderr@@GLIBC_2.17+0x158>
  40523c:	adrp	x8, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405240:	adrp	x7, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405244:	mov	x5, x1
  405248:	mov	x6, x2
  40524c:	ldr	w2, [x4, #160]
  405250:	ldr	x1, [x8, #3976]
  405254:	mov	x4, x0
  405258:	ldr	x0, [x7, #3984]
  40525c:	mov	x7, x3
  405260:	mov	w3, #0x1                   	// #1
  405264:	b	405060 <feof@plt+0x33f0>
  405268:	adrp	x4, 425000 <stderr@@GLIBC_2.17+0x158>
  40526c:	adrp	x8, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405270:	adrp	x7, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405274:	mov	x5, x1
  405278:	mov	x6, x2
  40527c:	ldr	w2, [x4, #160]
  405280:	ldr	x1, [x8, #3976]
  405284:	mov	x4, x0
  405288:	ldr	x0, [x7, #3984]
  40528c:	mov	x7, x3
  405290:	mov	w3, #0x0                   	// #0
  405294:	b	405060 <feof@plt+0x33f0>
  405298:	adrp	x4, 425000 <stderr@@GLIBC_2.17+0x158>
  40529c:	adrp	x8, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4052a0:	adrp	x7, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4052a4:	mov	x5, x1
  4052a8:	mov	x6, x2
  4052ac:	ldr	w2, [x4, #160]
  4052b0:	ldr	x1, [x8, #3976]
  4052b4:	mov	x4, x0
  4052b8:	ldr	x0, [x7, #3984]
  4052bc:	mov	x7, x3
  4052c0:	mov	w3, #0x2                   	// #2
  4052c4:	b	405060 <feof@plt+0x33f0>
  4052c8:	mov	x7, x2
  4052cc:	mov	x6, x4
  4052d0:	mov	w2, w1
  4052d4:	mov	x4, x7
  4052d8:	mov	x1, #0x0                   	// #0
  4052dc:	mov	x7, x5
  4052e0:	mov	x5, x3
  4052e4:	mov	w3, #0x1                   	// #1
  4052e8:	b	405060 <feof@plt+0x33f0>
  4052ec:	nop
  4052f0:	mov	x7, x2
  4052f4:	mov	x6, x4
  4052f8:	mov	w2, w1
  4052fc:	mov	x4, x7
  405300:	mov	x1, #0x0                   	// #0
  405304:	mov	x7, x5
  405308:	mov	x5, x3
  40530c:	mov	w3, #0x0                   	// #0
  405310:	b	405060 <feof@plt+0x33f0>
  405314:	nop
  405318:	mov	x7, x2
  40531c:	mov	x6, x4
  405320:	mov	w2, w1
  405324:	mov	x4, x7
  405328:	mov	x1, #0x0                   	// #0
  40532c:	mov	x7, x5
  405330:	mov	x5, x3
  405334:	mov	w3, #0x2                   	// #2
  405338:	b	405060 <feof@plt+0x33f0>
  40533c:	nop
  405340:	stp	x29, x30, [sp, #-16]!
  405344:	mov	w0, #0x3                   	// #3
  405348:	mov	x29, sp
  40534c:	bl	401bf0 <exit@plt>
  405350:	ret
  405354:	nop
  405358:	stp	x29, x30, [sp, #-48]!
  40535c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405360:	add	x1, x1, #0x7e0
  405364:	mov	x29, sp
  405368:	ldr	w2, [x0, #88]
  40536c:	stp	x19, x20, [sp, #16]
  405370:	cmp	w2, #0x0
  405374:	str	x21, [sp, #32]
  405378:	mov	x21, x0
  40537c:	str	x1, [x0]
  405380:	ldr	x1, [x0, #80]
  405384:	b.le	4053b8 <feof@plt+0x3748>
  405388:	mov	x20, #0x0                   	// #0
  40538c:	mov	w19, #0x0                   	// #0
  405390:	add	x0, x1, x20
  405394:	add	w19, w19, #0x1
  405398:	add	x20, x20, #0x28
  40539c:	ldr	x0, [x0, #32]
  4053a0:	cbz	x0, 4053b0 <feof@plt+0x3740>
  4053a4:	bl	401ab0 <_ZdaPv@plt>
  4053a8:	ldr	w2, [x21, #88]
  4053ac:	ldr	x1, [x21, #80]
  4053b0:	cmp	w2, w19
  4053b4:	b.gt	405390 <feof@plt+0x3720>
  4053b8:	cbz	x1, 4053c4 <feof@plt+0x3754>
  4053bc:	mov	x0, x1
  4053c0:	bl	401ab0 <_ZdaPv@plt>
  4053c4:	ldr	x0, [x21, #64]
  4053c8:	cbz	x0, 4053d0 <feof@plt+0x3760>
  4053cc:	bl	401ab0 <_ZdaPv@plt>
  4053d0:	ldr	x0, [x21, #16]
  4053d4:	mov	x20, #0x0                   	// #0
  4053d8:	cbz	x0, 405414 <feof@plt+0x37a4>
  4053dc:	nop
  4053e0:	ldr	x19, [x0, x20]
  4053e4:	cbz	x19, 405400 <feof@plt+0x3790>
  4053e8:	mov	x0, x19
  4053ec:	mov	x1, #0x20                  	// #32
  4053f0:	ldr	x19, [x19, #24]
  4053f4:	bl	40a5f8 <_ZdlPvm@@Base>
  4053f8:	cbnz	x19, 4053e8 <feof@plt+0x3778>
  4053fc:	ldr	x0, [x21, #16]
  405400:	add	x20, x20, #0x8
  405404:	cmp	x20, #0xfb8
  405408:	b.ne	4053e0 <feof@plt+0x3770>  // b.any
  40540c:	cbz	x0, 405414 <feof@plt+0x37a4>
  405410:	bl	401ab0 <_ZdaPv@plt>
  405414:	ldr	x0, [x21, #32]
  405418:	cbz	x0, 405420 <feof@plt+0x37b0>
  40541c:	bl	401ab0 <_ZdaPv@plt>
  405420:	ldr	x0, [x21, #40]
  405424:	cbz	x0, 405450 <feof@plt+0x37e0>
  405428:	bl	401ab0 <_ZdaPv@plt>
  40542c:	b	405450 <feof@plt+0x37e0>
  405430:	ldr	x0, [x19, #16]
  405434:	ldr	x1, [x19]
  405438:	str	x1, [x21, #96]
  40543c:	cbz	x0, 405444 <feof@plt+0x37d4>
  405440:	bl	401ab0 <_ZdaPv@plt>
  405444:	mov	x0, x19
  405448:	mov	x1, #0x18                  	// #24
  40544c:	bl	40a5f8 <_ZdlPvm@@Base>
  405450:	ldr	x19, [x21, #96]
  405454:	cbnz	x19, 405430 <feof@plt+0x37c0>
  405458:	ldp	x19, x20, [sp, #16]
  40545c:	ldr	x21, [sp, #32]
  405460:	ldp	x29, x30, [sp], #48
  405464:	ret
  405468:	stp	x29, x30, [sp, #-32]!
  40546c:	mov	x29, sp
  405470:	str	x19, [sp, #16]
  405474:	mov	x19, x0
  405478:	bl	405358 <feof@plt+0x36e8>
  40547c:	mov	x0, x19
  405480:	mov	x1, #0x68                  	// #104
  405484:	ldr	x19, [sp, #16]
  405488:	ldp	x29, x30, [sp], #32
  40548c:	b	40a5f8 <_ZdlPvm@@Base>
  405490:	stp	x29, x30, [sp, #-48]!
  405494:	cmp	w1, #0x0
  405498:	ccmp	w2, #0x0, #0x4, ge  // ge = tcont
  40549c:	mov	x29, sp
  4054a0:	stp	x19, x20, [sp, #16]
  4054a4:	mov	w19, w1
  4054a8:	mov	w20, w0
  4054ac:	str	x21, [sp, #32]
  4054b0:	mov	w21, w2
  4054b4:	b.le	40552c <feof@plt+0x38bc>
  4054b8:	mov	w0, #0x0                   	// #0
  4054bc:	cbz	w19, 4054e8 <feof@plt+0x3878>
  4054c0:	add	w0, w21, w21, lsr #31
  4054c4:	asr	w0, w0, #1
  4054c8:	tbnz	w20, #31, 4054f8 <feof@plt+0x3888>
  4054cc:	mov	w1, #0x7fffffff            	// #2147483647
  4054d0:	sub	w1, w1, w0
  4054d4:	sdiv	w1, w1, w19
  4054d8:	cmp	w1, w20
  4054dc:	b.lt	405540 <feof@plt+0x38d0>  // b.tstop
  4054e0:	madd	w19, w19, w20, w0
  4054e4:	sdiv	w0, w19, w21
  4054e8:	ldp	x19, x20, [sp, #16]
  4054ec:	ldr	x21, [sp, #32]
  4054f0:	ldp	x29, x30, [sp], #48
  4054f4:	ret
  4054f8:	mov	w1, #0x80000000            	// #-2147483648
  4054fc:	sub	w1, w1, w0
  405500:	neg	w2, w20
  405504:	udiv	w1, w1, w19
  405508:	cmp	w2, w1
  40550c:	b.hi	405570 <feof@plt+0x3900>  // b.pmore
  405510:	mul	w19, w19, w20
  405514:	sub	w19, w19, w0
  405518:	sdiv	w0, w19, w21
  40551c:	ldp	x19, x20, [sp, #16]
  405520:	ldr	x21, [sp, #32]
  405524:	ldp	x29, x30, [sp], #48
  405528:	ret
  40552c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405530:	mov	w0, #0xea                  	// #234
  405534:	add	x1, x1, #0x68
  405538:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40553c:	b	4054b8 <feof@plt+0x3848>
  405540:	scvtf	d1, w20
  405544:	scvtf	d0, w19
  405548:	scvtf	d2, w21
  40554c:	fmov	d3, #5.000000000000000000e-01
  405550:	ldp	x19, x20, [sp, #16]
  405554:	fmul	d0, d1, d0
  405558:	ldr	x21, [sp, #32]
  40555c:	ldp	x29, x30, [sp], #48
  405560:	fdiv	d0, d0, d2
  405564:	fadd	d0, d0, d3
  405568:	fcvtzs	w0, d0
  40556c:	ret
  405570:	scvtf	d1, w20
  405574:	scvtf	d0, w19
  405578:	scvtf	d2, w21
  40557c:	fmov	d3, #5.000000000000000000e-01
  405580:	ldp	x19, x20, [sp, #16]
  405584:	fmul	d0, d1, d0
  405588:	ldr	x21, [sp, #32]
  40558c:	ldp	x29, x30, [sp], #48
  405590:	fdiv	d0, d0, d2
  405594:	fsub	d0, d0, d3
  405598:	fcvtzs	w0, d0
  40559c:	ret
  4055a0:	stp	x29, x30, [sp, #-48]!
  4055a4:	cmp	w2, #0x0
  4055a8:	ccmp	w3, #0x0, #0x4, gt
  4055ac:	mov	x29, sp
  4055b0:	stp	x19, x20, [sp, #16]
  4055b4:	ccmp	w1, #0x0, #0x1, gt
  4055b8:	mov	w19, w3
  4055bc:	stp	x21, x22, [sp, #32]
  4055c0:	mov	w20, w1
  4055c4:	mov	w21, w2
  4055c8:	mov	w22, w0
  4055cc:	b.ge	4055e0 <feof@plt+0x3970>  // b.tcont
  4055d0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4055d4:	mov	w0, #0xfc                  	// #252
  4055d8:	add	x1, x1, #0x68
  4055dc:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  4055e0:	mov	w0, #0x0                   	// #0
  4055e4:	cbz	w20, 405624 <feof@plt+0x39b4>
  4055e8:	scvtf	d0, w22
  4055ec:	scvtf	d2, w20
  4055f0:	scvtf	d3, w21
  4055f4:	scvtf	d1, w19
  4055f8:	mov	x0, #0x400000000000        	// #70368744177664
  4055fc:	movk	x0, #0x408f, lsl #48
  405600:	fmov	d4, x0
  405604:	fmul	d0, d0, d2
  405608:	fdiv	d1, d1, d4
  40560c:	fdiv	d0, d0, d3
  405610:	fmul	d0, d0, d1
  405614:	fmov	d1, #5.000000000000000000e-01
  405618:	tbnz	w22, #31, 405634 <feof@plt+0x39c4>
  40561c:	fadd	d0, d0, d1
  405620:	fcvtzs	w0, d0
  405624:	ldp	x19, x20, [sp, #16]
  405628:	ldp	x21, x22, [sp, #32]
  40562c:	ldp	x29, x30, [sp], #48
  405630:	ret
  405634:	fsub	d0, d0, d1
  405638:	ldp	x19, x20, [sp, #16]
  40563c:	ldp	x21, x22, [sp, #32]
  405640:	fcvtzs	w0, d0
  405644:	ldp	x29, x30, [sp], #48
  405648:	ret
  40564c:	nop
  405650:	stp	x29, x30, [sp, #-32]!
  405654:	mov	x29, sp
  405658:	stp	x19, x20, [sp, #16]
  40565c:	mov	x19, x0
  405660:	adrp	x20, 426000 <stderr@@GLIBC_2.17+0x1158>
  405664:	ldrb	w0, [x0]
  405668:	add	x20, x20, #0x908
  40566c:	ldrb	w0, [x20, w0, sxtw]
  405670:	cbz	w0, 405684 <feof@plt+0x3a14>
  405674:	nop
  405678:	ldrb	w0, [x19, #1]!
  40567c:	ldrb	w0, [x20, w0, sxtw]
  405680:	cbnz	w0, 405678 <feof@plt+0x3a08>
  405684:	mov	x0, x19
  405688:	bl	4018a0 <strlen@plt>
  40568c:	add	x1, x19, x0
  405690:	cmp	x1, x19
  405694:	b.hi	4056a8 <feof@plt+0x3a38>  // b.pmore
  405698:	b	4056b4 <feof@plt+0x3a44>
  40569c:	sub	x1, x1, #0x1
  4056a0:	cmp	x1, x19
  4056a4:	b.eq	4056b4 <feof@plt+0x3a44>  // b.none
  4056a8:	ldurb	w0, [x1, #-1]
  4056ac:	ldrb	w0, [x20, w0, sxtw]
  4056b0:	cbnz	w0, 40569c <feof@plt+0x3a2c>
  4056b4:	strb	wzr, [x1]
  4056b8:	mov	x0, x19
  4056bc:	ldp	x19, x20, [sp, #16]
  4056c0:	ldp	x29, x30, [sp], #32
  4056c4:	ret
  4056c8:	mov	x6, x0
  4056cc:	mov	x0, x2
  4056d0:	mov	x7, x3
  4056d4:	mov	x2, x1
  4056d8:	mov	x3, x0
  4056dc:	mov	x5, x4
  4056e0:	ldr	w1, [x6, #16]
  4056e4:	mov	x4, x7
  4056e8:	ldr	x0, [x6, #8]
  4056ec:	b	4052c8 <feof@plt+0x3658>
  4056f0:	mov	x3, #0x1                   	// #1
  4056f4:	stp	x1, x2, [x0]
  4056f8:	stp	xzr, x3, [x0, #16]
  4056fc:	str	xzr, [x0, #32]
  405700:	ret
  405704:	nop
  405708:	stp	x29, x30, [sp, #-32]!
  40570c:	mov	x29, sp
  405710:	str	x19, [sp, #16]
  405714:	mov	x19, x0
  405718:	ldr	x0, [x0, #32]
  40571c:	cbz	x0, 405724 <feof@plt+0x3ab4>
  405720:	bl	401ab0 <_ZdaPv@plt>
  405724:	ldr	x0, [x19, #8]
  405728:	bl	401920 <free@plt>
  40572c:	ldr	x0, [x19]
  405730:	cbz	x0, 405738 <feof@plt+0x3ac8>
  405734:	bl	4018e0 <fclose@plt>
  405738:	ldr	x19, [sp, #16]
  40573c:	ldp	x29, x30, [sp], #32
  405740:	ret
  405744:	nop
  405748:	stp	x29, x30, [sp, #-96]!
  40574c:	mov	x29, sp
  405750:	stp	x19, x20, [sp, #16]
  405754:	mov	x20, x0
  405758:	ldr	x0, [x0]
  40575c:	cbz	x0, 4057ec <feof@plt+0x3b7c>
  405760:	ldr	x1, [x20, #32]
  405764:	stp	x21, x22, [sp, #32]
  405768:	stp	x23, x24, [sp, #48]
  40576c:	str	x25, [sp, #64]
  405770:	cbz	x1, 4058ec <feof@plt+0x3c7c>
  405774:	adrp	x24, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405778:	add	x24, x24, #0xd80
  40577c:	nop
  405780:	bl	401a30 <getc@plt>
  405784:	adrp	x25, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405788:	mov	w19, w0
  40578c:	add	x25, x25, #0xf78
  405790:	cmn	w0, #0x1
  405794:	mov	w21, #0x0                   	// #0
  405798:	b.eq	4057dc <feof@plt+0x3b6c>  // b.none
  40579c:	nop
  4057a0:	tbnz	w0, #31, 40581c <feof@plt+0x3bac>
  4057a4:	ldrb	w0, [x24, w0, sxtw]
  4057a8:	cbz	w0, 40581c <feof@plt+0x3bac>
  4057ac:	add	x0, sp, #0x50
  4057b0:	mov	w1, w19
  4057b4:	bl	404e08 <feof@plt+0x3198>
  4057b8:	ldr	w0, [x20, #28]
  4057bc:	cbz	w0, 4057fc <feof@plt+0x3b8c>
  4057c0:	mov	w22, w21
  4057c4:	ldr	x0, [x20]
  4057c8:	mov	w21, w22
  4057cc:	bl	401a30 <getc@plt>
  4057d0:	mov	w19, w0
  4057d4:	cmn	w0, #0x1
  4057d8:	b.ne	4057a0 <feof@plt+0x3b30>  // b.any
  4057dc:	cbnz	w21, 405840 <feof@plt+0x3bd0>
  4057e0:	ldp	x21, x22, [sp, #32]
  4057e4:	ldp	x23, x24, [sp, #48]
  4057e8:	ldr	x25, [sp, #64]
  4057ec:	mov	w0, #0x0                   	// #0
  4057f0:	ldp	x19, x20, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #96
  4057f8:	ret
  4057fc:	mov	x4, x25
  405800:	mov	x3, x25
  405804:	add	x2, sp, #0x50
  405808:	mov	x0, x20
  40580c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405810:	add	x1, x1, #0x88
  405814:	bl	4056c8 <feof@plt+0x3a58>
  405818:	b	4057c0 <feof@plt+0x3b50>
  40581c:	ldr	w0, [x20, #20]
  405820:	add	w22, w21, #0x1
  405824:	ldr	x23, [x20, #32]
  405828:	cmp	w22, w0
  40582c:	b.ge	405898 <feof@plt+0x3c28>  // b.tcont
  405830:	strb	w19, [x23, w21, sxtw]
  405834:	cmp	w19, #0xa
  405838:	b.ne	4057c4 <feof@plt+0x3b54>  // b.any
  40583c:	mov	w21, w22
  405840:	ldr	x0, [x20, #32]
  405844:	adrp	x3, 426000 <stderr@@GLIBC_2.17+0x1158>
  405848:	add	x3, x3, #0x908
  40584c:	strb	wzr, [x0, w21, sxtw]
  405850:	ldr	w0, [x20, #16]
  405854:	ldr	x1, [x20, #32]
  405858:	add	w0, w0, #0x1
  40585c:	str	w0, [x20, #16]
  405860:	ldrb	w0, [x1]
  405864:	ldrb	w2, [x3, w0, sxtw]
  405868:	cbz	w2, 40587c <feof@plt+0x3c0c>
  40586c:	nop
  405870:	ldrb	w0, [x1, #1]!
  405874:	ldrb	w2, [x3, w0, sxtw]
  405878:	cbnz	w2, 405870 <feof@plt+0x3c00>
  40587c:	cbz	w0, 405890 <feof@plt+0x3c20>
  405880:	ldr	w1, [x20, #24]
  405884:	cmp	w0, #0x23
  405888:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40588c:	b.eq	4058d0 <feof@plt+0x3c60>  // b.none
  405890:	ldr	x0, [x20]
  405894:	b	405780 <feof@plt+0x3b10>
  405898:	lsl	w0, w0, #1
  40589c:	sxtw	x0, w0
  4058a0:	bl	401820 <_Znam@plt>
  4058a4:	ldrsw	x2, [x20, #20]
  4058a8:	mov	x1, x23
  4058ac:	str	x0, [x20, #32]
  4058b0:	bl	401840 <memcpy@plt>
  4058b4:	mov	x0, x23
  4058b8:	bl	401ab0 <_ZdaPv@plt>
  4058bc:	ldr	w0, [x20, #20]
  4058c0:	ldr	x23, [x20, #32]
  4058c4:	lsl	w0, w0, #1
  4058c8:	str	w0, [x20, #20]
  4058cc:	b	405830 <feof@plt+0x3bc0>
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	ldp	x19, x20, [sp, #16]
  4058d8:	ldp	x21, x22, [sp, #32]
  4058dc:	ldp	x23, x24, [sp, #48]
  4058e0:	ldr	x25, [sp, #64]
  4058e4:	ldp	x29, x30, [sp], #96
  4058e8:	ret
  4058ec:	mov	x0, #0x80                  	// #128
  4058f0:	bl	401820 <_Znam@plt>
  4058f4:	mov	w2, #0x80                  	// #128
  4058f8:	mov	x1, x0
  4058fc:	str	w2, [x20, #20]
  405900:	str	x1, [x20, #32]
  405904:	ldr	x0, [x20]
  405908:	b	405774 <feof@plt+0x3b04>
  40590c:	nop
  405910:	ldr	w5, [x0, #28]
  405914:	cbz	w5, 40591c <feof@plt+0x3cac>
  405918:	ret
  40591c:	b	4056c8 <feof@plt+0x3a58>
  405920:	stp	x29, x30, [sp, #-48]!
  405924:	mov	x29, sp
  405928:	bl	40a558 <feof@plt+0x88e8>
  40592c:	cbz	x0, 405a70 <feof@plt+0x3e00>
  405930:	str	x19, [sp, #16]
  405934:	mov	x19, x0
  405938:	ldrb	w0, [x0]
  40593c:	cmp	w0, #0x63
  405940:	b.ne	405950 <feof@plt+0x3ce0>  // b.any
  405944:	ldrb	w0, [x19, #1]
  405948:	cmp	w0, #0x68
  40594c:	b.eq	4059dc <feof@plt+0x3d6c>  // b.none
  405950:	mov	x0, x19
  405954:	bl	40c120 <_ZdlPvm@@Base+0x1b28>
  405958:	cbz	x0, 405978 <feof@plt+0x3d08>
  40595c:	add	x0, x19, #0x1
  405960:	add	x1, sp, #0x28
  405964:	mov	w2, #0x10                  	// #16
  405968:	bl	401910 <strtol@plt>
  40596c:	ldr	x19, [sp, #16]
  405970:	ldp	x29, x30, [sp], #48
  405974:	ret
  405978:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  40597c:	add	x2, x0, #0x808
  405980:	ldrh	w1, [x0, #2056]
  405984:	ldrb	w0, [x2, #2]
  405988:	strh	w1, [sp, #32]
  40598c:	strb	w0, [sp, #34]
  405990:	ldrb	w0, [x19, #1]
  405994:	cbnz	w0, 4059a4 <feof@plt+0x3d34>
  405998:	ldrb	w0, [x19]
  40599c:	add	x19, sp, #0x20
  4059a0:	strb	w0, [sp, #33]
  4059a4:	mov	x0, x19
  4059a8:	bl	4097c8 <feof@plt+0x7b58>
  4059ac:	mov	x19, x0
  4059b0:	cbz	x0, 405a64 <feof@plt+0x3df4>
  4059b4:	mov	w1, #0x5f                  	// #95
  4059b8:	bl	401930 <strchr@plt>
  4059bc:	cbnz	x0, 405a64 <feof@plt+0x3df4>
  4059c0:	add	x1, sp, #0x28
  4059c4:	mov	x0, x19
  4059c8:	mov	w2, #0x10                  	// #16
  4059cc:	bl	401910 <strtol@plt>
  4059d0:	ldr	x19, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #48
  4059d8:	ret
  4059dc:	ldrb	w0, [x19, #2]
  4059e0:	cmp	w0, #0x61
  4059e4:	b.ne	405950 <feof@plt+0x3ce0>  // b.any
  4059e8:	ldrb	w0, [x19, #3]
  4059ec:	cmp	w0, #0x72
  4059f0:	b.ne	405950 <feof@plt+0x3ce0>  // b.any
  4059f4:	ldrb	w0, [x19, #4]
  4059f8:	sub	w0, w0, #0x30
  4059fc:	and	w1, w0, #0xff
  405a00:	cmp	w1, #0x9
  405a04:	b.hi	405950 <feof@plt+0x3ce0>  // b.pmore
  405a08:	ldrb	w1, [x19, #5]
  405a0c:	cbz	w1, 405a5c <feof@plt+0x3dec>
  405a10:	cbz	w0, 405950 <feof@plt+0x3ce0>
  405a14:	sub	w1, w1, #0x30
  405a18:	and	w2, w1, #0xff
  405a1c:	cmp	w2, #0x9
  405a20:	b.hi	405950 <feof@plt+0x3ce0>  // b.pmore
  405a24:	ldrb	w2, [x19, #6]
  405a28:	add	w0, w0, w0, lsl #2
  405a2c:	add	w0, w1, w0, lsl #1
  405a30:	cbz	w2, 405a5c <feof@plt+0x3dec>
  405a34:	sub	w1, w2, #0x30
  405a38:	and	w2, w1, #0xff
  405a3c:	cmp	w2, #0x9
  405a40:	b.hi	405950 <feof@plt+0x3ce0>  // b.pmore
  405a44:	mov	w3, #0xa                   	// #10
  405a48:	ldrb	w2, [x19, #7]
  405a4c:	madd	w0, w0, w3, w1
  405a50:	cmp	w0, #0x7f
  405a54:	ccmp	w2, #0x0, #0x0, le
  405a58:	b.ne	405950 <feof@plt+0x3ce0>  // b.any
  405a5c:	ldr	x19, [sp, #16]
  405a60:	b	405970 <feof@plt+0x3d00>
  405a64:	mov	w0, #0xffffffff            	// #-1
  405a68:	ldr	x19, [sp, #16]
  405a6c:	b	405970 <feof@plt+0x3d00>
  405a70:	mov	w0, #0xffffffff            	// #-1
  405a74:	b	405970 <feof@plt+0x3d00>
  405a78:	stp	x29, x30, [sp, #-32]!
  405a7c:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2a08>
  405a80:	add	x2, x2, #0x7e0
  405a84:	mov	x29, sp
  405a88:	stp	x19, x20, [sp, #16]
  405a8c:	mov	x19, x0
  405a90:	mov	x20, x1
  405a94:	mov	x0, x1
  405a98:	str	x2, [x19]
  405a9c:	str	wzr, [x19, #8]
  405aa0:	stp	xzr, xzr, [x19, #16]
  405aa4:	str	xzr, [x19, #64]
  405aa8:	str	wzr, [x19, #72]
  405aac:	stp	xzr, xzr, [x19, #80]
  405ab0:	str	xzr, [x19, #96]
  405ab4:	bl	4018a0 <strlen@plt>
  405ab8:	add	x0, x0, #0x1
  405abc:	bl	401820 <_Znam@plt>
  405ac0:	str	x0, [x19, #32]
  405ac4:	mov	x1, x20
  405ac8:	bl	401990 <strcpy@plt>
  405acc:	stp	xzr, xzr, [x19, #40]
  405ad0:	str	wzr, [x19, #56]
  405ad4:	ldp	x19, x20, [sp, #16]
  405ad8:	ldp	x29, x30, [sp], #32
  405adc:	ret
  405ae0:	and	w1, w1, #0xff
  405ae4:	mov	x2, x0
  405ae8:	cmp	w1, #0x69
  405aec:	b.eq	405b6c <feof@plt+0x3efc>  // b.none
  405af0:	b.hi	405b20 <feof@plt+0x3eb0>  // b.pmore
  405af4:	cmp	w1, #0x50
  405af8:	b.eq	405b54 <feof@plt+0x3ee4>  // b.none
  405afc:	cmp	w1, #0x63
  405b00:	b.ne	405b30 <feof@plt+0x3ec0>  // b.any
  405b04:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  405b08:	ldr	d0, [x0, #2040]
  405b0c:	ldr	d1, [x2]
  405b10:	mov	w0, #0x1                   	// #1
  405b14:	fdiv	d0, d1, d0
  405b18:	str	d0, [x2]
  405b1c:	ret
  405b20:	cmp	w1, #0x70
  405b24:	mov	x1, #0x4052000000000000    	// #4634766966517661696
  405b28:	fmov	d0, x1
  405b2c:	b.eq	405b0c <feof@plt+0x3e9c>  // b.none
  405b30:	stp	x29, x30, [sp, #-16]!
  405b34:	mov	w0, #0x11f                 	// #287
  405b38:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405b3c:	mov	x29, sp
  405b40:	add	x1, x1, #0x68
  405b44:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	ldp	x29, x30, [sp], #16
  405b50:	ret
  405b54:	ldr	d1, [x2]
  405b58:	fmov	d0, #6.000000000000000000e+00
  405b5c:	mov	w0, #0x1                   	// #1
  405b60:	fdiv	d0, d1, d0
  405b64:	str	d0, [x2]
  405b68:	ret
  405b6c:	fmov	d0, #1.000000000000000000e+00
  405b70:	b	405b0c <feof@plt+0x3e9c>
  405b74:	nop
  405b78:	stp	x29, x30, [sp, #-48]!
  405b7c:	mov	x29, sp
  405b80:	str	x21, [sp, #32]
  405b84:	ldr	w21, [x1]
  405b88:	stp	x19, x20, [sp, #16]
  405b8c:	mov	x20, x1
  405b90:	mov	x19, x0
  405b94:	tbnz	w21, #31, 405bec <feof@plt+0x3f7c>
  405b98:	ldr	w0, [x19, #72]
  405b9c:	cmp	w0, w21
  405ba0:	b.le	405bb0 <feof@plt+0x3f40>
  405ba4:	ldr	x0, [x19, #64]
  405ba8:	ldr	w0, [x0, w21, sxtw #2]
  405bac:	tbz	w0, #31, 405bd8 <feof@plt+0x3f68>
  405bb0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bb4:	ldr	w0, [x0, #4072]
  405bb8:	cbnz	w0, 405bcc <feof@plt+0x3f5c>
  405bbc:	ldp	x19, x20, [sp, #16]
  405bc0:	ldr	x21, [sp, #32]
  405bc4:	ldp	x29, x30, [sp], #48
  405bc8:	ret
  405bcc:	mov	x0, x20
  405bd0:	bl	405920 <feof@plt+0x3cb0>
  405bd4:	tbnz	w0, #31, 405c00 <feof@plt+0x3f90>
  405bd8:	mov	w0, #0x1                   	// #1
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldr	x21, [sp, #32]
  405be4:	ldp	x29, x30, [sp], #48
  405be8:	ret
  405bec:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405bf0:	mov	w0, #0x132                 	// #306
  405bf4:	add	x1, x1, #0x68
  405bf8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405bfc:	b	405b98 <feof@plt+0x3f28>
  405c00:	ldr	w0, [x20, #4]
  405c04:	ldp	x19, x20, [sp, #16]
  405c08:	mvn	w0, w0
  405c0c:	ldr	x21, [sp, #32]
  405c10:	lsr	w0, w0, #31
  405c14:	ldp	x29, x30, [sp], #48
  405c18:	ret
  405c1c:	nop
  405c20:	ldr	w0, [x0, #28]
  405c24:	ret
  405c28:	stp	x29, x30, [sp, #-32]!
  405c2c:	mov	x29, sp
  405c30:	stp	x19, x20, [sp, #16]
  405c34:	mov	x20, x0
  405c38:	sxtw	x0, w2
  405c3c:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  405c40:	str	x3, [x20]
  405c44:	cmp	x2, w0, sxtw
  405c48:	str	w1, [x20, #8]
  405c4c:	b.cc	405c8c <feof@plt+0x401c>  // b.lo, b.ul, b.last
  405c50:	mov	x19, x0
  405c54:	lsl	x0, x0, #2
  405c58:	bl	401820 <_Znam@plt>
  405c5c:	str	x0, [x20, #16]
  405c60:	cmp	w19, #0x0
  405c64:	b.le	405c80 <feof@plt+0x4010>
  405c68:	mov	x1, #0x0                   	// #0
  405c6c:	mov	w2, #0xffffffff            	// #-1
  405c70:	str	w2, [x0, x1, lsl #2]
  405c74:	add	x1, x1, #0x1
  405c78:	cmp	w19, w1
  405c7c:	b.gt	405c70 <feof@plt+0x4000>
  405c80:	ldp	x19, x20, [sp, #16]
  405c84:	ldp	x29, x30, [sp], #32
  405c88:	ret
  405c8c:	bl	401b40 <__cxa_throw_bad_array_new_length@plt>
  405c90:	ldr	x0, [x0, #16]
  405c94:	cbz	x0, 405c9c <feof@plt+0x402c>
  405c98:	b	401ab0 <_ZdaPv@plt>
  405c9c:	ret
  405ca0:	stp	x29, x30, [sp, #-48]!
  405ca4:	mov	x29, sp
  405ca8:	stp	x19, x20, [sp, #16]
  405cac:	mov	x19, x0
  405cb0:	ldr	w20, [x1]
  405cb4:	str	x21, [sp, #32]
  405cb8:	mov	w21, w2
  405cbc:	tbnz	w20, #31, 405d34 <feof@plt+0x40c4>
  405cc0:	ldr	w0, [x19, #72]
  405cc4:	cmp	w0, w20
  405cc8:	b.le	405d14 <feof@plt+0x40a4>
  405ccc:	ldr	x0, [x19, #64]
  405cd0:	ldr	w0, [x0, w20, sxtw #2]
  405cd4:	tbnz	w0, #31, 405d14 <feof@plt+0x40a4>
  405cd8:	ldr	x2, [x19, #80]
  405cdc:	mov	w4, #0x28                  	// #40
  405ce0:	ldr	w3, [x19, #56]
  405ce4:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  405ce8:	smaddl	x0, w0, w4, x2
  405cec:	ldr	w2, [x1, #24]
  405cf0:	ldr	w0, [x0, #12]
  405cf4:	cbnz	w3, 405d48 <feof@plt+0x40d8>
  405cf8:	cmp	w21, w2
  405cfc:	b.eq	405d24 <feof@plt+0x40b4>  // b.none
  405d00:	mov	w1, w21
  405d04:	ldp	x19, x20, [sp, #16]
  405d08:	ldr	x21, [sp, #32]
  405d0c:	ldp	x29, x30, [sp], #48
  405d10:	b	405490 <feof@plt+0x3820>
  405d14:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d18:	mov	w0, #0x0                   	// #0
  405d1c:	ldr	w1, [x1, #4072]
  405d20:	cbz	w1, 405d5c <feof@plt+0x40ec>
  405d24:	ldp	x19, x20, [sp, #16]
  405d28:	ldr	x21, [sp, #32]
  405d2c:	ldp	x29, x30, [sp], #48
  405d30:	ret
  405d34:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405d38:	mov	w0, #0x190                 	// #400
  405d3c:	add	x1, x1, #0x68
  405d40:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405d44:	b	405cc0 <feof@plt+0x4050>
  405d48:	mov	w1, w21
  405d4c:	ldp	x19, x20, [sp, #16]
  405d50:	ldr	x21, [sp, #32]
  405d54:	ldp	x29, x30, [sp], #48
  405d58:	b	4055a0 <feof@plt+0x3930>
  405d5c:	bl	401ba0 <abort@plt>
  405d60:	stp	x29, x30, [sp, #-32]!
  405d64:	mov	x29, sp
  405d68:	stp	x19, x20, [sp, #16]
  405d6c:	mov	w19, w3
  405d70:	mov	x20, x0
  405d74:	bl	405ca0 <feof@plt+0x4030>
  405d78:	scvtf	d1, w19
  405d7c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405d80:	ldr	d3, [x20, #48]
  405d84:	mov	w19, w0
  405d88:	ldr	d0, [x1, #2048]
  405d8c:	mov	x1, #0x800000000000        	// #140737488355328
  405d90:	movk	x1, #0x4066, lsl #48
  405d94:	fmov	d2, x1
  405d98:	fadd	d1, d1, d3
  405d9c:	fmul	d0, d1, d0
  405da0:	fdiv	d0, d0, d2
  405da4:	bl	401be0 <tan@plt>
  405da8:	scvtf	d1, w19
  405dac:	fmov	d2, #5.000000000000000000e-01
  405db0:	ldp	x19, x20, [sp, #16]
  405db4:	ldp	x29, x30, [sp], #32
  405db8:	fmadd	d1, d1, d0, d2
  405dbc:	fcvtzs	w0, d1
  405dc0:	ret
  405dc4:	nop
  405dc8:	stp	x29, x30, [sp, #-48]!
  405dcc:	mov	x29, sp
  405dd0:	stp	x19, x20, [sp, #16]
  405dd4:	mov	x19, x0
  405dd8:	ldr	w20, [x1]
  405ddc:	str	x21, [sp, #32]
  405de0:	mov	w21, w2
  405de4:	tbnz	w20, #31, 405e5c <feof@plt+0x41ec>
  405de8:	ldr	w0, [x19, #72]
  405dec:	cmp	w0, w20
  405df0:	b.le	405e3c <feof@plt+0x41cc>
  405df4:	ldr	x0, [x19, #64]
  405df8:	ldr	w0, [x0, w20, sxtw #2]
  405dfc:	tbnz	w0, #31, 405e3c <feof@plt+0x41cc>
  405e00:	ldr	x2, [x19, #80]
  405e04:	mov	w4, #0x28                  	// #40
  405e08:	ldr	w3, [x19, #56]
  405e0c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  405e10:	smaddl	x0, w0, w4, x2
  405e14:	ldr	w2, [x1, #24]
  405e18:	ldr	w0, [x0, #16]
  405e1c:	cbnz	w3, 405e70 <feof@plt+0x4200>
  405e20:	cmp	w21, w2
  405e24:	b.eq	405e4c <feof@plt+0x41dc>  // b.none
  405e28:	mov	w1, w21
  405e2c:	ldp	x19, x20, [sp, #16]
  405e30:	ldr	x21, [sp, #32]
  405e34:	ldp	x29, x30, [sp], #48
  405e38:	b	405490 <feof@plt+0x3820>
  405e3c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e40:	mov	w0, #0x0                   	// #0
  405e44:	ldr	w1, [x1, #4072]
  405e48:	cbz	w1, 405e84 <feof@plt+0x4214>
  405e4c:	ldp	x19, x20, [sp, #16]
  405e50:	ldr	x21, [sp, #32]
  405e54:	ldp	x29, x30, [sp], #48
  405e58:	ret
  405e5c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405e60:	mov	w0, #0x19f                 	// #415
  405e64:	add	x1, x1, #0x68
  405e68:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405e6c:	b	405de8 <feof@plt+0x4178>
  405e70:	mov	w1, w21
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	ldr	x21, [sp, #32]
  405e7c:	ldp	x29, x30, [sp], #48
  405e80:	b	4055a0 <feof@plt+0x3930>
  405e84:	bl	401ba0 <abort@plt>
  405e88:	stp	x29, x30, [sp, #-48]!
  405e8c:	mov	x29, sp
  405e90:	stp	x19, x20, [sp, #16]
  405e94:	mov	x19, x0
  405e98:	ldr	w20, [x1]
  405e9c:	str	x21, [sp, #32]
  405ea0:	mov	w21, w2
  405ea4:	tbnz	w20, #31, 405f1c <feof@plt+0x42ac>
  405ea8:	ldr	w0, [x19, #72]
  405eac:	cmp	w0, w20
  405eb0:	b.le	405efc <feof@plt+0x428c>
  405eb4:	ldr	x0, [x19, #64]
  405eb8:	ldr	w0, [x0, w20, sxtw #2]
  405ebc:	tbnz	w0, #31, 405efc <feof@plt+0x428c>
  405ec0:	ldr	x2, [x19, #80]
  405ec4:	mov	w4, #0x28                  	// #40
  405ec8:	ldr	w3, [x19, #56]
  405ecc:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  405ed0:	smaddl	x0, w0, w4, x2
  405ed4:	ldr	w2, [x1, #24]
  405ed8:	ldr	w0, [x0, #24]
  405edc:	cbnz	w3, 405f30 <feof@plt+0x42c0>
  405ee0:	cmp	w21, w2
  405ee4:	b.eq	405f0c <feof@plt+0x429c>  // b.none
  405ee8:	mov	w1, w21
  405eec:	ldp	x19, x20, [sp, #16]
  405ef0:	ldr	x21, [sp, #32]
  405ef4:	ldp	x29, x30, [sp], #48
  405ef8:	b	405490 <feof@plt+0x3820>
  405efc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405f00:	mov	w0, #0x0                   	// #0
  405f04:	ldr	w1, [x1, #4072]
  405f08:	cbz	w1, 405f44 <feof@plt+0x42d4>
  405f0c:	ldp	x19, x20, [sp, #16]
  405f10:	ldr	x21, [sp, #32]
  405f14:	ldp	x29, x30, [sp], #48
  405f18:	ret
  405f1c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405f20:	mov	w0, #0x1ae                 	// #430
  405f24:	add	x1, x1, #0x68
  405f28:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405f2c:	b	405ea8 <feof@plt+0x4238>
  405f30:	mov	w1, w21
  405f34:	ldp	x19, x20, [sp, #16]
  405f38:	ldr	x21, [sp, #32]
  405f3c:	ldp	x29, x30, [sp], #48
  405f40:	b	4055a0 <feof@plt+0x3930>
  405f44:	bl	401ba0 <abort@plt>
  405f48:	stp	x29, x30, [sp, #-48]!
  405f4c:	mov	x29, sp
  405f50:	stp	x19, x20, [sp, #16]
  405f54:	mov	x19, x0
  405f58:	ldr	w20, [x1]
  405f5c:	str	x21, [sp, #32]
  405f60:	mov	w21, w2
  405f64:	tbnz	w20, #31, 405fdc <feof@plt+0x436c>
  405f68:	ldr	w0, [x19, #72]
  405f6c:	cmp	w0, w20
  405f70:	b.le	405fbc <feof@plt+0x434c>
  405f74:	ldr	x0, [x19, #64]
  405f78:	ldr	w0, [x0, w20, sxtw #2]
  405f7c:	tbnz	w0, #31, 405fbc <feof@plt+0x434c>
  405f80:	ldr	x2, [x19, #80]
  405f84:	mov	w4, #0x28                  	// #40
  405f88:	ldr	w3, [x19, #56]
  405f8c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  405f90:	smaddl	x0, w0, w4, x2
  405f94:	ldr	w2, [x1, #24]
  405f98:	ldr	w0, [x0, #20]
  405f9c:	cbnz	w3, 405ff0 <feof@plt+0x4380>
  405fa0:	cmp	w21, w2
  405fa4:	b.eq	405fcc <feof@plt+0x435c>  // b.none
  405fa8:	mov	w1, w21
  405fac:	ldp	x19, x20, [sp, #16]
  405fb0:	ldr	x21, [sp, #32]
  405fb4:	ldp	x29, x30, [sp], #48
  405fb8:	b	405490 <feof@plt+0x3820>
  405fbc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405fc0:	mov	w0, #0x0                   	// #0
  405fc4:	ldr	w1, [x1, #4072]
  405fc8:	cbz	w1, 406004 <feof@plt+0x4394>
  405fcc:	ldp	x19, x20, [sp, #16]
  405fd0:	ldr	x21, [sp, #32]
  405fd4:	ldp	x29, x30, [sp], #48
  405fd8:	ret
  405fdc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  405fe0:	mov	w0, #0x1bd                 	// #445
  405fe4:	add	x1, x1, #0x68
  405fe8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  405fec:	b	405f68 <feof@plt+0x42f8>
  405ff0:	mov	w1, w21
  405ff4:	ldp	x19, x20, [sp, #16]
  405ff8:	ldr	x21, [sp, #32]
  405ffc:	ldp	x29, x30, [sp], #48
  406000:	b	4055a0 <feof@plt+0x3930>
  406004:	bl	401ba0 <abort@plt>
  406008:	stp	x29, x30, [sp, #-48]!
  40600c:	mov	x29, sp
  406010:	stp	x19, x20, [sp, #16]
  406014:	mov	x19, x0
  406018:	ldr	w20, [x1]
  40601c:	str	x21, [sp, #32]
  406020:	mov	w21, w2
  406024:	tbnz	w20, #31, 40609c <feof@plt+0x442c>
  406028:	ldr	w0, [x19, #72]
  40602c:	cmp	w0, w20
  406030:	b.le	40607c <feof@plt+0x440c>
  406034:	ldr	x0, [x19, #64]
  406038:	ldr	w0, [x0, w20, sxtw #2]
  40603c:	tbnz	w0, #31, 40607c <feof@plt+0x440c>
  406040:	ldr	x2, [x19, #80]
  406044:	mov	w4, #0x28                  	// #40
  406048:	ldr	w3, [x19, #56]
  40604c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  406050:	smaddl	x0, w0, w4, x2
  406054:	ldr	w2, [x1, #24]
  406058:	ldr	w0, [x0, #28]
  40605c:	cbnz	w3, 4060b0 <feof@plt+0x4440>
  406060:	cmp	w21, w2
  406064:	b.eq	40608c <feof@plt+0x441c>  // b.none
  406068:	mov	w1, w21
  40606c:	ldp	x19, x20, [sp, #16]
  406070:	ldr	x21, [sp, #32]
  406074:	ldp	x29, x30, [sp], #48
  406078:	b	405490 <feof@plt+0x3820>
  40607c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406080:	mov	w0, #0x0                   	// #0
  406084:	ldr	w1, [x1, #4072]
  406088:	cbz	w1, 4060c4 <feof@plt+0x4454>
  40608c:	ldp	x19, x20, [sp, #16]
  406090:	ldr	x21, [sp, #32]
  406094:	ldp	x29, x30, [sp], #48
  406098:	ret
  40609c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4060a0:	mov	w0, #0x1cc                 	// #460
  4060a4:	add	x1, x1, #0x68
  4060a8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  4060ac:	b	406028 <feof@plt+0x43b8>
  4060b0:	mov	w1, w21
  4060b4:	ldp	x19, x20, [sp, #16]
  4060b8:	ldr	x21, [sp, #32]
  4060bc:	ldp	x29, x30, [sp], #48
  4060c0:	b	4055a0 <feof@plt+0x3930>
  4060c4:	bl	401ba0 <abort@plt>
  4060c8:	stp	x29, x30, [sp, #-32]!
  4060cc:	mov	x29, sp
  4060d0:	stp	x19, x20, [sp, #16]
  4060d4:	mov	x20, x0
  4060d8:	mov	w19, w1
  4060dc:	tbnz	w1, #31, 4060f8 <feof@plt+0x4488>
  4060e0:	cmp	w1, #0x3e8
  4060e4:	csel	w19, w1, wzr, ne  // ne = any
  4060e8:	str	w19, [x20, #56]
  4060ec:	ldp	x19, x20, [sp, #16]
  4060f0:	ldp	x29, x30, [sp], #32
  4060f4:	ret
  4060f8:	mov	w0, #0x1da                 	// #474
  4060fc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406100:	add	x1, x1, #0x68
  406104:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406108:	str	w19, [x20, #56]
  40610c:	ldp	x19, x20, [sp, #16]
  406110:	ldp	x29, x30, [sp], #32
  406114:	ret
  406118:	ldr	w0, [x0, #56]
  40611c:	ret
  406120:	ldr	w3, [x0, #56]
  406124:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x158>
  406128:	ldr	w0, [x0, #24]
  40612c:	ldr	w2, [x2, #24]
  406130:	cbnz	w3, 406144 <feof@plt+0x44d4>
  406134:	cmp	w1, w2
  406138:	b.ne	406140 <feof@plt+0x44d0>  // b.any
  40613c:	ret
  406140:	b	405490 <feof@plt+0x3820>
  406144:	b	4055a0 <feof@plt+0x3930>
  406148:	stp	x1, x2, [x0]
  40614c:	str	w3, [x0, #16]
  406150:	str	x4, [x0, #24]
  406154:	ret
  406158:	stp	x29, x30, [sp, #-64]!
  40615c:	mov	x29, sp
  406160:	stp	x21, x22, [sp, #32]
  406164:	mov	x22, x2
  406168:	ldr	x21, [x0, #16]
  40616c:	stp	x19, x20, [sp, #16]
  406170:	mov	w20, w3
  406174:	str	x23, [sp, #48]
  406178:	mov	x23, x1
  40617c:	cbz	x21, 4061ec <feof@plt+0x457c>
  406180:	ldr	w2, [x22]
  406184:	mov	w4, #0x4e61                	// #20065
  406188:	ldr	w3, [x23]
  40618c:	movk	w4, #0x824a, lsl #16
  406190:	mov	w1, #0x1f7                 	// #503
  406194:	mov	x0, #0x20                  	// #32
  406198:	add	w3, w2, w3, lsl #10
  40619c:	smull	x4, w3, w4
  4061a0:	lsr	x4, x4, #32
  4061a4:	add	w4, w3, w4
  4061a8:	asr	w4, w4, #8
  4061ac:	sub	w4, w4, w3, asr #31
  4061b0:	msub	w4, w4, w1, w3
  4061b4:	cmp	w4, #0x0
  4061b8:	cneg	w4, w4, lt  // lt = tstop
  4061bc:	sxtw	x19, w4
  4061c0:	bl	40a590 <_Znwm@@Base>
  4061c4:	ldr	x1, [x21, x19, lsl #3]
  4061c8:	stp	x23, x22, [x0]
  4061cc:	str	w20, [x0, #16]
  4061d0:	str	x1, [x0, #24]
  4061d4:	str	x0, [x21, x19, lsl #3]
  4061d8:	ldp	x19, x20, [sp, #16]
  4061dc:	ldp	x21, x22, [sp, #32]
  4061e0:	ldr	x23, [sp, #48]
  4061e4:	ldp	x29, x30, [sp], #64
  4061e8:	ret
  4061ec:	mov	x19, x0
  4061f0:	mov	x0, #0xfb8                 	// #4024
  4061f4:	bl	401820 <_Znam@plt>
  4061f8:	mov	x21, x0
  4061fc:	mov	x4, x0
  406200:	add	x3, x0, #0xfb8
  406204:	str	x0, [x19, #16]
  406208:	str	xzr, [x4], #8
  40620c:	cmp	x3, x4
  406210:	b.ne	406208 <feof@plt+0x4598>  // b.any
  406214:	b	406180 <feof@plt+0x4510>
  406218:	mov	w6, w3
  40621c:	ldr	x3, [x0, #16]
  406220:	cbz	x3, 4062ac <feof@plt+0x463c>
  406224:	ldr	w5, [x1]
  406228:	mov	w4, #0x4e61                	// #20065
  40622c:	ldr	w8, [x2]
  406230:	movk	w4, #0x824a, lsl #16
  406234:	mov	w7, #0x1f7                 	// #503
  406238:	add	w5, w8, w5, lsl #10
  40623c:	smull	x4, w5, w4
  406240:	lsr	x4, x4, #32
  406244:	add	w4, w5, w4
  406248:	asr	w4, w4, #8
  40624c:	sub	w4, w4, w5, asr #31
  406250:	msub	w4, w4, w7, w5
  406254:	cmp	w4, #0x0
  406258:	cneg	w4, w4, lt  // lt = tstop
  40625c:	ldr	x4, [x3, w4, sxtw #3]
  406260:	cbnz	x4, 406270 <feof@plt+0x4600>
  406264:	b	4062ac <feof@plt+0x463c>
  406268:	ldr	x4, [x4, #24]
  40626c:	cbz	x4, 4062ac <feof@plt+0x463c>
  406270:	ldr	x5, [x4]
  406274:	cmp	x5, x1
  406278:	b.ne	406268 <feof@plt+0x45f8>  // b.any
  40627c:	ldr	x5, [x4, #8]
  406280:	cmp	x5, x2
  406284:	b.ne	406268 <feof@plt+0x45f8>  // b.any
  406288:	ldr	w3, [x0, #56]
  40628c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  406290:	ldr	w0, [x4, #16]
  406294:	ldr	w2, [x1, #24]
  406298:	cbnz	w3, 4062b4 <feof@plt+0x4644>
  40629c:	cmp	w2, w6
  4062a0:	b.eq	4062b0 <feof@plt+0x4640>  // b.none
  4062a4:	mov	w1, w6
  4062a8:	b	405490 <feof@plt+0x3820>
  4062ac:	mov	w0, #0x0                   	// #0
  4062b0:	ret
  4062b4:	mov	w1, w6
  4062b8:	b	4055a0 <feof@plt+0x3930>
  4062bc:	nop
  4062c0:	ldr	w0, [x0, #8]
  4062c4:	and	w0, w1, w0
  4062c8:	ret
  4062cc:	nop
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	mov	x29, sp
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	mov	x19, x0
  4062e0:	ldr	w20, [x1]
  4062e4:	tbnz	w20, #31, 406338 <feof@plt+0x46c8>
  4062e8:	ldr	w0, [x19, #72]
  4062ec:	cmp	w0, w20
  4062f0:	b.le	40631c <feof@plt+0x46ac>
  4062f4:	ldr	x0, [x19, #64]
  4062f8:	ldr	w0, [x0, w20, sxtw #2]
  4062fc:	tbnz	w0, #31, 40631c <feof@plt+0x46ac>
  406300:	mov	w2, #0x28                  	// #40
  406304:	ldr	x1, [x19, #80]
  406308:	smull	x0, w0, w2
  40630c:	ldp	x19, x20, [sp, #16]
  406310:	ldp	x29, x30, [sp], #32
  406314:	ldrb	w0, [x1, x0]
  406318:	ret
  40631c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406320:	mov	w0, #0x0                   	// #0
  406324:	ldr	w1, [x1, #4072]
  406328:	cbz	w1, 40634c <feof@plt+0x46dc>
  40632c:	ldp	x19, x20, [sp, #16]
  406330:	ldp	x29, x30, [sp], #32
  406334:	ret
  406338:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40633c:	mov	w0, #0x215                 	// #533
  406340:	add	x1, x1, #0x68
  406344:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406348:	b	4062e8 <feof@plt+0x4678>
  40634c:	bl	401ba0 <abort@plt>
  406350:	stp	x29, x30, [sp, #-48]!
  406354:	mov	x29, sp
  406358:	str	x21, [sp, #32]
  40635c:	ldr	w21, [x1]
  406360:	stp	x19, x20, [sp, #16]
  406364:	mov	x19, x1
  406368:	mov	x20, x0
  40636c:	tbnz	w21, #31, 4063dc <feof@plt+0x476c>
  406370:	ldr	w0, [x20, #72]
  406374:	cmp	w0, w21
  406378:	b.le	406388 <feof@plt+0x4718>
  40637c:	ldr	x0, [x20, #64]
  406380:	ldr	w0, [x0, w21, sxtw #2]
  406384:	tbz	w0, #31, 4063bc <feof@plt+0x474c>
  406388:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40638c:	ldr	w0, [x0, #4072]
  406390:	cbz	w0, 4063b8 <feof@plt+0x4748>
  406394:	mov	x0, x19
  406398:	bl	405920 <feof@plt+0x3cb0>
  40639c:	tbnz	w0, #31, 4063b0 <feof@plt+0x4740>
  4063a0:	ldp	x19, x20, [sp, #16]
  4063a4:	ldr	x21, [sp, #32]
  4063a8:	ldp	x29, x30, [sp], #48
  4063ac:	ret
  4063b0:	ldr	w0, [x19, #4]
  4063b4:	tbz	w0, #31, 4063a0 <feof@plt+0x4730>
  4063b8:	bl	401ba0 <abort@plt>
  4063bc:	ldr	x1, [x20, #80]
  4063c0:	mov	w2, #0x28                  	// #40
  4063c4:	ldp	x19, x20, [sp, #16]
  4063c8:	smaddl	x0, w0, w2, x1
  4063cc:	ldr	x21, [sp, #32]
  4063d0:	ldp	x29, x30, [sp], #48
  4063d4:	ldr	w0, [x0, #4]
  4063d8:	ret
  4063dc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4063e0:	mov	w0, #0x224                 	// #548
  4063e4:	add	x1, x1, #0x68
  4063e8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  4063ec:	b	406370 <feof@plt+0x4700>
  4063f0:	stp	x29, x30, [sp, #-64]!
  4063f4:	mov	x29, sp
  4063f8:	stp	x23, x24, [sp, #48]
  4063fc:	ldr	w23, [x1]
  406400:	stp	x19, x20, [sp, #16]
  406404:	mov	x20, x0
  406408:	stp	x21, x22, [sp, #32]
  40640c:	mov	x21, x1
  406410:	mov	w22, w2
  406414:	tbnz	w23, #31, 40659c <feof@plt+0x492c>
  406418:	ldr	w0, [x20, #56]
  40641c:	mov	w19, w22
  406420:	cbz	w0, 406454 <feof@plt+0x47e4>
  406424:	mov	w1, #0xfe0b                	// #65035
  406428:	movk	w1, #0x7fff, lsl #16
  40642c:	sdiv	w1, w1, w0
  406430:	cmp	w1, w22
  406434:	b.lt	406570 <feof@plt+0x4900>  // b.tstop
  406438:	mul	w0, w0, w22
  40643c:	mov	w19, #0x4dd3                	// #19923
  406440:	movk	w19, #0x1062, lsl #16
  406444:	add	w0, w0, #0x1f4
  406448:	smull	x19, w0, w19
  40644c:	asr	x19, x19, #38
  406450:	sub	w19, w19, w0, asr #31
  406454:	ldr	w0, [x20, #72]
  406458:	cmp	w0, w23
  40645c:	b.le	4064fc <feof@plt+0x488c>
  406460:	ldr	x0, [x20, #64]
  406464:	ldr	w23, [x0, w23, sxtw #2]
  406468:	tbnz	w23, #31, 4064fc <feof@plt+0x488c>
  40646c:	adrp	x24, 425000 <stderr@@GLIBC_2.17+0x158>
  406470:	ldr	w0, [x24, #24]
  406474:	cmp	w0, w19
  406478:	b.eq	4065c8 <feof@plt+0x4958>  // b.none
  40647c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406480:	ldr	w0, [x0, #4080]
  406484:	cbnz	w0, 4065c8 <feof@plt+0x4958>
  406488:	ldr	x21, [x20, #96]
  40648c:	cbz	x21, 406638 <feof@plt+0x49c8>
  406490:	ldr	w0, [x21, #8]
  406494:	cmp	w0, w19
  406498:	b.ne	4064ac <feof@plt+0x483c>  // b.any
  40649c:	b	4064d8 <feof@plt+0x4868>
  4064a0:	ldr	w0, [x21, #8]
  4064a4:	cmp	w0, w19
  4064a8:	b.eq	4065ec <feof@plt+0x497c>  // b.none
  4064ac:	mov	x1, x21
  4064b0:	ldr	x21, [x21]
  4064b4:	cbnz	x21, 4064a0 <feof@plt+0x4830>
  4064b8:	mov	x0, #0x18                  	// #24
  4064bc:	bl	40a590 <_Znwm@@Base>
  4064c0:	ldr	w2, [x20, #92]
  4064c4:	mov	w1, w19
  4064c8:	ldr	x3, [x20, #96]
  4064cc:	mov	x21, x0
  4064d0:	bl	405c28 <feof@plt+0x3fb8>
  4064d4:	str	x21, [x20, #96]
  4064d8:	ldr	x19, [x21, #16]
  4064dc:	sxtw	x21, w23
  4064e0:	ldr	w0, [x19, x21, lsl #2]
  4064e4:	tbnz	w0, #31, 406604 <feof@plt+0x4994>
  4064e8:	ldp	x19, x20, [sp, #16]
  4064ec:	ldp	x21, x22, [sp, #32]
  4064f0:	ldp	x23, x24, [sp, #48]
  4064f4:	ldp	x29, x30, [sp], #64
  4064f8:	ret
  4064fc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406500:	ldr	w0, [x0, #4072]
  406504:	cbz	w0, 40666c <feof@plt+0x49fc>
  406508:	mov	x1, x21
  40650c:	mov	x0, x20
  406510:	bl	406350 <feof@plt+0x46e0>
  406514:	bl	401b20 <wcwidth@plt>
  406518:	cmp	w0, #0x1
  40651c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  406520:	add	w0, w0, w0, lsl #1
  406524:	mov	w3, #0x18                  	// #24
  406528:	ldr	w2, [x1, #24]
  40652c:	lsl	w1, w0, #3
  406530:	csel	w0, w1, w3, gt
  406534:	cmp	w2, w19
  406538:	b.eq	4064e8 <feof@plt+0x4878>  // b.none
  40653c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406540:	ldr	w1, [x1, #4080]
  406544:	cbnz	w1, 4064e8 <feof@plt+0x4878>
  406548:	ldr	w3, [x20, #56]
  40654c:	cbnz	w3, 4065b0 <feof@plt+0x4940>
  406550:	cmp	w2, w22
  406554:	b.eq	4064e8 <feof@plt+0x4878>  // b.none
  406558:	mov	w1, w22
  40655c:	ldp	x19, x20, [sp, #16]
  406560:	ldp	x21, x22, [sp, #32]
  406564:	ldp	x23, x24, [sp, #48]
  406568:	ldp	x29, x30, [sp], #64
  40656c:	b	405490 <feof@plt+0x3820>
  406570:	scvtf	d0, w0
  406574:	scvtf	d1, w22
  406578:	mov	x0, #0x400000000000        	// #70368744177664
  40657c:	fmov	d3, #5.000000000000000000e-01
  406580:	movk	x0, #0x408f, lsl #48
  406584:	fmov	d2, x0
  406588:	fmul	d0, d1, d0
  40658c:	fdiv	d0, d0, d2
  406590:	fadd	d0, d0, d3
  406594:	fcvtzs	w19, d0
  406598:	b	406454 <feof@plt+0x47e4>
  40659c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4065a0:	mov	w0, #0x158                 	// #344
  4065a4:	add	x1, x1, #0x68
  4065a8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  4065ac:	b	406418 <feof@plt+0x47a8>
  4065b0:	mov	w1, w22
  4065b4:	ldp	x19, x20, [sp, #16]
  4065b8:	ldp	x21, x22, [sp, #32]
  4065bc:	ldp	x23, x24, [sp, #48]
  4065c0:	ldp	x29, x30, [sp], #64
  4065c4:	b	4055a0 <feof@plt+0x3930>
  4065c8:	ldr	x1, [x20, #80]
  4065cc:	mov	w0, #0x28                  	// #40
  4065d0:	ldp	x19, x20, [sp, #16]
  4065d4:	smaddl	x23, w23, w0, x1
  4065d8:	ldp	x21, x22, [sp, #32]
  4065dc:	ldr	w0, [x23, #8]
  4065e0:	ldp	x23, x24, [sp, #48]
  4065e4:	ldp	x29, x30, [sp], #64
  4065e8:	ret
  4065ec:	ldr	x0, [x21]
  4065f0:	str	x0, [x1]
  4065f4:	ldr	x0, [x20, #96]
  4065f8:	str	x0, [x21]
  4065fc:	str	x21, [x20, #96]
  406600:	b	4064d8 <feof@plt+0x4868>
  406604:	ldr	x1, [x20, #80]
  406608:	mov	w0, #0x28                  	// #40
  40660c:	ldr	w3, [x20, #56]
  406610:	ldr	w2, [x24, #24]
  406614:	smaddl	x23, w23, w0, x1
  406618:	ldr	w0, [x23, #8]
  40661c:	cbnz	w3, 40665c <feof@plt+0x49ec>
  406620:	cmp	w22, w2
  406624:	b.eq	406630 <feof@plt+0x49c0>  // b.none
  406628:	mov	w1, w22
  40662c:	bl	405490 <feof@plt+0x3820>
  406630:	str	w0, [x19, x21, lsl #2]
  406634:	b	4064e8 <feof@plt+0x4878>
  406638:	mov	x0, #0x18                  	// #24
  40663c:	bl	40a590 <_Znwm@@Base>
  406640:	ldr	w2, [x20, #92]
  406644:	mov	w1, w19
  406648:	mov	x21, x0
  40664c:	mov	x3, #0x0                   	// #0
  406650:	bl	405c28 <feof@plt+0x3fb8>
  406654:	str	x21, [x20, #96]
  406658:	b	4064d8 <feof@plt+0x4868>
  40665c:	mov	w1, w22
  406660:	bl	4055a0 <feof@plt+0x3930>
  406664:	str	w0, [x19, x21, lsl #2]
  406668:	b	4064e8 <feof@plt+0x4878>
  40666c:	bl	401ba0 <abort@plt>
  406670:	mov	x1, #0x18                  	// #24
  406674:	mov	x19, x0
  406678:	mov	x0, x21
  40667c:	bl	40a5f8 <_ZdlPvm@@Base>
  406680:	mov	x0, x19
  406684:	bl	401c10 <_Unwind_Resume@plt>
  406688:	b	406670 <feof@plt+0x4a00>
  40668c:	nop
  406690:	ldr	x0, [x0, #32]
  406694:	ret
  406698:	ldr	x0, [x0, #40]
  40669c:	ret
  4066a0:	stp	x29, x30, [sp, #-32]!
  4066a4:	mov	x29, sp
  4066a8:	stp	x19, x20, [sp, #16]
  4066ac:	mov	x19, x0
  4066b0:	ldr	w20, [x1]
  4066b4:	tbnz	w20, #31, 406700 <feof@plt+0x4a90>
  4066b8:	ldr	w0, [x19, #72]
  4066bc:	cmp	w0, w20
  4066c0:	b.le	4066ec <feof@plt+0x4a7c>
  4066c4:	ldr	x0, [x19, #64]
  4066c8:	ldr	w0, [x0, w20, sxtw #2]
  4066cc:	tbnz	w0, #31, 4066ec <feof@plt+0x4a7c>
  4066d0:	ldr	x1, [x19, #80]
  4066d4:	mov	w2, #0x28                  	// #40
  4066d8:	smaddl	x0, w0, w2, x1
  4066dc:	ldr	x0, [x0, #32]
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x29, x30, [sp], #32
  4066e8:	ret
  4066ec:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4066f0:	mov	x0, #0x0                   	// #0
  4066f4:	ldr	w1, [x1, #4072]
  4066f8:	cbnz	w1, 4066e0 <feof@plt+0x4a70>
  4066fc:	bl	401ba0 <abort@plt>
  406700:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406704:	mov	w0, #0x245                 	// #581
  406708:	add	x1, x1, #0x68
  40670c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406710:	b	4066b8 <feof@plt+0x4a48>
  406714:	nop
  406718:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40671c:	ldr	x0, [x0, #4064]
  406720:	ret
  406724:	nop
  406728:	stp	x29, x30, [sp, #-64]!
  40672c:	mov	x29, sp
  406730:	stp	x21, x22, [sp, #32]
  406734:	ldr	w22, [x0, #72]
  406738:	stp	x19, x20, [sp, #16]
  40673c:	mov	x20, x0
  406740:	cbnz	w22, 406798 <feof@plt+0x4b28>
  406744:	cmp	w1, #0x7f
  406748:	b.gt	406820 <feof@plt+0x4bb0>
  40674c:	mov	w1, #0x80                  	// #128
  406750:	mov	x0, #0x80                  	// #128
  406754:	str	w1, [x20, #72]
  406758:	lsl	x0, x0, #2
  40675c:	bl	401820 <_Znam@plt>
  406760:	ldr	w2, [x20, #72]
  406764:	mov	x1, #0x0                   	// #0
  406768:	str	x0, [x20, #64]
  40676c:	mov	w3, #0xffffffff            	// #-1
  406770:	cmp	w2, #0x0
  406774:	b.le	406788 <feof@plt+0x4b18>
  406778:	str	w3, [x0, x1, lsl #2]
  40677c:	add	x1, x1, #0x1
  406780:	cmp	w2, w1
  406784:	b.gt	406778 <feof@plt+0x4b08>
  406788:	ldp	x19, x20, [sp, #16]
  40678c:	ldp	x21, x22, [sp, #32]
  406790:	ldp	x29, x30, [sp], #64
  406794:	ret
  406798:	str	x23, [sp, #48]
  40679c:	cmp	w1, w22, lsl #1
  4067a0:	lsl	w2, w22, #1
  4067a4:	b.ge	406818 <feof@plt+0x4ba8>  // b.tcont
  4067a8:	str	w2, [x20, #72]
  4067ac:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4067b0:	sxtw	x0, w2
  4067b4:	cmp	x1, w2, sxtw
  4067b8:	ldr	x23, [x20, #64]
  4067bc:	b.cc	406830 <feof@plt+0x4bc0>  // b.lo, b.ul, b.last
  4067c0:	lsl	x0, x0, #2
  4067c4:	bl	401820 <_Znam@plt>
  4067c8:	str	x0, [x20, #64]
  4067cc:	sbfiz	x2, x22, #2, #32
  4067d0:	mov	x21, x0
  4067d4:	mov	x1, x23
  4067d8:	bl	401840 <memcpy@plt>
  4067dc:	sxtw	x19, w22
  4067e0:	ldr	w0, [x20, #72]
  4067e4:	mov	w2, #0xffffffff            	// #-1
  4067e8:	cmp	w22, w0
  4067ec:	b.ge	406800 <feof@plt+0x4b90>  // b.tcont
  4067f0:	str	w2, [x21, x19, lsl #2]
  4067f4:	add	x19, x19, #0x1
  4067f8:	cmp	w0, w19
  4067fc:	b.gt	4067f0 <feof@plt+0x4b80>
  406800:	mov	x0, x23
  406804:	ldp	x19, x20, [sp, #16]
  406808:	ldp	x21, x22, [sp, #32]
  40680c:	ldr	x23, [sp, #48]
  406810:	ldp	x29, x30, [sp], #64
  406814:	b	401ab0 <_ZdaPv@plt>
  406818:	add	w2, w1, #0xa
  40681c:	b	4067a8 <feof@plt+0x4b38>
  406820:	add	w1, w1, #0xa
  406824:	str	w1, [x20, #72]
  406828:	sxtw	x0, w1
  40682c:	b	406758 <feof@plt+0x4ae8>
  406830:	bl	401b40 <__cxa_throw_bad_array_new_length@plt>
  406834:	nop
  406838:	stp	x29, x30, [sp, #-48]!
  40683c:	mov	x29, sp
  406840:	stp	x19, x20, [sp, #16]
  406844:	mov	x19, x0
  406848:	ldr	x20, [x0, #80]
  40684c:	cbz	x20, 4068a0 <feof@plt+0x4c30>
  406850:	stp	x21, x22, [sp, #32]
  406854:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  406858:	ldr	w22, [x0, #92]
  40685c:	movk	x1, #0x333, lsl #48
  406860:	lsl	w0, w22, #1
  406864:	str	w0, [x19, #92]
  406868:	cmp	x1, w0, sxtw
  40686c:	b.cc	4068c0 <feof@plt+0x4c50>  // b.lo, b.ul, b.last
  406870:	mov	w21, #0x28                  	// #40
  406874:	smull	x0, w0, w21
  406878:	bl	401820 <_Znam@plt>
  40687c:	str	x0, [x19, #80]
  406880:	smull	x2, w22, w21
  406884:	mov	x1, x20
  406888:	bl	401840 <memcpy@plt>
  40688c:	mov	x0, x20
  406890:	ldp	x19, x20, [sp, #16]
  406894:	ldp	x21, x22, [sp, #32]
  406898:	ldp	x29, x30, [sp], #48
  40689c:	b	401ab0 <_ZdaPv@plt>
  4068a0:	mov	w0, #0x10                  	// #16
  4068a4:	str	w0, [x19, #92]
  4068a8:	mov	x0, #0x280                 	// #640
  4068ac:	bl	401820 <_Znam@plt>
  4068b0:	str	x0, [x19, #80]
  4068b4:	ldp	x19, x20, [sp, #16]
  4068b8:	ldp	x29, x30, [sp], #48
  4068bc:	ret
  4068c0:	bl	401b40 <__cxa_throw_bad_array_new_length@plt>
  4068c4:	nop
  4068c8:	stp	x29, x30, [sp, #-48]!
  4068cc:	mov	x29, sp
  4068d0:	stp	x19, x20, [sp, #16]
  4068d4:	stp	x21, x22, [sp, #32]
  4068d8:	mov	x22, x0
  4068dc:	ldr	w0, [x0, #72]
  4068e0:	subs	w3, w0, #0x1
  4068e4:	b.mi	406950 <feof@plt+0x4ce0>  // b.first
  4068e8:	sxtw	x3, w3
  4068ec:	ldr	x20, [x22, #64]
  4068f0:	b	4068fc <feof@plt+0x4c8c>
  4068f4:	sub	x3, x3, #0x1
  4068f8:	tbnz	w3, #31, 4069b0 <feof@plt+0x4d40>
  4068fc:	ldr	w4, [x20, x3, lsl #2]
  406900:	mov	w19, w3
  406904:	lsl	x21, x3, #2
  406908:	tbnz	w4, #31, 4068f4 <feof@plt+0x4c84>
  40690c:	add	w19, w3, #0x1
  406910:	cmp	w0, w19
  406914:	b.le	406950 <feof@plt+0x4ce0>
  406918:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40691c:	sxtw	x21, w19
  406920:	cmp	x0, w19, sxtw
  406924:	b.cc	4069bc <feof@plt+0x4d4c>  // b.lo, b.ul, b.last
  406928:	lsl	x21, x21, #2
  40692c:	mov	x0, x21
  406930:	bl	401820 <_Znam@plt>
  406934:	mov	x2, x21
  406938:	mov	x1, x20
  40693c:	str	x0, [x22, #64]
  406940:	bl	401840 <memcpy@plt>
  406944:	mov	x0, x20
  406948:	bl	401ab0 <_ZdaPv@plt>
  40694c:	str	w19, [x22, #72]
  406950:	ldp	w0, w1, [x22, #88]
  406954:	cmp	w0, w1
  406958:	b.ge	4069a0 <feof@plt+0x4d30>  // b.tcont
  40695c:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  406960:	movk	x1, #0x333, lsl #48
  406964:	cmp	x1, w0, sxtw
  406968:	ldr	x19, [x22, #80]
  40696c:	b.cc	4069bc <feof@plt+0x4d4c>  // b.lo, b.ul, b.last
  406970:	mov	w20, #0x28                  	// #40
  406974:	smull	x0, w0, w20
  406978:	bl	401820 <_Znam@plt>
  40697c:	str	x0, [x22, #80]
  406980:	ldr	w2, [x22, #88]
  406984:	mov	x1, x19
  406988:	smull	x2, w2, w20
  40698c:	bl	401840 <memcpy@plt>
  406990:	mov	x0, x19
  406994:	bl	401ab0 <_ZdaPv@plt>
  406998:	ldr	w0, [x22, #88]
  40699c:	str	w0, [x22, #92]
  4069a0:	ldp	x19, x20, [sp, #16]
  4069a4:	ldp	x21, x22, [sp, #32]
  4069a8:	ldp	x29, x30, [sp], #48
  4069ac:	ret
  4069b0:	cmp	w0, w19
  4069b4:	b.gt	40692c <feof@plt+0x4cbc>
  4069b8:	b	406950 <feof@plt+0x4ce0>
  4069bc:	bl	401b40 <__cxa_throw_bad_array_new_length@plt>
  4069c0:	stp	x29, x30, [sp, #-48]!
  4069c4:	mov	x29, sp
  4069c8:	str	x21, [sp, #32]
  4069cc:	ldr	w21, [x1]
  4069d0:	stp	x19, x20, [sp, #16]
  4069d4:	mov	x19, x0
  4069d8:	mov	x20, x2
  4069dc:	tbnz	w21, #31, 406a3c <feof@plt+0x4dcc>
  4069e0:	ldr	w0, [x19, #72]
  4069e4:	cmp	w0, w21
  4069e8:	b.le	406a58 <feof@plt+0x4de8>
  4069ec:	ldp	w1, w0, [x19, #88]
  4069f0:	add	w2, w1, #0x1
  4069f4:	cmp	w2, w0
  4069f8:	b.ge	406a90 <feof@plt+0x4e20>  // b.tcont
  4069fc:	ldr	x4, [x19, #80]
  406a00:	mov	w0, #0x28                  	// #40
  406a04:	ldr	x3, [x19, #64]
  406a08:	smaddl	x0, w1, w0, x4
  406a0c:	str	w1, [x3, w21, sxtw #2]
  406a10:	ldr	x21, [sp, #32]
  406a14:	str	w2, [x19, #88]
  406a18:	ldp	x2, x3, [x20]
  406a1c:	stp	x2, x3, [x0]
  406a20:	ldp	x2, x3, [x20, #16]
  406a24:	stp	x2, x3, [x0, #16]
  406a28:	ldr	x1, [x20, #32]
  406a2c:	ldp	x19, x20, [sp, #16]
  406a30:	str	x1, [x0, #32]
  406a34:	ldp	x29, x30, [sp], #48
  406a38:	ret
  406a3c:	mov	w0, #0x296                 	// #662
  406a40:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406a44:	add	x1, x1, #0x68
  406a48:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406a4c:	ldr	w0, [x19, #72]
  406a50:	cmp	w0, w21
  406a54:	b.gt	4069ec <feof@plt+0x4d7c>
  406a58:	mov	x0, x19
  406a5c:	mov	w1, w21
  406a60:	bl	406728 <feof@plt+0x4ab8>
  406a64:	ldr	w0, [x19, #72]
  406a68:	cmp	w0, w21
  406a6c:	b.gt	4069ec <feof@plt+0x4d7c>
  406a70:	mov	w0, #0x299                 	// #665
  406a74:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406a78:	add	x1, x1, #0x68
  406a7c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406a80:	ldp	w1, w0, [x19, #88]
  406a84:	add	w2, w1, #0x1
  406a88:	cmp	w2, w0
  406a8c:	b.lt	4069fc <feof@plt+0x4d8c>  // b.tstop
  406a90:	mov	x0, x19
  406a94:	bl	406838 <feof@plt+0x4bc8>
  406a98:	ldp	w1, w0, [x19, #88]
  406a9c:	add	w2, w1, #0x1
  406aa0:	cmp	w2, w0
  406aa4:	b.lt	4069fc <feof@plt+0x4d8c>  // b.tstop
  406aa8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406aac:	mov	w0, #0x29c                 	// #668
  406ab0:	add	x1, x1, #0x68
  406ab4:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406ab8:	ldr	w1, [x19, #88]
  406abc:	add	w2, w1, #0x1
  406ac0:	b	4069fc <feof@plt+0x4d8c>
  406ac4:	nop
  406ac8:	stp	x29, x30, [sp, #-48]!
  406acc:	mov	x29, sp
  406ad0:	stp	x19, x20, [sp, #16]
  406ad4:	mov	x19, x0
  406ad8:	ldr	w20, [x1]
  406adc:	str	x21, [sp, #32]
  406ae0:	ldr	w21, [x2]
  406ae4:	cmp	w20, #0x0
  406ae8:	ccmp	w21, #0x0, #0x1, ge  // ge = tcont
  406aec:	b.lt	406b20 <feof@plt+0x4eb0>  // b.tstop
  406af0:	ldr	w0, [x0, #72]
  406af4:	cmp	w0, w21
  406af8:	b.le	406b20 <feof@plt+0x4eb0>
  406afc:	cmp	w20, w0
  406b00:	b.ge	406b3c <feof@plt+0x4ecc>  // b.tcont
  406b04:	ldr	x0, [x19, #64]
  406b08:	ldr	w1, [x0, w21, sxtw #2]
  406b0c:	str	w1, [x0, w20, sxtw #2]
  406b10:	ldp	x19, x20, [sp, #16]
  406b14:	ldr	x21, [sp, #32]
  406b18:	ldp	x29, x30, [sp], #48
  406b1c:	ret
  406b20:	mov	w0, #0x2a5                 	// #677
  406b24:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406b28:	add	x1, x1, #0x68
  406b2c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  406b30:	ldr	w0, [x19, #72]
  406b34:	cmp	w20, w0
  406b38:	b.lt	406b04 <feof@plt+0x4e94>  // b.tstop
  406b3c:	mov	w1, w20
  406b40:	mov	x0, x19
  406b44:	bl	406728 <feof@plt+0x4ab8>
  406b48:	ldr	x0, [x19, #64]
  406b4c:	ldr	w1, [x0, w21, sxtw #2]
  406b50:	str	w1, [x0, w20, sxtw #2]
  406b54:	ldp	x19, x20, [sp, #16]
  406b58:	ldr	x21, [sp, #32]
  406b5c:	ldp	x29, x30, [sp], #48
  406b60:	ret
  406b64:	nop
  406b68:	stp	x29, x30, [sp, #-400]!
  406b6c:	mov	x29, sp
  406b70:	stp	x19, x20, [sp, #16]
  406b74:	adrp	x19, 426000 <stderr@@GLIBC_2.17+0x1158>
  406b78:	stp	x21, x22, [sp, #32]
  406b7c:	mov	x22, x1
  406b80:	add	x21, x19, #0xd0
  406b84:	stp	x23, x24, [sp, #48]
  406b88:	mov	x24, x2
  406b8c:	mov	x23, x3
  406b90:	stp	x25, x26, [sp, #64]
  406b94:	adrp	x25, 426000 <stderr@@GLIBC_2.17+0x1158>
  406b98:	add	x25, x25, #0x708
  406b9c:	mov	x26, x0
  406ba0:	stp	x27, x28, [sp, #80]
  406ba4:	mov	x28, x0
  406ba8:	mov	w0, #0x1                   	// #1
  406bac:	str	w0, [sp, #100]
  406bb0:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1a08>
  406bb4:	add	x0, x27, #0x6c0
  406bb8:	str	x0, [sp, #104]
  406bbc:	ldrb	w0, [x28]
  406bc0:	ldrb	w0, [x25, w0, sxtw]
  406bc4:	cbnz	w0, 406cf0 <feof@plt+0x5080>
  406bc8:	mov	x20, x21
  406bcc:	mov	w19, #0x0                   	// #0
  406bd0:	b	406be0 <feof@plt+0x4f70>
  406bd4:	add	w19, w19, #0x1
  406bd8:	cmp	w19, #0x29
  406bdc:	b.eq	406c50 <feof@plt+0x4fe0>  // b.none
  406be0:	ldr	x27, [x20]
  406be4:	mov	x1, x28
  406be8:	add	x20, x20, #0x18
  406bec:	mov	x0, x27
  406bf0:	bl	401bc0 <strcasecmp@plt>
  406bf4:	cbnz	w0, 406bd4 <feof@plt+0x4f64>
  406bf8:	cbz	x24, 406c10 <feof@plt+0x4fa0>
  406bfc:	sbfiz	x0, x19, #1, #32
  406c00:	add	x0, x0, w19, sxtw
  406c04:	add	x0, x21, x0, lsl #3
  406c08:	ldr	d0, [x0, #8]
  406c0c:	str	d0, [x24]
  406c10:	cbz	x23, 406c28 <feof@plt+0x4fb8>
  406c14:	sbfiz	x0, x19, #1, #32
  406c18:	add	x19, x0, w19, sxtw
  406c1c:	add	x19, x21, x19, lsl #3
  406c20:	ldr	d0, [x19, #16]
  406c24:	str	d0, [x23]
  406c28:	cbz	x22, 406cd0 <feof@plt+0x5060>
  406c2c:	mov	w0, #0x1                   	// #1
  406c30:	str	x27, [x22]
  406c34:	ldp	x19, x20, [sp, #16]
  406c38:	ldp	x21, x22, [sp, #32]
  406c3c:	ldp	x23, x24, [sp, #48]
  406c40:	ldp	x25, x26, [sp, #64]
  406c44:	ldp	x27, x28, [sp, #80]
  406c48:	ldp	x29, x30, [sp], #400
  406c4c:	ret
  406c50:	ldr	w0, [sp, #100]
  406c54:	cbz	w0, 406cb0 <feof@plt+0x5040>
  406c58:	ldr	x1, [sp, #104]
  406c5c:	mov	x0, x26
  406c60:	bl	401b30 <fopen@plt>
  406c64:	mov	x19, x0
  406c68:	cbz	x0, 406cb0 <feof@plt+0x5040>
  406c6c:	mov	x2, x0
  406c70:	mov	w1, #0xfe                  	// #254
  406c74:	add	x0, sp, #0x90
  406c78:	bl	401b70 <fgets@plt>
  406c7c:	mov	x0, x19
  406c80:	add	x28, sp, #0x90
  406c84:	bl	4018e0 <fclose@plt>
  406c88:	add	x0, sp, #0x90
  406c8c:	bl	4018a0 <strlen@plt>
  406c90:	add	x1, sp, #0x90
  406c94:	str	wzr, [sp, #100]
  406c98:	add	x0, x1, x0
  406c9c:	ldurb	w2, [x0, #-1]
  406ca0:	cmp	w2, #0xa
  406ca4:	b.ne	406bbc <feof@plt+0x4f4c>  // b.any
  406ca8:	sturb	wzr, [x0, #-1]
  406cac:	b	406bb0 <feof@plt+0x4f40>
  406cb0:	mov	w0, #0x0                   	// #0
  406cb4:	ldp	x19, x20, [sp, #16]
  406cb8:	ldp	x21, x22, [sp, #32]
  406cbc:	ldp	x23, x24, [sp, #48]
  406cc0:	ldp	x25, x26, [sp, #64]
  406cc4:	ldp	x27, x28, [sp, #80]
  406cc8:	ldp	x29, x30, [sp], #400
  406ccc:	ret
  406cd0:	mov	w0, #0x1                   	// #1
  406cd4:	ldp	x19, x20, [sp, #16]
  406cd8:	ldp	x21, x22, [sp, #32]
  406cdc:	ldp	x23, x24, [sp, #48]
  406ce0:	ldp	x25, x26, [sp, #64]
  406ce4:	ldp	x27, x28, [sp, #80]
  406ce8:	ldp	x29, x30, [sp], #400
  406cec:	ret
  406cf0:	mov	x0, x28
  406cf4:	add	x4, sp, #0x88
  406cf8:	add	x2, sp, #0x80
  406cfc:	add	x5, sp, #0x78
  406d00:	add	x3, sp, #0x70
  406d04:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406d08:	add	x1, x1, #0xb0
  406d0c:	bl	401a70 <__isoc99_sscanf@plt>
  406d10:	cmp	w0, #0x4
  406d14:	b.ne	406cb0 <feof@plt+0x5040>  // b.any
  406d18:	ldr	d0, [sp, #128]
  406d1c:	fcmpe	d0, #0.0
  406d20:	b.le	406cb0 <feof@plt+0x5040>
  406d24:	ldr	d0, [sp, #136]
  406d28:	fcmpe	d0, #0.0
  406d2c:	b.le	406cb0 <feof@plt+0x5040>
  406d30:	ldrb	w1, [sp, #112]
  406d34:	add	x0, sp, #0x80
  406d38:	bl	405ae0 <feof@plt+0x3e70>
  406d3c:	cbz	w0, 406cb0 <feof@plt+0x5040>
  406d40:	ldrb	w1, [sp, #120]
  406d44:	add	x0, sp, #0x88
  406d48:	bl	405ae0 <feof@plt+0x3e70>
  406d4c:	cbz	w0, 406cb0 <feof@plt+0x5040>
  406d50:	cbz	x24, 406d5c <feof@plt+0x50ec>
  406d54:	ldr	d0, [sp, #128]
  406d58:	str	d0, [x24]
  406d5c:	cbz	x23, 406d68 <feof@plt+0x50f8>
  406d60:	ldr	d0, [sp, #136]
  406d64:	str	d0, [x23]
  406d68:	cbz	x22, 406cd0 <feof@plt+0x5060>
  406d6c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406d70:	mov	w0, #0x1                   	// #1
  406d74:	add	x1, x1, #0xc8
  406d78:	str	x1, [x22]
  406d7c:	b	406c34 <feof@plt+0x4fc4>
  406d80:	stp	x29, x30, [sp, #-256]!
  406d84:	mov	x29, sp
  406d88:	stp	x19, x20, [sp, #16]
  406d8c:	mov	x19, x1
  406d90:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406d94:	ldr	x20, [x0, #32]
  406d98:	add	x1, x1, #0xd0
  406d9c:	stp	x21, x22, [sp, #32]
  406da0:	mov	x22, x0
  406da4:	mov	x0, x20
  406da8:	stp	x23, x24, [sp, #48]
  406dac:	mov	w23, w2
  406db0:	stp	x25, x26, [sp, #64]
  406db4:	stp	x27, x28, [sp, #80]
  406db8:	bl	401b60 <strcmp@plt>
  406dbc:	cbnz	w0, 406df0 <feof@plt+0x5180>
  406dc0:	cbz	x19, 406fa0 <feof@plt+0x5330>
  406dc4:	mov	w0, #0x1                   	// #1
  406dc8:	mov	w21, #0x0                   	// #0
  406dcc:	str	w0, [x19]
  406dd0:	mov	w0, w21
  406dd4:	ldp	x19, x20, [sp, #16]
  406dd8:	ldp	x21, x22, [sp, #32]
  406ddc:	ldp	x23, x24, [sp, #48]
  406de0:	ldp	x25, x26, [sp, #64]
  406de4:	ldp	x27, x28, [sp, #80]
  406de8:	ldp	x29, x30, [sp], #256
  406dec:	ret
  406df0:	mov	x0, x20
  406df4:	add	x1, sp, #0x80
  406df8:	bl	408438 <feof@plt+0x67c8>
  406dfc:	cbz	x0, 407048 <feof@plt+0x53d8>
  406e00:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x2a08>
  406e04:	mov	x1, #0x800000000000        	// #140737488355328
  406e08:	mov	x2, #0x800000000000        	// #140737488355328
  406e0c:	add	x20, x20, #0x120
  406e10:	ldr	x4, [sp, #128]
  406e14:	mov	w3, #0x1                   	// #1
  406e18:	movk	x1, #0x4056, lsl #48
  406e1c:	movk	x2, #0xc056, lsl #48
  406e20:	stp	d8, d9, [sp, #96]
  406e24:	fmov	d8, x1
  406e28:	fmov	d9, x2
  406e2c:	stp	x0, x4, [sp, #176]
  406e30:	str	xzr, [sp, #192]
  406e34:	stp	w3, w23, [sp, #200]
  406e38:	str	xzr, [sp, #208]
  406e3c:	adrp	x21, 40d000 <_ZdlPvm@@Base+0x2a08>
  406e40:	add	x21, x21, #0xf8
  406e44:	b	406e64 <feof@plt+0x51f4>
  406e48:	ldr	x0, [sp, #208]
  406e4c:	mov	x1, x20
  406e50:	bl	4019a0 <strtok@plt>
  406e54:	mov	x19, x0
  406e58:	mov	x1, x21
  406e5c:	bl	401b60 <strcmp@plt>
  406e60:	cbnz	w0, 406eb8 <feof@plt+0x5248>
  406e64:	add	x0, sp, #0xb0
  406e68:	bl	405748 <feof@plt+0x3ad8>
  406e6c:	cbnz	w0, 406e48 <feof@plt+0x51d8>
  406e70:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e74:	ldr	w0, [x0, #4072]
  406e78:	cbnz	w0, 40707c <feof@plt+0x540c>
  406e7c:	ldr	w0, [sp, #204]
  406e80:	cbz	w0, 4070d0 <feof@plt+0x5460>
  406e84:	nop
  406e88:	mov	w21, #0x0                   	// #0
  406e8c:	add	x0, sp, #0xb0
  406e90:	bl	405708 <feof@plt+0x3a98>
  406e94:	mov	w0, w21
  406e98:	ldp	x19, x20, [sp, #16]
  406e9c:	ldp	x21, x22, [sp, #32]
  406ea0:	ldp	x23, x24, [sp, #48]
  406ea4:	ldp	x25, x26, [sp, #64]
  406ea8:	ldp	x27, x28, [sp, #80]
  406eac:	ldp	d8, d9, [sp, #96]
  406eb0:	ldp	x29, x30, [sp], #256
  406eb4:	ret
  406eb8:	mov	x0, x19
  406ebc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406ec0:	add	x1, x1, #0x128
  406ec4:	bl	401b60 <strcmp@plt>
  406ec8:	mov	w21, w0
  406ecc:	cbz	w0, 40700c <feof@plt+0x539c>
  406ed0:	mov	x0, x19
  406ed4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406ed8:	add	x1, x1, #0x168
  406edc:	bl	401b60 <strcmp@plt>
  406ee0:	mov	w21, w0
  406ee4:	cbz	w0, 406fc4 <feof@plt+0x5354>
  406ee8:	mov	x0, x19
  406eec:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406ef0:	add	x1, x1, #0x1a0
  406ef4:	bl	401b60 <strcmp@plt>
  406ef8:	mov	w21, w0
  406efc:	cbz	w0, 4073d0 <feof@plt+0x5760>
  406f00:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406f04:	mov	x0, x19
  406f08:	add	x1, x1, #0x1e0
  406f0c:	bl	401b60 <strcmp@plt>
  406f10:	cbz	w0, 40752c <feof@plt+0x58bc>
  406f14:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406f18:	mov	x0, x19
  406f1c:	add	x1, x1, #0x220
  406f20:	bl	401b60 <strcmp@plt>
  406f24:	cbz	w0, 4070c4 <feof@plt+0x5454>
  406f28:	adrp	x26, 40d000 <_ZdlPvm@@Base+0x2a08>
  406f2c:	add	x26, x26, #0x228
  406f30:	mov	x1, x26
  406f34:	mov	x0, x19
  406f38:	bl	401b60 <strcmp@plt>
  406f3c:	cbz	w0, 4070f4 <feof@plt+0x5484>
  406f40:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406f44:	mov	x0, x19
  406f48:	add	x1, x1, #0x238
  406f4c:	bl	401b60 <strcmp@plt>
  406f50:	cbz	w0, 4070f4 <feof@plt+0x5484>
  406f54:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  406f58:	mov	x0, #0x0                   	// #0
  406f5c:	add	x1, x1, #0xcb8
  406f60:	bl	4019a0 <strtok@plt>
  406f64:	ldr	x1, [x22]
  406f68:	ldr	x21, [x1, #16]
  406f6c:	cbz	x0, 406f74 <feof@plt+0x5304>
  406f70:	bl	405650 <feof@plt+0x39e0>
  406f74:	adrp	x1, 405000 <feof@plt+0x3390>
  406f78:	add	x1, x1, #0x350
  406f7c:	cmp	x21, x1
  406f80:	b.eq	406e3c <feof@plt+0x51cc>  // b.none
  406f84:	ldr	w4, [sp, #192]
  406f88:	mov	x2, x0
  406f8c:	ldr	x3, [sp, #184]
  406f90:	mov	x1, x19
  406f94:	mov	x0, x22
  406f98:	blr	x21
  406f9c:	b	406e3c <feof@plt+0x51cc>
  406fa0:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406fa4:	add	x3, x3, #0xf78
  406fa8:	mov	w21, w0
  406fac:	mov	x2, x3
  406fb0:	mov	x1, x3
  406fb4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  406fb8:	add	x0, x0, #0xd8
  406fbc:	bl	405238 <feof@plt+0x35c8>
  406fc0:	b	406dd0 <feof@plt+0x5160>
  406fc4:	mov	x1, x20
  406fc8:	mov	x0, #0x0                   	// #0
  406fcc:	bl	4019a0 <strtok@plt>
  406fd0:	mov	x19, x0
  406fd4:	cbz	x0, 407638 <feof@plt+0x59c8>
  406fd8:	add	x2, sp, #0xa0
  406fdc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  406fe0:	add	x1, x1, #0x170
  406fe4:	bl	401a70 <__isoc99_sscanf@plt>
  406fe8:	cmp	w0, #0x1
  406fec:	b.ne	407638 <feof@plt+0x59c8>  // b.any
  406ff0:	ldr	d0, [sp, #160]
  406ff4:	fcmpe	d0, d8
  406ff8:	b.ge	407638 <feof@plt+0x59c8>  // b.tcont
  406ffc:	fcmpe	d0, d9
  407000:	b.ls	407638 <feof@plt+0x59c8>  // b.plast
  407004:	str	d0, [x22, #48]
  407008:	b	406e3c <feof@plt+0x51cc>
  40700c:	mov	x1, x20
  407010:	mov	x0, #0x0                   	// #0
  407014:	bl	4019a0 <strtok@plt>
  407018:	cbz	x0, 40760c <feof@plt+0x599c>
  40701c:	add	x2, sp, #0xd8
  407020:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407024:	add	x1, x1, #0x138
  407028:	bl	401a70 <__isoc99_sscanf@plt>
  40702c:	cmp	w0, #0x1
  407030:	b.ne	40760c <feof@plt+0x599c>  // b.any
  407034:	ldr	w0, [sp, #216]
  407038:	cmp	w0, #0x0
  40703c:	b.le	40760c <feof@plt+0x599c>
  407040:	str	w0, [x22, #24]
  407044:	b	406e3c <feof@plt+0x51cc>
  407048:	cbnz	x19, 406dc4 <feof@plt+0x5154>
  40704c:	ldr	x1, [x22, #32]
  407050:	add	x0, sp, #0xd8
  407054:	mov	w21, #0x0                   	// #0
  407058:	bl	404de0 <feof@plt+0x3170>
  40705c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407060:	add	x3, x3, #0xf78
  407064:	add	x1, sp, #0xd8
  407068:	mov	x2, x3
  40706c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407070:	add	x0, x0, #0x100
  407074:	bl	405238 <feof@plt+0x35c8>
  407078:	b	406dd0 <feof@plt+0x5160>
  40707c:	ldr	w0, [x22, #24]
  407080:	cbnz	w0, 4070bc <feof@plt+0x544c>
  407084:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  407088:	ldr	w3, [x22, #56]
  40708c:	mov	w4, #0xd8                  	// #216
  407090:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x158>
  407094:	ldr	w2, [x1, #616]
  407098:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  40709c:	ldr	w0, [x0, #24]
  4070a0:	ldr	w1, [x1, #28]
  4070a4:	mul	w2, w2, w4
  4070a8:	cbz	w3, 4075d8 <feof@plt+0x5968>
  4070ac:	bl	4055a0 <feof@plt+0x3930>
  4070b0:	mov	w21, #0x1                   	// #1
  4070b4:	str	w0, [x22, #24]
  4070b8:	b	406e8c <feof@plt+0x521c>
  4070bc:	mov	w21, #0x1                   	// #1
  4070c0:	b	406e8c <feof@plt+0x521c>
  4070c4:	mov	w0, #0x1                   	// #1
  4070c8:	str	w0, [x22, #28]
  4070cc:	b	406e3c <feof@plt+0x51cc>
  4070d0:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4070d4:	add	x4, x4, #0xf78
  4070d8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4070dc:	mov	x3, x4
  4070e0:	mov	x2, x4
  4070e4:	add	x0, sp, #0xb0
  4070e8:	add	x1, x1, #0x240
  4070ec:	bl	4056c8 <feof@plt+0x3a58>
  4070f0:	b	406e88 <feof@plt+0x5218>
  4070f4:	add	x27, sp, #0xf4
  4070f8:	mov	w28, #0x0                   	// #0
  4070fc:	str	wzr, [sp, #200]
  407100:	mov	x1, x26
  407104:	mov	x0, x19
  407108:	bl	401b60 <strcmp@plt>
  40710c:	cbnz	w0, 4071a8 <feof@plt+0x5538>
  407110:	cbnz	w23, 4070bc <feof@plt+0x544c>
  407114:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x2a08>
  407118:	add	x25, x25, #0x138
  40711c:	nop
  407120:	add	x0, sp, #0xb0
  407124:	bl	405748 <feof@plt+0x3ad8>
  407128:	cbz	w0, 407588 <feof@plt+0x5918>
  40712c:	ldr	x0, [sp, #208]
  407130:	mov	x1, x20
  407134:	bl	4019a0 <strtok@plt>
  407138:	mov	x19, x0
  40713c:	cbz	x0, 407120 <feof@plt+0x54b0>
  407140:	mov	x1, x20
  407144:	mov	x0, #0x0                   	// #0
  407148:	bl	4019a0 <strtok@plt>
  40714c:	mov	x21, x0
  407150:	cbz	x0, 407100 <feof@plt+0x5490>
  407154:	mov	x1, x20
  407158:	mov	x0, #0x0                   	// #0
  40715c:	bl	4019a0 <strtok@plt>
  407160:	mov	x24, x0
  407164:	cbz	x0, 4074c4 <feof@plt+0x5854>
  407168:	add	x2, sp, #0xa0
  40716c:	mov	x1, x25
  407170:	bl	401a70 <__isoc99_sscanf@plt>
  407174:	cmp	w0, #0x1
  407178:	b.ne	4074f0 <feof@plt+0x5880>  // b.any
  40717c:	mov	x0, x19
  407180:	bl	40a448 <feof@plt+0x87d8>
  407184:	mov	x19, x0
  407188:	mov	x0, x21
  40718c:	bl	40a448 <feof@plt+0x87d8>
  407190:	ldr	w3, [sp, #160]
  407194:	mov	x2, x0
  407198:	mov	x1, x19
  40719c:	mov	x0, x22
  4071a0:	bl	406158 <feof@plt+0x44e8>
  4071a4:	b	407120 <feof@plt+0x54b0>
  4071a8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4071ac:	mov	x0, x19
  4071b0:	add	x1, x1, #0x238
  4071b4:	bl	401b60 <strcmp@plt>
  4071b8:	cbnz	w0, 4077f8 <feof@plt+0x5b88>
  4071bc:	cbnz	w23, 4070bc <feof@plt+0x544c>
  4071c0:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x2a08>
  4071c4:	add	x24, x24, #0x2e0
  4071c8:	mov	x21, #0x0                   	// #0
  4071cc:	nop
  4071d0:	add	x0, sp, #0xb0
  4071d4:	bl	405748 <feof@plt+0x3ad8>
  4071d8:	cbz	w0, 40757c <feof@plt+0x590c>
  4071dc:	ldr	x0, [sp, #208]
  4071e0:	mov	x1, x20
  4071e4:	bl	4019a0 <strtok@plt>
  4071e8:	mov	x19, x0
  4071ec:	cbz	x0, 4071d0 <feof@plt+0x5560>
  4071f0:	mov	x1, x20
  4071f4:	mov	x0, #0x0                   	// #0
  4071f8:	bl	4019a0 <strtok@plt>
  4071fc:	cbz	x0, 4075cc <feof@plt+0x595c>
  407200:	ldrb	w1, [x0]
  407204:	cmp	w1, #0x22
  407208:	b.ne	407240 <feof@plt+0x55d0>  // b.any
  40720c:	cbz	x21, 4076a0 <feof@plt+0x5a30>
  407210:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407214:	mov	x0, x19
  407218:	add	x1, x1, #0x2b0
  40721c:	bl	401b60 <strcmp@plt>
  407220:	cbz	w0, 407674 <feof@plt+0x5a04>
  407224:	mov	x0, x19
  407228:	bl	40a448 <feof@plt+0x87d8>
  40722c:	mov	x1, x0
  407230:	mov	x2, x21
  407234:	mov	x0, x22
  407238:	bl	406ac8 <feof@plt+0x4e58>
  40723c:	b	4071d0 <feof@plt+0x5560>
  407240:	add	x1, sp, #0xd8
  407244:	mov	x7, x27
  407248:	add	x5, x1, #0x18
  40724c:	add	x4, x1, #0x10
  407250:	add	x3, x1, #0xc
  407254:	add	x2, x1, #0x8
  407258:	add	x6, sp, #0xec
  40725c:	mov	x1, x24
  407260:	str	wzr, [sp, #228]
  407264:	stp	xzr, xzr, [sp, #232]
  407268:	bl	401a70 <__isoc99_sscanf@plt>
  40726c:	cmp	w0, #0x0
  407270:	b.le	4077bc <feof@plt+0x5b4c>
  407274:	mov	x1, x20
  407278:	mov	x0, #0x0                   	// #0
  40727c:	bl	4019a0 <strtok@plt>
  407280:	cbz	x0, 407780 <feof@plt+0x5b10>
  407284:	add	x2, sp, #0x7c
  407288:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40728c:	add	x1, x1, #0x138
  407290:	bl	401a70 <__isoc99_sscanf@plt>
  407294:	cmp	w0, #0x1
  407298:	b.ne	407744 <feof@plt+0x5ad4>  // b.any
  40729c:	ldr	w2, [sp, #124]
  4072a0:	cmp	w2, #0xff
  4072a4:	b.hi	407708 <feof@plt+0x5a98>  // b.pmore
  4072a8:	mov	x1, x20
  4072ac:	mov	x0, #0x0                   	// #0
  4072b0:	strb	w2, [sp, #216]
  4072b4:	bl	4019a0 <strtok@plt>
  4072b8:	mov	x21, x0
  4072bc:	cbz	x0, 4076cc <feof@plt+0x5a5c>
  4072c0:	add	x1, sp, #0x88
  4072c4:	mov	w2, #0x0                   	// #0
  4072c8:	bl	401910 <strtol@plt>
  4072cc:	str	w0, [sp, #220]
  4072d0:	cbnz	w0, 4072e0 <feof@plt+0x5670>
  4072d4:	ldr	x1, [sp, #136]
  4072d8:	cmp	x1, x21
  4072dc:	b.eq	407834 <feof@plt+0x5bc4>  // b.none
  4072e0:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072e4:	ldr	w1, [x1, #4072]
  4072e8:	cbnz	w1, 4073b4 <feof@plt+0x5744>
  4072ec:	mov	x1, x20
  4072f0:	mov	x0, #0x0                   	// #0
  4072f4:	bl	4019a0 <strtok@plt>
  4072f8:	mov	x21, x0
  4072fc:	cbz	x0, 407374 <feof@plt+0x5704>
  407300:	ldrb	w0, [x0]
  407304:	cmp	w0, #0x2d
  407308:	b.eq	407360 <feof@plt+0x56f0>  // b.none
  40730c:	mov	x0, x21
  407310:	bl	4018a0 <strlen@plt>
  407314:	add	x0, x0, #0x1
  407318:	bl	401820 <_Znam@plt>
  40731c:	mov	x1, x21
  407320:	mov	x21, x0
  407324:	bl	401990 <strcpy@plt>
  407328:	str	x21, [sp, #248]
  40732c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407330:	mov	x0, x19
  407334:	add	x1, x1, #0x2b0
  407338:	bl	401b60 <strcmp@plt>
  40733c:	cbnz	w0, 40738c <feof@plt+0x571c>
  407340:	ldr	w0, [sp, #220]
  407344:	bl	40a388 <feof@plt+0x8718>
  407348:	mov	x21, x0
  40734c:	add	x2, sp, #0xd8
  407350:	mov	x0, x22
  407354:	mov	x1, x21
  407358:	bl	4069c0 <feof@plt+0x4d50>
  40735c:	b	4071d0 <feof@plt+0x5560>
  407360:	ldrb	w0, [x21, #1]
  407364:	cmp	w0, #0x2d
  407368:	b.ne	40730c <feof@plt+0x569c>  // b.any
  40736c:	ldrb	w0, [x21, #2]
  407370:	cbnz	w0, 40730c <feof@plt+0x569c>
  407374:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407378:	mov	x0, x19
  40737c:	add	x1, x1, #0x2b0
  407380:	str	xzr, [sp, #248]
  407384:	bl	401b60 <strcmp@plt>
  407388:	cbz	w0, 407340 <feof@plt+0x56d0>
  40738c:	mov	x0, x19
  407390:	bl	40a448 <feof@plt+0x87d8>
  407394:	mov	x21, x0
  407398:	add	x2, sp, #0xd8
  40739c:	mov	x0, x22
  4073a0:	mov	x1, x21
  4073a4:	bl	4069c0 <feof@plt+0x4d50>
  4073a8:	ldr	w0, [sp, #220]
  4073ac:	bl	40a388 <feof@plt+0x8718>
  4073b0:	b	40722c <feof@plt+0x55bc>
  4073b4:	bl	401b20 <wcwidth@plt>
  4073b8:	cmp	w0, #0x1
  4073bc:	b.le	4072ec <feof@plt+0x567c>
  4073c0:	ldr	w1, [sp, #224]
  4073c4:	mul	w0, w1, w0
  4073c8:	str	w0, [sp, #224]
  4073cc:	b	4072ec <feof@plt+0x567c>
  4073d0:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x2a08>
  4073d4:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x2a08>
  4073d8:	add	x24, x24, #0x1b0
  4073dc:	add	x25, x25, #0x1b8
  4073e0:	mov	x1, x20
  4073e4:	mov	x0, #0x0                   	// #0
  4073e8:	bl	4019a0 <strtok@plt>
  4073ec:	mov	x19, x0
  4073f0:	cbz	x0, 406e3c <feof@plt+0x51cc>
  4073f4:	ldrb	w0, [x0]
  4073f8:	cmp	w0, #0x30
  4073fc:	b.ne	407408 <feof@plt+0x5798>  // b.any
  407400:	ldrb	w0, [x19, #1]
  407404:	cbz	w0, 406e3c <feof@plt+0x51cc>
  407408:	ldrb	w0, [x19]
  40740c:	cmp	w0, #0x66
  407410:	b.eq	407448 <feof@plt+0x57d8>  // b.none
  407414:	mov	x1, x24
  407418:	mov	x0, x19
  40741c:	bl	401b60 <strcmp@plt>
  407420:	cbnz	w0, 40755c <feof@plt+0x58ec>
  407424:	ldr	w0, [x22, #8]
  407428:	mov	x1, x20
  40742c:	orr	w0, w0, #0x8
  407430:	str	w0, [x22, #8]
  407434:	mov	x0, #0x0                   	// #0
  407438:	bl	4019a0 <strtok@plt>
  40743c:	mov	x19, x0
  407440:	cbnz	x0, 4073f4 <feof@plt+0x5784>
  407444:	b	406e3c <feof@plt+0x51cc>
  407448:	ldrb	w1, [x19, #1]
  40744c:	cmp	w1, #0x66
  407450:	b.eq	407494 <feof@plt+0x5824>  // b.none
  407454:	cmp	w0, #0x66
  407458:	b.ne	407414 <feof@plt+0x57a4>  // b.any
  40745c:	ldrb	w1, [x19, #1]
  407460:	cmp	w1, #0x69
  407464:	b.eq	4074ac <feof@plt+0x583c>  // b.none
  407468:	cmp	w0, #0x66
  40746c:	b.ne	407414 <feof@plt+0x57a4>  // b.any
  407470:	ldrb	w0, [x19, #1]
  407474:	cmp	w0, #0x6c
  407478:	b.ne	407414 <feof@plt+0x57a4>  // b.any
  40747c:	ldrb	w0, [x19, #2]
  407480:	cbnz	w0, 407414 <feof@plt+0x57a4>
  407484:	ldr	w0, [x22, #8]
  407488:	orr	w0, w0, #0x4
  40748c:	str	w0, [x22, #8]
  407490:	b	4073e0 <feof@plt+0x5770>
  407494:	ldrb	w1, [x19, #2]
  407498:	cbnz	w1, 407454 <feof@plt+0x57e4>
  40749c:	ldr	w0, [x22, #8]
  4074a0:	orr	w0, w0, #0x1
  4074a4:	str	w0, [x22, #8]
  4074a8:	b	4073e0 <feof@plt+0x5770>
  4074ac:	ldrb	w1, [x19, #2]
  4074b0:	cbnz	w1, 407468 <feof@plt+0x57f8>
  4074b4:	ldr	w0, [x22, #8]
  4074b8:	orr	w0, w0, #0x2
  4074bc:	str	w0, [x22, #8]
  4074c0:	b	4073e0 <feof@plt+0x5770>
  4074c4:	ldr	w0, [sp, #204]
  4074c8:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4074cc:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4074d0:	add	x4, x4, #0xf78
  4074d4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4074d8:	mov	x3, x4
  4074dc:	mov	x2, x4
  4074e0:	add	x0, sp, #0xb0
  4074e4:	add	x1, x1, #0x258
  4074e8:	bl	4056c8 <feof@plt+0x3a58>
  4074ec:	b	406e88 <feof@plt+0x5218>
  4074f0:	add	x20, sp, #0xd8
  4074f4:	mov	x1, x24
  4074f8:	mov	x0, x20
  4074fc:	bl	404de0 <feof@plt+0x3170>
  407500:	ldr	w0, [sp, #204]
  407504:	cbnz	w0, 406e88 <feof@plt+0x5218>
  407508:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40750c:	add	x4, x4, #0xf78
  407510:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407514:	mov	x2, x20
  407518:	mov	x3, x4
  40751c:	add	x0, sp, #0xb0
  407520:	add	x1, x1, #0x270
  407524:	bl	4056c8 <feof@plt+0x3a58>
  407528:	b	406e88 <feof@plt+0x5218>
  40752c:	mov	x1, x20
  407530:	mov	x0, #0x0                   	// #0
  407534:	bl	4019a0 <strtok@plt>
  407538:	mov	x19, x0
  40753c:	cbz	x0, 4078b8 <feof@plt+0x5c48>
  407540:	bl	4018a0 <strlen@plt>
  407544:	add	x0, x0, #0x1
  407548:	bl	401820 <_Znam@plt>
  40754c:	str	x0, [x22, #40]
  407550:	mov	x1, x19
  407554:	bl	401990 <strcpy@plt>
  407558:	b	406e3c <feof@plt+0x51cc>
  40755c:	mov	x1, x25
  407560:	mov	x0, x19
  407564:	bl	401b60 <strcmp@plt>
  407568:	cbnz	w0, 40787c <feof@plt+0x5c0c>
  40756c:	ldr	w0, [x22, #8]
  407570:	orr	w0, w0, #0x10
  407574:	str	w0, [x22, #8]
  407578:	b	4073e0 <feof@plt+0x5770>
  40757c:	mov	w28, #0x1                   	// #1
  407580:	cbz	x21, 4075e0 <feof@plt+0x5970>
  407584:	nop
  407588:	mov	x0, x22
  40758c:	bl	4068c8 <feof@plt+0x4c58>
  407590:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407594:	ldr	w0, [x0, #4072]
  407598:	orr	w28, w28, w0
  40759c:	cbnz	w28, 40707c <feof@plt+0x540c>
  4075a0:	ldr	w0, [sp, #204]
  4075a4:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4075a8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4075ac:	add	x4, x4, #0xf78
  4075b0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4075b4:	mov	x3, x4
  4075b8:	mov	x2, x4
  4075bc:	add	x0, sp, #0xb0
  4075c0:	add	x1, x1, #0x428
  4075c4:	bl	4056c8 <feof@plt+0x3a58>
  4075c8:	b	406e88 <feof@plt+0x5218>
  4075cc:	cbz	x21, 4075e0 <feof@plt+0x5970>
  4075d0:	mov	w28, #0x1                   	// #1
  4075d4:	b	407100 <feof@plt+0x5490>
  4075d8:	bl	405490 <feof@plt+0x3820>
  4075dc:	b	4070b0 <feof@plt+0x5440>
  4075e0:	ldr	w0, [sp, #204]
  4075e4:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4075e8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4075ec:	add	x4, x4, #0xf78
  4075f0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4075f4:	mov	x3, x4
  4075f8:	mov	x2, x4
  4075fc:	add	x0, sp, #0xb0
  407600:	add	x1, x1, #0x3b8
  407604:	bl	4056c8 <feof@plt+0x3a58>
  407608:	b	406e88 <feof@plt+0x5218>
  40760c:	ldr	w0, [sp, #204]
  407610:	cbnz	w0, 406e8c <feof@plt+0x521c>
  407614:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407618:	add	x4, x4, #0xf78
  40761c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407620:	mov	x3, x4
  407624:	mov	x2, x4
  407628:	add	x0, sp, #0xb0
  40762c:	add	x1, x1, #0x140
  407630:	bl	4056c8 <feof@plt+0x3a58>
  407634:	b	406e8c <feof@plt+0x521c>
  407638:	add	x20, sp, #0xd8
  40763c:	mov	x1, x19
  407640:	mov	x0, x20
  407644:	bl	404de0 <feof@plt+0x3170>
  407648:	ldr	w0, [sp, #204]
  40764c:	cbnz	w0, 406e8c <feof@plt+0x521c>
  407650:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407654:	add	x4, x4, #0xf78
  407658:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40765c:	mov	x2, x20
  407660:	mov	x3, x4
  407664:	add	x0, sp, #0xb0
  407668:	add	x1, x1, #0x178
  40766c:	bl	4056c8 <feof@plt+0x3a58>
  407670:	b	406e8c <feof@plt+0x521c>
  407674:	ldr	w0, [sp, #204]
  407678:	cbnz	w0, 406e88 <feof@plt+0x5218>
  40767c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407680:	add	x4, x4, #0xf78
  407684:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407688:	mov	x3, x4
  40768c:	mov	x2, x4
  407690:	add	x0, sp, #0xb0
  407694:	add	x1, x1, #0x2b8
  407698:	bl	4056c8 <feof@plt+0x3a58>
  40769c:	b	406e88 <feof@plt+0x5218>
  4076a0:	ldr	w0, [sp, #204]
  4076a4:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4076a8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076ac:	add	x4, x4, #0xf78
  4076b0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4076b4:	mov	x3, x4
  4076b8:	mov	x2, x4
  4076bc:	add	x0, sp, #0xb0
  4076c0:	add	x1, x1, #0x288
  4076c4:	bl	4056c8 <feof@plt+0x3a58>
  4076c8:	b	406e88 <feof@plt+0x5218>
  4076cc:	add	x20, sp, #0xa0
  4076d0:	mov	x1, x19
  4076d4:	mov	x0, x20
  4076d8:	bl	404de0 <feof@plt+0x3170>
  4076dc:	ldr	w0, [sp, #204]
  4076e0:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4076e4:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076e8:	add	x4, x4, #0xf78
  4076ec:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4076f0:	mov	x2, x20
  4076f4:	mov	x3, x4
  4076f8:	add	x0, sp, #0xb0
  4076fc:	add	x1, x1, #0x378
  407700:	bl	4056c8 <feof@plt+0x3a58>
  407704:	b	406e88 <feof@plt+0x5218>
  407708:	add	x20, sp, #0xa0
  40770c:	mov	w1, w2
  407710:	mov	x0, x20
  407714:	bl	404e08 <feof@plt+0x3198>
  407718:	ldr	w0, [sp, #204]
  40771c:	cbnz	w0, 406e88 <feof@plt+0x5218>
  407720:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407724:	add	x4, x4, #0xf78
  407728:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40772c:	mov	x2, x20
  407730:	mov	x3, x4
  407734:	add	x0, sp, #0xb0
  407738:	add	x1, x1, #0x350
  40773c:	bl	4056c8 <feof@plt+0x3a58>
  407740:	b	406e88 <feof@plt+0x5218>
  407744:	add	x20, sp, #0xa0
  407748:	mov	x1, x19
  40774c:	mov	x0, x20
  407750:	bl	404de0 <feof@plt+0x3170>
  407754:	ldr	w0, [sp, #204]
  407758:	cbnz	w0, 406e88 <feof@plt+0x5218>
  40775c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407760:	add	x4, x4, #0xf78
  407764:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407768:	mov	x2, x20
  40776c:	mov	x3, x4
  407770:	add	x0, sp, #0xb0
  407774:	add	x1, x1, #0x330
  407778:	bl	4056c8 <feof@plt+0x3a58>
  40777c:	b	406e88 <feof@plt+0x5218>
  407780:	add	x20, sp, #0xa0
  407784:	mov	x1, x19
  407788:	mov	x0, x20
  40778c:	bl	404de0 <feof@plt+0x3170>
  407790:	ldr	w0, [sp, #204]
  407794:	cbnz	w0, 406e88 <feof@plt+0x5218>
  407798:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40779c:	add	x4, x4, #0xf78
  4077a0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4077a4:	mov	x2, x20
  4077a8:	mov	x3, x4
  4077ac:	add	x0, sp, #0xb0
  4077b0:	add	x1, x1, #0x310
  4077b4:	bl	4056c8 <feof@plt+0x3a58>
  4077b8:	b	406e88 <feof@plt+0x5218>
  4077bc:	add	x20, sp, #0xa0
  4077c0:	mov	x1, x19
  4077c4:	mov	x0, x20
  4077c8:	bl	404de0 <feof@plt+0x3170>
  4077cc:	ldr	w0, [sp, #204]
  4077d0:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4077d4:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077d8:	add	x4, x4, #0xf78
  4077dc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4077e0:	mov	x2, x20
  4077e4:	mov	x3, x4
  4077e8:	add	x0, sp, #0xb0
  4077ec:	add	x1, x1, #0x2f8
  4077f0:	bl	4056c8 <feof@plt+0x3a58>
  4077f4:	b	406e88 <feof@plt+0x5218>
  4077f8:	add	x20, sp, #0xd8
  4077fc:	mov	x1, x19
  407800:	mov	x0, x20
  407804:	bl	404de0 <feof@plt+0x3170>
  407808:	ldr	w0, [sp, #204]
  40780c:	cbnz	w0, 406e88 <feof@plt+0x5218>
  407810:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407814:	add	x4, x4, #0xf78
  407818:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40781c:	mov	x2, x20
  407820:	mov	x3, x4
  407824:	add	x0, sp, #0xb0
  407828:	add	x1, x1, #0x3e0
  40782c:	bl	4056c8 <feof@plt+0x3a58>
  407830:	b	406e88 <feof@plt+0x5218>
  407834:	mov	x1, x21
  407838:	add	x0, sp, #0x90
  40783c:	bl	404de0 <feof@plt+0x3170>
  407840:	add	x20, sp, #0xa0
  407844:	mov	x1, x19
  407848:	mov	x0, x20
  40784c:	bl	404de0 <feof@plt+0x3170>
  407850:	ldr	w0, [sp, #204]
  407854:	cbnz	w0, 406e88 <feof@plt+0x5218>
  407858:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40785c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407860:	mov	x3, x20
  407864:	add	x2, sp, #0x90
  407868:	add	x4, x4, #0xf78
  40786c:	add	x1, x1, #0x390
  407870:	add	x0, sp, #0xb0
  407874:	bl	4056c8 <feof@plt+0x3a58>
  407878:	b	406e88 <feof@plt+0x5218>
  40787c:	add	x20, sp, #0xd8
  407880:	mov	x1, x19
  407884:	mov	x0, x20
  407888:	bl	404de0 <feof@plt+0x3170>
  40788c:	ldr	w0, [sp, #204]
  407890:	cbnz	w0, 406e8c <feof@plt+0x521c>
  407894:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407898:	add	x4, x4, #0xf78
  40789c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4078a0:	mov	x2, x20
  4078a4:	mov	x3, x4
  4078a8:	add	x0, sp, #0xb0
  4078ac:	add	x1, x1, #0x1c0
  4078b0:	bl	4056c8 <feof@plt+0x3a58>
  4078b4:	b	406e8c <feof@plt+0x521c>
  4078b8:	ldr	w0, [sp, #204]
  4078bc:	cbnz	w0, 406e88 <feof@plt+0x5218>
  4078c0:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4078c4:	add	x4, x4, #0xf78
  4078c8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4078cc:	mov	x3, x4
  4078d0:	mov	x2, x4
  4078d4:	add	x0, sp, #0xb0
  4078d8:	add	x1, x1, #0x1f0
  4078dc:	bl	4056c8 <feof@plt+0x3a58>
  4078e0:	b	406e88 <feof@plt+0x5218>
  4078e4:	mov	x19, x0
  4078e8:	add	x0, sp, #0xb0
  4078ec:	bl	405708 <feof@plt+0x3a98>
  4078f0:	mov	x0, x19
  4078f4:	bl	401c10 <_Unwind_Resume@plt>
  4078f8:	stp	x29, x30, [sp, #-48]!
  4078fc:	mov	x29, sp
  407900:	stp	x19, x20, [sp, #16]
  407904:	mov	x19, x0
  407908:	mov	x20, x1
  40790c:	mov	x0, #0x68                  	// #104
  407910:	str	x21, [sp, #32]
  407914:	mov	w21, w2
  407918:	bl	40a590 <_Znwm@@Base>
  40791c:	mov	x1, x19
  407920:	mov	x19, x0
  407924:	bl	405a78 <feof@plt+0x3e08>
  407928:	mov	w2, w21
  40792c:	mov	x1, x20
  407930:	mov	x0, x19
  407934:	bl	406d80 <feof@plt+0x5110>
  407938:	cbz	w0, 407950 <feof@plt+0x5ce0>
  40793c:	mov	x0, x19
  407940:	ldp	x19, x20, [sp, #16]
  407944:	ldr	x21, [sp, #32]
  407948:	ldp	x29, x30, [sp], #48
  40794c:	ret
  407950:	ldr	x1, [x19]
  407954:	mov	x0, x19
  407958:	mov	x19, #0x0                   	// #0
  40795c:	ldr	x1, [x1, #8]
  407960:	blr	x1
  407964:	mov	x0, x19
  407968:	ldp	x19, x20, [sp, #16]
  40796c:	ldr	x21, [sp, #32]
  407970:	ldp	x29, x30, [sp], #48
  407974:	ret
  407978:	mov	x1, #0x68                  	// #104
  40797c:	mov	x20, x0
  407980:	mov	x0, x19
  407984:	bl	40a5f8 <_ZdlPvm@@Base>
  407988:	mov	x0, x20
  40798c:	bl	401c10 <_Unwind_Resume@plt>
  407990:	stp	x29, x30, [sp, #-192]!
  407994:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407998:	add	x0, x0, #0xd0
  40799c:	mov	x29, sp
  4079a0:	add	x1, sp, #0x78
  4079a4:	stp	x19, x20, [sp, #16]
  4079a8:	stp	x27, x28, [sp, #80]
  4079ac:	str	wzr, [sp, #112]
  4079b0:	bl	408438 <feof@plt+0x67c8>
  4079b4:	cbz	x0, 407e98 <feof@plt+0x6228>
  4079b8:	stp	x21, x22, [sp, #32]
  4079bc:	adrp	x22, 425000 <stderr@@GLIBC_2.17+0x158>
  4079c0:	mov	x1, #0x1                   	// #1
  4079c4:	ldr	x2, [sp, #120]
  4079c8:	str	wzr, [x22, #28]
  4079cc:	stp	x23, x24, [sp, #48]
  4079d0:	stp	x25, x26, [sp, #64]
  4079d4:	stp	x0, x2, [sp, #152]
  4079d8:	stp	xzr, x1, [sp, #168]
  4079dc:	str	xzr, [sp, #184]
  4079e0:	add	x0, sp, #0x98
  4079e4:	bl	405748 <feof@plt+0x3ad8>
  4079e8:	cbz	w0, 407e64 <feof@plt+0x61f4>
  4079ec:	ldr	x0, [sp, #184]
  4079f0:	adrp	x21, 40d000 <_ZdlPvm@@Base+0x2a08>
  4079f4:	add	x21, x21, #0x120
  4079f8:	adrp	x26, 40d000 <_ZdlPvm@@Base+0x2a08>
  4079fc:	mov	x1, x21
  407a00:	add	x26, x26, #0x808
  407a04:	bl	4019a0 <strtok@plt>
  407a08:	add	x23, x26, #0x8
  407a0c:	mov	x25, x0
  407a10:	mov	w24, #0x0                   	// #0
  407a14:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407a18:	add	x0, x0, #0x448
  407a1c:	b	407a28 <feof@plt+0x5db8>
  407a20:	ldr	x0, [x23]
  407a24:	mov	w24, w1
  407a28:	mov	x1, x25
  407a2c:	bl	401b60 <strcmp@plt>
  407a30:	add	w1, w24, #0x1
  407a34:	mov	w19, w0
  407a38:	cmp	w1, #0x9
  407a3c:	add	x23, x23, #0x10
  407a40:	cset	w20, hi  // hi = pmore
  407a44:	cmp	w0, #0x0
  407a48:	csinc	w20, w20, wzr, ne  // ne = any
  407a4c:	cbz	w20, 407a20 <feof@plt+0x5db0>
  407a50:	cbz	w0, 407ab8 <feof@plt+0x5e48>
  407a54:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407a58:	mov	x1, x25
  407a5c:	add	x0, x0, #0x498
  407a60:	bl	401b60 <strcmp@plt>
  407a64:	cbz	w0, 407b28 <feof@plt+0x5eb8>
  407a68:	mov	x1, x25
  407a6c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407a70:	add	x0, x0, #0x4c8
  407a74:	bl	401b60 <strcmp@plt>
  407a78:	mov	w19, w0
  407a7c:	cbz	w0, 407be8 <feof@plt+0x5f78>
  407a80:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407a84:	mov	x1, x25
  407a88:	add	x0, x0, #0x548
  407a8c:	bl	401b60 <strcmp@plt>
  407a90:	cbz	w0, 407d08 <feof@plt+0x6098>
  407a94:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407a98:	mov	x1, x25
  407a9c:	add	x0, x0, #0x590
  407aa0:	bl	401b60 <strcmp@plt>
  407aa4:	cbnz	w0, 407b60 <feof@plt+0x5ef0>
  407aa8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407aac:	mov	w1, #0x1                   	// #1
  407ab0:	str	w1, [x0, #4080]
  407ab4:	b	4079e0 <feof@plt+0x5d70>
  407ab8:	mov	x1, x21
  407abc:	mov	x0, #0x0                   	// #0
  407ac0:	bl	4019a0 <strtok@plt>
  407ac4:	mov	x20, x0
  407ac8:	cbz	x0, 4081c8 <feof@plt+0x6558>
  407acc:	ubfiz	x24, x24, #4, #32
  407ad0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407ad4:	add	x24, x26, x24
  407ad8:	add	x1, x1, #0x138
  407adc:	ldr	x2, [x24, #16]
  407ae0:	bl	401a70 <__isoc99_sscanf@plt>
  407ae4:	cmp	w0, #0x1
  407ae8:	b.eq	4079e0 <feof@plt+0x5d70>  // b.none
  407aec:	add	x21, sp, #0x88
  407af0:	mov	x1, x20
  407af4:	mov	x0, x21
  407af8:	bl	404de0 <feof@plt+0x3170>
  407afc:	ldr	w0, [sp, #180]
  407b00:	cbnz	w0, 407c8c <feof@plt+0x601c>
  407b04:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b08:	add	x4, x4, #0xf78
  407b0c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407b10:	mov	x2, x21
  407b14:	mov	x3, x4
  407b18:	add	x0, sp, #0x98
  407b1c:	add	x1, x1, #0x488
  407b20:	bl	4056c8 <feof@plt+0x3a58>
  407b24:	b	407c8c <feof@plt+0x601c>
  407b28:	mov	x1, x21
  407b2c:	mov	x0, #0x0                   	// #0
  407b30:	bl	4019a0 <strtok@plt>
  407b34:	mov	x19, x0
  407b38:	cbz	x0, 408204 <feof@plt+0x6594>
  407b3c:	bl	4018a0 <strlen@plt>
  407b40:	add	x0, x0, #0x1
  407b44:	bl	401820 <_Znam@plt>
  407b48:	mov	x1, x19
  407b4c:	mov	x19, x0
  407b50:	bl	401990 <strcpy@plt>
  407b54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b58:	str	x19, [x0, #4040]
  407b5c:	b	4079e0 <feof@plt+0x5d70>
  407b60:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407b64:	mov	x1, x25
  407b68:	add	x0, x0, #0x5a8
  407b6c:	bl	401b60 <strcmp@plt>
  407b70:	cbnz	w0, 407b84 <feof@plt+0x5f14>
  407b74:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b78:	mov	w1, #0x1                   	// #1
  407b7c:	str	w1, [x0, #4084]
  407b80:	b	4079e0 <feof@plt+0x5d70>
  407b84:	mov	x1, x25
  407b88:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407b8c:	add	x0, x0, #0x5b8
  407b90:	bl	401b60 <strcmp@plt>
  407b94:	mov	w19, w0
  407b98:	cbz	w0, 407da4 <feof@plt+0x6134>
  407b9c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407ba0:	mov	x1, x25
  407ba4:	add	x0, x0, #0x620
  407ba8:	bl	401b60 <strcmp@plt>
  407bac:	cbz	w0, 407f3c <feof@plt+0x62cc>
  407bb0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407bb4:	mov	x1, x25
  407bb8:	add	x0, x0, #0x628
  407bbc:	bl	401b60 <strcmp@plt>
  407bc0:	cbz	w0, 407d70 <feof@plt+0x6100>
  407bc4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407bc8:	mov	x1, x25
  407bcc:	add	x0, x0, #0x638
  407bd0:	bl	401b60 <strcmp@plt>
  407bd4:	cbnz	w0, 407ebc <feof@plt+0x624c>
  407bd8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407bdc:	mov	w1, #0x1                   	// #1
  407be0:	str	w1, [x0, #4076]
  407be4:	b	4079e0 <feof@plt+0x5d70>
  407be8:	mov	x1, x21
  407bec:	mov	x0, #0x0                   	// #0
  407bf0:	bl	4019a0 <strtok@plt>
  407bf4:	mov	x20, x0
  407bf8:	cbz	x0, 408238 <feof@plt+0x65c8>
  407bfc:	add	x2, sp, #0x70
  407c00:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407c04:	add	x1, x1, #0x138
  407c08:	bl	401a70 <__isoc99_sscanf@plt>
  407c0c:	cmp	w0, #0x1
  407c10:	b.ne	408238 <feof@plt+0x65c8>  // b.any
  407c14:	ldr	w0, [sp, #112]
  407c18:	cmp	w0, #0x0
  407c1c:	b.le	408238 <feof@plt+0x65c8>
  407c20:	add	w0, w0, #0x1
  407c24:	sbfiz	x0, x0, #3, #32
  407c28:	bl	401820 <_Znam@plt>
  407c2c:	adrp	x23, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c30:	ldr	w1, [sp, #112]
  407c34:	add	x24, x23, #0xfd8
  407c38:	mov	x20, #0x0                   	// #0
  407c3c:	str	x0, [x23, #4056]
  407c40:	cmp	w1, #0x0
  407c44:	b.le	407ce8 <feof@plt+0x6078>
  407c48:	mov	x1, x21
  407c4c:	mov	x0, #0x0                   	// #0
  407c50:	bl	4019a0 <strtok@plt>
  407c54:	mov	x19, x0
  407c58:	cbz	x0, 407c74 <feof@plt+0x6004>
  407c5c:	b	407cb4 <feof@plt+0x6044>
  407c60:	ldr	x0, [sp, #184]
  407c64:	mov	x1, x21
  407c68:	bl	4019a0 <strtok@plt>
  407c6c:	mov	x19, x0
  407c70:	cbnz	x0, 407cb4 <feof@plt+0x6044>
  407c74:	add	x0, sp, #0x98
  407c78:	bl	405748 <feof@plt+0x3ad8>
  407c7c:	cbnz	w0, 407c60 <feof@plt+0x5ff0>
  407c80:	ldr	w0, [sp, #180]
  407c84:	cbz	w0, 407d80 <feof@plt+0x6110>
  407c88:	mov	w19, #0x0                   	// #0
  407c8c:	add	x0, sp, #0x98
  407c90:	bl	405708 <feof@plt+0x3a98>
  407c94:	ldp	x21, x22, [sp, #32]
  407c98:	ldp	x23, x24, [sp, #48]
  407c9c:	ldp	x25, x26, [sp, #64]
  407ca0:	mov	w0, w19
  407ca4:	ldp	x19, x20, [sp, #16]
  407ca8:	ldp	x27, x28, [sp, #80]
  407cac:	ldp	x29, x30, [sp], #192
  407cb0:	ret
  407cb4:	mov	x0, x19
  407cb8:	bl	4018a0 <strlen@plt>
  407cbc:	add	x0, x0, #0x1
  407cc0:	bl	401820 <_Znam@plt>
  407cc4:	mov	x1, x19
  407cc8:	mov	x19, x0
  407ccc:	bl	401990 <strcpy@plt>
  407cd0:	ldr	x1, [x24]
  407cd4:	ldr	w0, [sp, #112]
  407cd8:	str	x19, [x1, x20, lsl #3]
  407cdc:	add	x20, x20, #0x1
  407ce0:	cmp	w0, w20
  407ce4:	b.gt	407c48 <feof@plt+0x5fd8>
  407ce8:	mov	x1, x21
  407cec:	mov	x0, #0x0                   	// #0
  407cf0:	bl	4019a0 <strtok@plt>
  407cf4:	cbnz	x0, 408370 <feof@plt+0x6700>
  407cf8:	ldr	x0, [x23, #4056]
  407cfc:	ldrsw	x1, [sp, #112]
  407d00:	str	xzr, [x0, x1, lsl #3]
  407d04:	b	4079e0 <feof@plt+0x5d70>
  407d08:	mov	x1, x21
  407d0c:	mov	x0, #0x0                   	// #0
  407d10:	bl	4019a0 <strtok@plt>
  407d14:	cbz	x0, 4082c0 <feof@plt+0x6650>
  407d18:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x158>
  407d1c:	add	x19, x19, #0x8
  407d20:	add	x3, sp, #0x80
  407d24:	add	x2, sp, #0x88
  407d28:	mov	x1, x19
  407d2c:	bl	406b68 <feof@plt+0x4ef8>
  407d30:	cbnz	w0, 407e30 <feof@plt+0x61c0>
  407d34:	mov	x1, x21
  407d38:	mov	x0, #0x0                   	// #0
  407d3c:	bl	4019a0 <strtok@plt>
  407d40:	cbnz	x0, 407d20 <feof@plt+0x60b0>
  407d44:	ldr	w0, [sp, #180]
  407d48:	cbnz	w0, 407c88 <feof@plt+0x6018>
  407d4c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d50:	add	x4, x4, #0xf78
  407d54:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407d58:	mov	x3, x4
  407d5c:	mov	x2, x4
  407d60:	add	x0, sp, #0x98
  407d64:	add	x1, x1, #0x580
  407d68:	bl	4056c8 <feof@plt+0x3a58>
  407d6c:	b	407c88 <feof@plt+0x6018>
  407d70:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d74:	mov	w1, #0x1                   	// #1
  407d78:	str	w1, [x0, #4088]
  407d7c:	b	4079e0 <feof@plt+0x5d70>
  407d80:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d84:	add	x4, x4, #0xf78
  407d88:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407d8c:	mov	x3, x4
  407d90:	mov	x2, x4
  407d94:	add	x0, sp, #0x98
  407d98:	add	x1, x1, #0x4f0
  407d9c:	bl	4056c8 <feof@plt+0x3a58>
  407da0:	b	407c88 <feof@plt+0x6018>
  407da4:	mov	x0, #0x40                  	// #64
  407da8:	bl	401820 <_Znam@plt>
  407dac:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407db0:	add	x27, x1, #0xfd0
  407db4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2a08>
  407db8:	mov	x26, #0x0                   	// #0
  407dbc:	add	x2, x2, #0x5e8
  407dc0:	str	x0, [x1, #4048]
  407dc4:	mov	w25, #0x10                  	// #16
  407dc8:	str	x2, [sp, #104]
  407dcc:	mov	x1, x21
  407dd0:	mov	x0, #0x0                   	// #0
  407dd4:	bl	4019a0 <strtok@plt>
  407dd8:	mov	x23, x0
  407ddc:	cbz	x0, 407df8 <feof@plt+0x6188>
  407de0:	b	40809c <feof@plt+0x642c>
  407de4:	ldr	x0, [sp, #184]
  407de8:	mov	x1, x21
  407dec:	bl	4019a0 <strtok@plt>
  407df0:	mov	x23, x0
  407df4:	cbnz	x0, 40809c <feof@plt+0x642c>
  407df8:	add	x0, sp, #0x98
  407dfc:	bl	405748 <feof@plt+0x3ad8>
  407e00:	cbnz	w0, 407de4 <feof@plt+0x6174>
  407e04:	ldr	w0, [sp, #180]
  407e08:	cbnz	w0, 407c8c <feof@plt+0x601c>
  407e0c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e10:	add	x4, x4, #0xf78
  407e14:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407e18:	mov	x3, x4
  407e1c:	mov	x2, x4
  407e20:	add	x0, sp, #0x98
  407e24:	add	x1, x1, #0x5c0
  407e28:	bl	4056c8 <feof@plt+0x3a58>
  407e2c:	b	407c8c <feof@plt+0x601c>
  407e30:	ldr	w0, [x22, #28]
  407e34:	fmov	d0, #5.000000000000000000e-01
  407e38:	ldp	d1, d3, [sp, #128]
  407e3c:	adrp	x3, 425000 <stderr@@GLIBC_2.17+0x158>
  407e40:	scvtf	d2, w0
  407e44:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x158>
  407e48:	fmadd	d1, d2, d1, d0
  407e4c:	fmadd	d0, d2, d3, d0
  407e50:	fcvtzs	w1, d1
  407e54:	fcvtzs	w0, d0
  407e58:	str	w1, [x3, #20]
  407e5c:	str	w0, [x2, #16]
  407e60:	b	4079e0 <feof@plt+0x5d70>
  407e64:	ldr	w0, [x22, #28]
  407e68:	cbnz	w0, 408018 <feof@plt+0x63a8>
  407e6c:	ldr	w0, [sp, #180]
  407e70:	cbnz	w0, 407c88 <feof@plt+0x6018>
  407e74:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e78:	add	x4, x4, #0xf78
  407e7c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  407e80:	mov	x3, x4
  407e84:	mov	x2, x4
  407e88:	add	x0, sp, #0x98
  407e8c:	add	x1, x1, #0x6a0
  407e90:	bl	4056c8 <feof@plt+0x3a58>
  407e94:	b	407c88 <feof@plt+0x6018>
  407e98:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e9c:	add	x3, x3, #0xf78
  407ea0:	mov	x2, x3
  407ea4:	mov	x1, x3
  407ea8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407eac:	mov	w19, #0x0                   	// #0
  407eb0:	add	x0, x0, #0x450
  407eb4:	bl	405238 <feof@plt+0x35c8>
  407eb8:	b	407ca0 <feof@plt+0x6030>
  407ebc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407ec0:	mov	x1, x25
  407ec4:	add	x0, x0, #0x658
  407ec8:	bl	401b60 <strcmp@plt>
  407ecc:	cbz	w0, 408140 <feof@plt+0x64d0>
  407ed0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407ed4:	mov	x1, x25
  407ed8:	add	x0, x0, #0x660
  407edc:	bl	401b60 <strcmp@plt>
  407ee0:	cbz	w0, 408274 <feof@plt+0x6604>
  407ee4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  407ee8:	mov	x1, x25
  407eec:	add	x0, x0, #0x238
  407ef0:	bl	401b60 <strcmp@plt>
  407ef4:	cbz	w0, 407e64 <feof@plt+0x61f4>
  407ef8:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407efc:	ldr	x0, [x19, #4024]
  407f00:	cbz	x0, 4079e0 <feof@plt+0x5d70>
  407f04:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  407f08:	add	x1, x1, #0xcb8
  407f0c:	mov	x0, #0x0                   	// #0
  407f10:	bl	4019a0 <strtok@plt>
  407f14:	ldr	x19, [x19, #4024]
  407f18:	mov	x1, x0
  407f1c:	cbz	x0, 407f28 <feof@plt+0x62b8>
  407f20:	bl	405650 <feof@plt+0x39e0>
  407f24:	mov	x1, x0
  407f28:	ldr	w3, [sp, #168]
  407f2c:	mov	x0, x25
  407f30:	ldr	x2, [sp, #160]
  407f34:	blr	x19
  407f38:	b	4079e0 <feof@plt+0x5d70>
  407f3c:	mov	x0, #0x28                  	// #40
  407f40:	bl	401820 <_Znam@plt>
  407f44:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f48:	mov	x24, #0x0                   	// #0
  407f4c:	add	x26, x1, #0xfc0
  407f50:	mov	w23, #0x5                   	// #5
  407f54:	str	x0, [x1, #4032]
  407f58:	stp	xzr, xzr, [x0]
  407f5c:	stp	xzr, xzr, [x0, #16]
  407f60:	str	xzr, [x0, #32]
  407f64:	b	407f90 <feof@plt+0x6320>
  407f68:	mov	x0, x20
  407f6c:	bl	4018a0 <strlen@plt>
  407f70:	add	x0, x0, #0x1
  407f74:	bl	401820 <_Znam@plt>
  407f78:	mov	x19, x0
  407f7c:	mov	x1, x20
  407f80:	bl	401990 <strcpy@plt>
  407f84:	ldr	x0, [x26]
  407f88:	str	x19, [x0, x24, lsl #3]
  407f8c:	add	x24, x24, #0x1
  407f90:	mov	x1, x21
  407f94:	mov	x0, #0x0                   	// #0
  407f98:	mov	w19, w24
  407f9c:	bl	4019a0 <strtok@plt>
  407fa0:	mov	x20, x0
  407fa4:	cbz	x0, 4079e0 <feof@plt+0x5d70>
  407fa8:	add	w0, w24, #0x1
  407fac:	cmp	w23, w0
  407fb0:	b.gt	407f68 <feof@plt+0x62f8>
  407fb4:	lsl	w23, w23, #1
  407fb8:	ldr	x25, [x26]
  407fbc:	sbfiz	x0, x23, #3, #32
  407fc0:	bl	401820 <_Znam@plt>
  407fc4:	str	x0, [x26]
  407fc8:	mov	w3, w24
  407fcc:	cbz	x24, 408230 <feof@plt+0x65c0>
  407fd0:	mov	x1, #0x0                   	// #0
  407fd4:	nop
  407fd8:	ldr	x2, [x25, x1, lsl #3]
  407fdc:	str	x2, [x0, x1, lsl #3]
  407fe0:	add	x1, x1, #0x1
  407fe4:	cmp	w3, w1
  407fe8:	b.gt	407fd8 <feof@plt+0x6368>
  407fec:	cmp	w23, w3
  407ff0:	b.le	40800c <feof@plt+0x639c>
  407ff4:	sxtw	x1, w19
  407ff8:	str	xzr, [x0, x1, lsl #3]
  407ffc:	add	x1, x1, #0x1
  408000:	cmp	w23, w1
  408004:	b.gt	407ff8 <feof@plt+0x6388>
  408008:	cbz	x25, 407f68 <feof@plt+0x62f8>
  40800c:	mov	x0, x25
  408010:	bl	401ab0 <_ZdaPv@plt>
  408014:	b	407f68 <feof@plt+0x62f8>
  408018:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x158>
  40801c:	ldr	w0, [x0, #24]
  408020:	cbz	w0, 408150 <feof@plt+0x64e0>
  408024:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408028:	ldr	x0, [x0, #4056]
  40802c:	cbz	x0, 408294 <feof@plt+0x6624>
  408030:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408034:	ldr	x0, [x0, #4048]
  408038:	cbz	x0, 408344 <feof@plt+0x66d4>
  40803c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  408040:	ldr	w0, [x0, #616]
  408044:	cmp	w0, #0x0
  408048:	b.le	408318 <feof@plt+0x66a8>
  40804c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  408050:	ldr	w0, [x0, #624]
  408054:	cmp	w0, #0x0
  408058:	b.le	4082ec <feof@plt+0x667c>
  40805c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  408060:	mov	w19, #0x1                   	// #1
  408064:	ldr	w0, [x0, #620]
  408068:	cmp	w0, #0x0
  40806c:	b.gt	407c8c <feof@plt+0x601c>
  408070:	ldr	w0, [sp, #180]
  408074:	cbnz	w0, 407c88 <feof@plt+0x6018>
  408078:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40807c:	add	x4, x4, #0xf78
  408080:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408084:	mov	x3, x4
  408088:	mov	x2, x4
  40808c:	add	x0, sp, #0x98
  408090:	add	x1, x1, #0x730
  408094:	bl	4056c8 <feof@plt+0x3a58>
  408098:	b	407c88 <feof@plt+0x6018>
  40809c:	ldr	x1, [sp, #104]
  4080a0:	add	x3, sp, #0x80
  4080a4:	add	x2, sp, #0x74
  4080a8:	mov	x0, x23
  4080ac:	bl	401a70 <__isoc99_sscanf@plt>
  4080b0:	cmp	w0, #0x1
  4080b4:	b.eq	4081b8 <feof@plt+0x6548>  // b.none
  4080b8:	cmp	w0, #0x2
  4080bc:	b.ne	40817c <feof@plt+0x650c>  // b.any
  4080c0:	ldr	w1, [sp, #128]
  4080c4:	ldr	w0, [sp, #116]
  4080c8:	cmp	w0, w1
  4080cc:	cset	w1, le
  4080d0:	cmp	w0, #0x0
  4080d4:	ccmp	w1, #0x0, #0x4, ge  // ge = tcont
  4080d8:	b.eq	40817c <feof@plt+0x650c>  // b.none
  4080dc:	lsl	w24, w26, #1
  4080e0:	add	w24, w24, #0x1
  4080e4:	cmp	w25, w24
  4080e8:	ldr	x23, [x27]
  4080ec:	b.gt	408120 <feof@plt+0x64b0>
  4080f0:	lsl	w28, w25, #1
  4080f4:	sbfiz	x0, x28, #2, #32
  4080f8:	bl	401820 <_Znam@plt>
  4080fc:	sbfiz	x2, x25, #2, #32
  408100:	mov	x1, x23
  408104:	str	x0, [x27]
  408108:	bl	401840 <memcpy@plt>
  40810c:	mov	x0, x23
  408110:	mov	w25, w28
  408114:	bl	401ab0 <_ZdaPv@plt>
  408118:	ldr	w0, [sp, #116]
  40811c:	ldr	x23, [x27]
  408120:	lsl	x1, x26, #3
  408124:	add	x26, x26, #0x1
  408128:	str	w0, [x23, x1]
  40812c:	cbz	w0, 4083c8 <feof@plt+0x6758>
  408130:	add	x23, x23, x1
  408134:	ldr	w0, [sp, #128]
  408138:	str	w0, [x23, #4]
  40813c:	b	407dcc <feof@plt+0x615c>
  408140:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408144:	mov	w1, #0x1                   	// #1
  408148:	str	w1, [x0, #4072]
  40814c:	b	4079e0 <feof@plt+0x5d70>
  408150:	ldr	w0, [sp, #180]
  408154:	cbnz	w0, 407c88 <feof@plt+0x6018>
  408158:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40815c:	add	x4, x4, #0xf78
  408160:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408164:	mov	x3, x4
  408168:	mov	x2, x4
  40816c:	add	x0, sp, #0x98
  408170:	add	x1, x1, #0x6b8
  408174:	bl	4056c8 <feof@plt+0x3a58>
  408178:	b	407c88 <feof@plt+0x6018>
  40817c:	add	x21, sp, #0x88
  408180:	mov	x1, x23
  408184:	mov	x0, x21
  408188:	bl	404de0 <feof@plt+0x3170>
  40818c:	ldr	w0, [sp, #180]
  408190:	cbnz	w0, 407c8c <feof@plt+0x601c>
  408194:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408198:	add	x4, x4, #0xf78
  40819c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4081a0:	mov	x2, x21
  4081a4:	mov	x3, x4
  4081a8:	add	x0, sp, #0x98
  4081ac:	add	x1, x1, #0x5f0
  4081b0:	bl	4056c8 <feof@plt+0x3a58>
  4081b4:	b	407c8c <feof@plt+0x601c>
  4081b8:	ldr	w0, [sp, #116]
  4081bc:	mov	w1, w20
  4081c0:	str	w0, [sp, #128]
  4081c4:	b	4080d0 <feof@plt+0x6460>
  4081c8:	add	x21, sp, #0x88
  4081cc:	mov	x1, x25
  4081d0:	mov	x0, x21
  4081d4:	bl	404de0 <feof@plt+0x3170>
  4081d8:	ldr	w0, [sp, #180]
  4081dc:	cbnz	w0, 407c8c <feof@plt+0x601c>
  4081e0:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4081e4:	add	x4, x4, #0xf78
  4081e8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4081ec:	mov	x2, x21
  4081f0:	mov	x3, x4
  4081f4:	add	x0, sp, #0x98
  4081f8:	add	x1, x1, #0x468
  4081fc:	bl	4056c8 <feof@plt+0x3a58>
  408200:	b	407c8c <feof@plt+0x601c>
  408204:	ldr	w0, [sp, #180]
  408208:	cbnz	w0, 407c88 <feof@plt+0x6018>
  40820c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408210:	add	x4, x4, #0xf78
  408214:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408218:	mov	x3, x4
  40821c:	mov	x2, x4
  408220:	add	x0, sp, #0x98
  408224:	add	x1, x1, #0x4a0
  408228:	bl	4056c8 <feof@plt+0x3a58>
  40822c:	b	407c88 <feof@plt+0x6018>
  408230:	mov	w19, #0x0                   	// #0
  408234:	b	407ff4 <feof@plt+0x6384>
  408238:	add	x21, sp, #0x88
  40823c:	mov	x1, x20
  408240:	mov	x0, x21
  408244:	bl	404de0 <feof@plt+0x3170>
  408248:	ldr	w0, [sp, #180]
  40824c:	cbnz	w0, 407c8c <feof@plt+0x601c>
  408250:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408254:	add	x4, x4, #0xf78
  408258:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40825c:	mov	x2, x21
  408260:	mov	x3, x4
  408264:	add	x0, sp, #0x98
  408268:	add	x1, x1, #0x4d0
  40826c:	bl	4056c8 <feof@plt+0x3a58>
  408270:	b	407c8c <feof@plt+0x601c>
  408274:	mov	x1, x21
  408278:	mov	x0, #0x0                   	// #0
  40827c:	bl	4019a0 <strtok@plt>
  408280:	cbz	x0, 40839c <feof@plt+0x672c>
  408284:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  408288:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40828c:	str	x0, [x1, #4064]
  408290:	b	4079e0 <feof@plt+0x5d70>
  408294:	ldr	w0, [sp, #180]
  408298:	cbnz	w0, 407c88 <feof@plt+0x6018>
  40829c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082a0:	add	x4, x4, #0xf78
  4082a4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4082a8:	mov	x3, x4
  4082ac:	mov	x2, x4
  4082b0:	add	x0, sp, #0x98
  4082b4:	add	x1, x1, #0x6d8
  4082b8:	bl	4056c8 <feof@plt+0x3a58>
  4082bc:	b	407c88 <feof@plt+0x6018>
  4082c0:	ldr	w0, [sp, #180]
  4082c4:	cbnz	w0, 407c88 <feof@plt+0x6018>
  4082c8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082cc:	add	x4, x4, #0xf78
  4082d0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4082d4:	mov	x3, x4
  4082d8:	mov	x2, x4
  4082dc:	add	x0, sp, #0x98
  4082e0:	add	x1, x1, #0x558
  4082e4:	bl	4056c8 <feof@plt+0x3a58>
  4082e8:	b	407c88 <feof@plt+0x6018>
  4082ec:	ldr	w0, [sp, #180]
  4082f0:	cbnz	w0, 407c88 <feof@plt+0x6018>
  4082f4:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082f8:	add	x4, x4, #0xf78
  4082fc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408300:	mov	x3, x4
  408304:	mov	x2, x4
  408308:	add	x0, sp, #0x98
  40830c:	add	x1, x1, #0x720
  408310:	bl	4056c8 <feof@plt+0x3a58>
  408314:	b	407c88 <feof@plt+0x6018>
  408318:	ldr	w0, [sp, #180]
  40831c:	cbnz	w0, 407c88 <feof@plt+0x6018>
  408320:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408324:	add	x4, x4, #0xf78
  408328:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40832c:	mov	x3, x4
  408330:	mov	x2, x4
  408334:	add	x0, sp, #0x98
  408338:	add	x1, x1, #0x708
  40833c:	bl	4056c8 <feof@plt+0x3a58>
  408340:	b	407c88 <feof@plt+0x6018>
  408344:	ldr	w0, [sp, #180]
  408348:	cbnz	w0, 407c88 <feof@plt+0x6018>
  40834c:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408350:	add	x4, x4, #0xf78
  408354:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408358:	mov	x3, x4
  40835c:	mov	x2, x4
  408360:	add	x0, sp, #0x98
  408364:	add	x1, x1, #0x6f0
  408368:	bl	4056c8 <feof@plt+0x3a58>
  40836c:	b	407c88 <feof@plt+0x6018>
  408370:	ldr	w0, [sp, #180]
  408374:	cbnz	w0, 407c88 <feof@plt+0x6018>
  408378:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40837c:	add	x4, x4, #0xf78
  408380:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408384:	mov	x3, x4
  408388:	mov	x2, x4
  40838c:	add	x0, sp, #0x98
  408390:	add	x1, x1, #0x518
  408394:	bl	4056c8 <feof@plt+0x3a58>
  408398:	b	407c88 <feof@plt+0x6018>
  40839c:	ldr	w0, [sp, #180]
  4083a0:	cbnz	w0, 407c88 <feof@plt+0x6018>
  4083a4:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4083a8:	add	x4, x4, #0xf78
  4083ac:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4083b0:	mov	x3, x4
  4083b4:	mov	x2, x4
  4083b8:	add	x0, sp, #0x98
  4083bc:	add	x1, x1, #0x670
  4083c0:	bl	4056c8 <feof@plt+0x3a58>
  4083c4:	b	407c88 <feof@plt+0x6018>
  4083c8:	cmp	w24, #0x1
  4083cc:	b.ne	4079e0 <feof@plt+0x5d70>  // b.any
  4083d0:	ldr	w0, [sp, #180]
  4083d4:	cbnz	w0, 407c88 <feof@plt+0x6018>
  4083d8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4083dc:	add	x4, x4, #0xf78
  4083e0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4083e4:	mov	x3, x4
  4083e8:	mov	x2, x4
  4083ec:	add	x0, sp, #0x98
  4083f0:	add	x1, x1, #0x608
  4083f4:	bl	4056c8 <feof@plt+0x3a58>
  4083f8:	b	407c88 <feof@plt+0x6018>
  4083fc:	mov	x19, x0
  408400:	add	x0, sp, #0x98
  408404:	bl	405708 <feof@plt+0x3a98>
  408408:	mov	x0, x19
  40840c:	bl	401c10 <_Unwind_Resume@plt>
  408410:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408414:	mov	x2, x0
  408418:	ldr	x0, [x1, #4024]
  40841c:	str	x2, [x1, #4024]
  408420:	ret
  408424:	nop
  408428:	mov	x1, x0
  40842c:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408430:	add	x0, x2, #0xfa8
  408434:	b	40ab58 <_ZdlPvm@@Base+0x560>
  408438:	stp	x29, x30, [sp, #-48]!
  40843c:	mov	x29, sp
  408440:	stp	x21, x22, [sp, #32]
  408444:	adrp	x22, 423000 <_Znam@GLIBCXX_3.4>
  408448:	mov	x21, x0
  40844c:	stp	x19, x20, [sp, #16]
  408450:	mov	x20, x1
  408454:	bl	4018a0 <strlen@plt>
  408458:	mov	x19, x0
  40845c:	ldr	x0, [x22, #608]
  408460:	bl	4018a0 <strlen@plt>
  408464:	add	x0, x19, x0
  408468:	add	x0, x0, #0x5
  40846c:	bl	401820 <_Znam@plt>
  408470:	ldr	x2, [x22, #608]
  408474:	mov	x3, x21
  408478:	mov	x19, x0
  40847c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408480:	add	x1, x1, #0x8b0
  408484:	bl	4019b0 <sprintf@plt>
  408488:	mov	x1, x19
  40848c:	mov	x2, x20
  408490:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408494:	add	x0, x0, #0xfa8
  408498:	bl	40ac68 <_ZdlPvm@@Base+0x670>
  40849c:	mov	x1, x0
  4084a0:	mov	x0, x19
  4084a4:	mov	x19, x1
  4084a8:	bl	401ab0 <_ZdaPv@plt>
  4084ac:	mov	x0, x19
  4084b0:	ldp	x19, x20, [sp, #16]
  4084b4:	ldp	x21, x22, [sp, #32]
  4084b8:	ldp	x29, x30, [sp], #48
  4084bc:	ret
  4084c0:	ldp	w13, w8, [x1, #48]
  4084c4:	add	x11, x0, #0x8
  4084c8:	ldr	w12, [x1]
  4084cc:	cmp	w13, w8
  4084d0:	mov	w7, w13
  4084d4:	ccmp	w8, w12, #0x0, lt  // lt = tstop
  4084d8:	mov	w9, w12
  4084dc:	sxtw	x14, w8
  4084e0:	b.ge	408548 <feof@plt+0x68d8>  // b.tcont
  4084e4:	nop
  4084e8:	sub	w10, w9, w8
  4084ec:	sub	w2, w8, w7
  4084f0:	cmp	w10, w2
  4084f4:	b.le	408558 <feof@plt+0x68e8>
  4084f8:	sxtw	x3, w7
  4084fc:	sub	w9, w9, w2
  408500:	sub	w4, w2, #0x1
  408504:	mov	x5, x3
  408508:	add	x4, x4, x3
  40850c:	sxtw	x3, w9
  408510:	add	x2, x0, w7, sxtw #3
  408514:	sub	x3, x3, x5
  408518:	add	x4, x11, x4, lsl #3
  40851c:	nop
  408520:	ldr	x6, [x2, x3, lsl #3]
  408524:	ldr	x5, [x2]
  408528:	str	x6, [x2]
  40852c:	str	x5, [x2, x3, lsl #3]
  408530:	add	x2, x2, #0x8
  408534:	cmp	x4, x2
  408538:	b.ne	408520 <feof@plt+0x68b0>  // b.any
  40853c:	cmp	w9, w8
  408540:	ccmp	w7, w8, #0x0, gt
  408544:	b.lt	4084e8 <feof@plt+0x6878>  // b.tstop
  408548:	sub	w0, w12, w8
  40854c:	add	w0, w0, w13
  408550:	stp	w0, w12, [x1, #48]
  408554:	ret
  408558:	sxtw	x3, w7
  40855c:	sub	w6, w10, #0x1
  408560:	add	x6, x6, x3
  408564:	add	x2, x0, w7, sxtw #3
  408568:	sub	x3, x14, x3
  40856c:	add	x6, x11, x6, lsl #3
  408570:	ldr	x5, [x2, x3, lsl #3]
  408574:	ldr	x4, [x2]
  408578:	str	x5, [x2]
  40857c:	str	x4, [x2, x3, lsl #3]
  408580:	add	x2, x2, #0x8
  408584:	cmp	x2, x6
  408588:	b.ne	408570 <feof@plt+0x6900>  // b.any
  40858c:	add	w7, w7, w10
  408590:	cmp	w9, w8
  408594:	ccmp	w7, w8, #0x0, gt
  408598:	b.lt	4084e8 <feof@plt+0x6878>  // b.tstop
  40859c:	b	408548 <feof@plt+0x68d8>
  4085a0:	stp	x29, x30, [sp, #-192]!
  4085a4:	mov	x29, sp
  4085a8:	stp	x19, x20, [sp, #16]
  4085ac:	mov	w19, w0
  4085b0:	stp	x21, x22, [sp, #32]
  4085b4:	mov	x21, x2
  4085b8:	ldrb	w0, [x2]
  4085bc:	ldr	w2, [x7, #4]
  4085c0:	cmp	w0, #0x3a
  4085c4:	str	x3, [sp, #96]
  4085c8:	csel	w0, w2, wzr, ne  // ne = any
  4085cc:	stp	w5, w0, [sp, #104]
  4085d0:	str	x4, [sp, #112]
  4085d4:	cmp	w19, #0x0
  4085d8:	b.le	408c94 <feof@plt+0x7024>
  4085dc:	ldr	w0, [x7]
  4085e0:	mov	x20, x1
  4085e4:	str	xzr, [x7, #16]
  4085e8:	stp	x23, x24, [sp, #48]
  4085ec:	mov	x24, x7
  4085f0:	stp	x27, x28, [sp, #80]
  4085f4:	cbnz	w0, 4086c8 <feof@plt+0x6a58>
  4085f8:	mov	w1, #0x1                   	// #1
  4085fc:	mov	w0, w1
  408600:	str	w1, [x7]
  408604:	str	xzr, [x24, #32]
  408608:	stp	w0, w0, [x24, #48]
  40860c:	cbz	w6, 4087d8 <feof@plt+0x6b68>
  408610:	mov	w0, #0x1                   	// #1
  408614:	str	w0, [x24, #44]
  408618:	ldrb	w1, [x21]
  40861c:	cmp	w1, #0x2d
  408620:	b.eq	408b54 <feof@plt+0x6ee4>  // b.none
  408624:	cmp	w1, #0x2b
  408628:	b.eq	408b74 <feof@plt+0x6f04>  // b.none
  40862c:	str	w0, [x24, #24]
  408630:	str	wzr, [x24, #40]
  408634:	ldr	w0, [x24]
  408638:	ldr	w1, [x24, #52]
  40863c:	cmp	w1, w0
  408640:	b.le	408648 <feof@plt+0x69d8>
  408644:	str	w0, [x24, #52]
  408648:	ldr	w1, [x24, #48]
  40864c:	cmp	w0, w1
  408650:	b.ge	408658 <feof@plt+0x69e8>  // b.tcont
  408654:	str	w0, [x24, #48]
  408658:	ldr	w1, [x24, #40]
  40865c:	cmp	w1, #0x1
  408660:	b.eq	408830 <feof@plt+0x6bc0>  // b.none
  408664:	cmp	w19, w0
  408668:	b.eq	408810 <feof@plt+0x6ba0>  // b.none
  40866c:	ldr	x4, [x20, w0, sxtw #3]
  408670:	ldrb	w1, [x4]
  408674:	cmp	w1, #0x2d
  408678:	b.ne	40879c <feof@plt+0x6b2c>  // b.any
  40867c:	ldrb	w1, [x4, #1]
  408680:	cmp	w1, #0x2d
  408684:	b.ne	40879c <feof@plt+0x6b2c>  // b.any
  408688:	ldrb	w1, [x4, #2]
  40868c:	cbnz	w1, 40879c <feof@plt+0x6b2c>
  408690:	ldp	w1, w2, [x24, #48]
  408694:	add	w0, w0, #0x1
  408698:	str	w0, [x24]
  40869c:	cmp	w1, w2
  4086a0:	b.eq	408c9c <feof@plt+0x702c>  // b.none
  4086a4:	cmp	w0, w2
  4086a8:	b.eq	4086bc <feof@plt+0x6a4c>  // b.none
  4086ac:	mov	x1, x24
  4086b0:	mov	x0, x20
  4086b4:	bl	4084c0 <feof@plt+0x6850>
  4086b8:	ldr	w1, [x24, #48]
  4086bc:	str	w19, [x24]
  4086c0:	str	w19, [x24, #52]
  4086c4:	b	408814 <feof@plt+0x6ba4>
  4086c8:	ldr	w1, [x7, #24]
  4086cc:	cbz	w1, 408604 <feof@plt+0x6994>
  4086d0:	ldr	x28, [x7, #32]
  4086d4:	cbz	x28, 408634 <feof@plt+0x69c4>
  4086d8:	ldrb	w0, [x28]
  4086dc:	cbz	w0, 408634 <feof@plt+0x69c4>
  4086e0:	ldr	x0, [sp, #96]
  4086e4:	cbz	x0, 408738 <feof@plt+0x6ac8>
  4086e8:	ldr	w0, [x24]
  4086ec:	stp	w0, w0, [sp, #136]
  4086f0:	sxtw	x1, w0
  4086f4:	sbfiz	x0, x0, #3, #32
  4086f8:	str	x0, [sp, #168]
  4086fc:	str	x1, [sp, #176]
  408700:	ldr	x0, [x20, x1, lsl #3]
  408704:	str	x0, [sp, #144]
  408708:	ldrb	w1, [x0, #1]
  40870c:	str	w1, [sp, #128]
  408710:	cmp	w1, #0x2d
  408714:	b.eq	408a4c <feof@plt+0x6ddc>  // b.none
  408718:	ldr	w2, [sp, #104]
  40871c:	cbz	w2, 408738 <feof@plt+0x6ac8>
  408720:	ldrb	w0, [x0, #2]
  408724:	cbnz	w0, 408a4c <feof@plt+0x6ddc>
  408728:	mov	x0, x21
  40872c:	bl	401930 <strchr@plt>
  408730:	cbz	x0, 408a4c <feof@plt+0x6ddc>
  408734:	nop
  408738:	add	x22, x28, #0x1
  40873c:	str	x22, [x24, #32]
  408740:	mov	x0, x21
  408744:	ldrb	w23, [x28]
  408748:	mov	w1, w23
  40874c:	bl	401930 <strchr@plt>
  408750:	ldrb	w2, [x28, #1]
  408754:	mov	x1, x0
  408758:	mov	w0, w23
  40875c:	cbz	w2, 4088cc <feof@plt+0x6c5c>
  408760:	cmp	w23, #0x3a
  408764:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408768:	b.eq	408b84 <feof@plt+0x6f14>  // b.none
  40876c:	ldrb	w3, [x1]
  408770:	ldrb	w2, [x1, #1]
  408774:	cmp	w3, #0x57
  408778:	b.eq	4088dc <feof@plt+0x6c6c>  // b.none
  40877c:	cmp	w2, #0x3a
  408780:	b.eq	408a00 <feof@plt+0x6d90>  // b.none
  408784:	ldp	x19, x20, [sp, #16]
  408788:	ldp	x21, x22, [sp, #32]
  40878c:	ldp	x23, x24, [sp, #48]
  408790:	ldp	x27, x28, [sp, #80]
  408794:	ldp	x29, x30, [sp], #192
  408798:	ret
  40879c:	ldrb	w1, [x4]
  4087a0:	cmp	w1, #0x2d
  4087a4:	b.eq	4088a4 <feof@plt+0x6c34>  // b.none
  4087a8:	ldr	w1, [x24, #40]
  4087ac:	cbz	w1, 408c8c <feof@plt+0x701c>
  4087b0:	add	w1, w0, #0x1
  4087b4:	mov	w0, #0x1                   	// #1
  4087b8:	ldp	x27, x28, [sp, #80]
  4087bc:	str	w1, [x24]
  4087c0:	str	x4, [x24, #16]
  4087c4:	ldp	x23, x24, [sp, #48]
  4087c8:	ldp	x19, x20, [sp, #16]
  4087cc:	ldp	x21, x22, [sp, #32]
  4087d0:	ldp	x29, x30, [sp], #192
  4087d4:	ret
  4087d8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2a08>
  4087dc:	add	x0, x0, #0x8c0
  4087e0:	bl	401bb0 <getenv@plt>
  4087e4:	cbz	x0, 4089d8 <feof@plt+0x6d68>
  4087e8:	mov	w0, #0x1                   	// #1
  4087ec:	str	w0, [x24, #44]
  4087f0:	ldr	x28, [x24, #32]
  4087f4:	ldrb	w0, [x21]
  4087f8:	cmp	w0, #0x2d
  4087fc:	b.eq	408a34 <feof@plt+0x6dc4>  // b.none
  408800:	cmp	w0, #0x2b
  408804:	b.eq	408c2c <feof@plt+0x6fbc>  // b.none
  408808:	str	wzr, [x24, #40]
  40880c:	b	408a40 <feof@plt+0x6dd0>
  408810:	ldp	w1, w19, [x24, #48]
  408814:	cmp	w1, w19
  408818:	b.eq	408c8c <feof@plt+0x701c>  // b.none
  40881c:	mov	w0, #0xffffffff            	// #-1
  408820:	ldp	x27, x28, [sp, #80]
  408824:	str	w1, [x24]
  408828:	ldp	x23, x24, [sp, #48]
  40882c:	b	4087c8 <feof@plt+0x6b58>
  408830:	ldp	w2, w1, [x24, #48]
  408834:	cmp	w2, w1
  408838:	b.eq	4089c4 <feof@plt+0x6d54>  // b.none
  40883c:	cmp	w0, w1
  408840:	b.eq	408854 <feof@plt+0x6be4>  // b.none
  408844:	mov	x1, x24
  408848:	mov	x0, x20
  40884c:	bl	4084c0 <feof@plt+0x6850>
  408850:	ldr	w1, [x24]
  408854:	cmp	w19, w1
  408858:	b.le	408b68 <feof@plt+0x6ef8>
  40885c:	sxtw	x0, w1
  408860:	b	408874 <feof@plt+0x6c04>
  408864:	add	w1, w4, #0x1
  408868:	str	w1, [x24]
  40886c:	cmp	w19, w0
  408870:	b.le	408b68 <feof@plt+0x6ef8>
  408874:	ldr	x2, [x20, x0, lsl #3]
  408878:	mov	w4, w0
  40887c:	mov	w1, w0
  408880:	add	x0, x0, #0x1
  408884:	ldrb	w3, [x2]
  408888:	cmp	w3, #0x2d
  40888c:	b.ne	408864 <feof@plt+0x6bf4>  // b.any
  408890:	ldrb	w2, [x2, #1]
  408894:	cbz	w2, 408864 <feof@plt+0x6bf4>
  408898:	ldr	w0, [x24]
  40889c:	str	w1, [x24, #52]
  4088a0:	b	408664 <feof@plt+0x69f4>
  4088a4:	ldrb	w1, [x4, #1]
  4088a8:	cbz	w1, 4087a8 <feof@plt+0x6b38>
  4088ac:	ldr	x0, [sp, #96]
  4088b0:	cmp	w1, #0x2d
  4088b4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4088b8:	cset	x0, ne  // ne = any
  4088bc:	add	x0, x0, #0x1
  4088c0:	add	x28, x4, x0
  4088c4:	str	x28, [x24, #32]
  4088c8:	b	4086e0 <feof@plt+0x6a70>
  4088cc:	ldr	w2, [x24]
  4088d0:	add	w2, w2, #0x1
  4088d4:	str	w2, [x24]
  4088d8:	b	408760 <feof@plt+0x6af0>
  4088dc:	cmp	w2, #0x3b
  4088e0:	b.ne	40877c <feof@plt+0x6b0c>  // b.any
  4088e4:	ldrb	w1, [x28, #1]
  4088e8:	ldr	w0, [x24]
  4088ec:	cbnz	w1, 4088fc <feof@plt+0x6c8c>
  4088f0:	cmp	w19, w0
  4088f4:	b.eq	408fc8 <feof@plt+0x7358>  // b.none
  4088f8:	ldr	x22, [x20, w0, sxtw #3]
  4088fc:	add	w0, w0, #0x1
  408900:	str	w0, [x24]
  408904:	mov	x27, x22
  408908:	str	x22, [x24, #16]
  40890c:	str	x22, [x24, #32]
  408910:	ldrb	w23, [x22]
  408914:	cmp	w23, #0x3d
  408918:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  40891c:	b.eq	408930 <feof@plt+0x6cc0>  // b.none
  408920:	ldrb	w23, [x27, #1]!
  408924:	cmp	w23, #0x3d
  408928:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  40892c:	b.ne	408920 <feof@plt+0x6cb0>  // b.any
  408930:	ldr	x0, [sp, #96]
  408934:	ldr	x28, [x0]
  408938:	cbz	x28, 409024 <feof@plt+0x73b4>
  40893c:	sub	w1, w27, w22
  408940:	mov	w3, #0x0                   	// #0
  408944:	mov	x2, #0x0                   	// #0
  408948:	stp	x25, x26, [sp, #64]
  40894c:	sub	x26, x27, x22
  408950:	mov	w25, #0x0                   	// #0
  408954:	str	wzr, [sp, #96]
  408958:	str	w23, [sp, #104]
  40895c:	mov	x23, x0
  408960:	stp	x27, x20, [sp, #120]
  408964:	mov	x27, x2
  408968:	mov	w20, w3
  40896c:	str	w19, [sp, #136]
  408970:	mov	x19, x28
  408974:	mov	x28, x1
  408978:	b	40898c <feof@plt+0x6d1c>
  40897c:	mov	w20, #0x1                   	// #1
  408980:	ldr	x19, [x23, #32]!
  408984:	add	w25, w25, #0x1
  408988:	cbz	x19, 408ce4 <feof@plt+0x7074>
  40898c:	mov	x1, x22
  408990:	mov	x2, x26
  408994:	mov	x0, x19
  408998:	bl	401a40 <strncmp@plt>
  40899c:	mov	w1, w0
  4089a0:	mov	x0, x19
  4089a4:	cbnz	w1, 408980 <feof@plt+0x6d10>
  4089a8:	bl	4018a0 <strlen@plt>
  4089ac:	cmp	x28, x0
  4089b0:	b.eq	408f04 <feof@plt+0x7294>  // b.none
  4089b4:	cbnz	x27, 40897c <feof@plt+0x6d0c>
  4089b8:	mov	x27, x23
  4089bc:	str	w25, [sp, #96]
  4089c0:	b	408980 <feof@plt+0x6d10>
  4089c4:	cmp	w0, w1
  4089c8:	b.eq	408854 <feof@plt+0x6be4>  // b.none
  4089cc:	mov	w1, w0
  4089d0:	str	w0, [x24, #48]
  4089d4:	b	408854 <feof@plt+0x6be4>
  4089d8:	str	wzr, [x24, #44]
  4089dc:	ldr	x28, [x24, #32]
  4089e0:	ldrb	w0, [x21]
  4089e4:	cmp	w0, #0x2d
  4089e8:	b.eq	408a34 <feof@plt+0x6dc4>  // b.none
  4089ec:	cmp	w0, #0x2b
  4089f0:	b.eq	408c2c <feof@plt+0x6fbc>  // b.none
  4089f4:	mov	w0, #0x1                   	// #1
  4089f8:	str	w0, [x24, #40]
  4089fc:	b	408a40 <feof@plt+0x6dd0>
  408a00:	ldrb	w1, [x1, #2]
  408a04:	ldrb	w2, [x28, #1]
  408a08:	cmp	w1, #0x3a
  408a0c:	b.eq	408c74 <feof@plt+0x7004>  // b.none
  408a10:	ldr	w1, [x24]
  408a14:	cbz	w2, 408d50 <feof@plt+0x70e0>
  408a18:	add	w1, w1, #0x1
  408a1c:	str	w1, [x24]
  408a20:	str	x22, [x24, #16]
  408a24:	ldp	x27, x28, [sp, #80]
  408a28:	str	xzr, [x24, #32]
  408a2c:	ldp	x23, x24, [sp, #48]
  408a30:	b	4087c8 <feof@plt+0x6b58>
  408a34:	add	x21, x21, #0x1
  408a38:	mov	w0, #0x2                   	// #2
  408a3c:	str	w0, [x24, #40]
  408a40:	mov	w0, #0x1                   	// #1
  408a44:	str	w0, [x24, #24]
  408a48:	b	4086d4 <feof@plt+0x6a64>
  408a4c:	stp	x25, x26, [sp, #64]
  408a50:	mov	x25, x28
  408a54:	ldrb	w0, [x28]
  408a58:	str	w0, [sp, #188]
  408a5c:	cmp	w0, #0x3d
  408a60:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408a64:	b.eq	408a78 <feof@plt+0x6e08>  // b.none
  408a68:	ldrb	w0, [x25, #1]!
  408a6c:	cmp	w0, #0x3d
  408a70:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408a74:	b.ne	408a68 <feof@plt+0x6df8>  // b.any
  408a78:	ldr	x22, [sp, #96]
  408a7c:	ldr	x27, [x22]
  408a80:	cbz	x27, 408c48 <feof@plt+0x6fd8>
  408a84:	mov	w0, #0xffffffff            	// #-1
  408a88:	stp	x20, x21, [sp, #152]
  408a8c:	ldr	w21, [sp, #104]
  408a90:	mov	w1, #0x0                   	// #0
  408a94:	sub	x26, x25, x28
  408a98:	mov	w20, w1
  408a9c:	str	w0, [sp, #120]
  408aa0:	mov	x0, #0x0                   	// #0
  408aa4:	str	w19, [sp, #184]
  408aa8:	mov	x19, x27
  408aac:	mov	x27, x0
  408ab0:	mov	w23, #0x0                   	// #0
  408ab4:	nop
  408ab8:	mov	x2, x26
  408abc:	mov	x1, x28
  408ac0:	mov	x0, x19
  408ac4:	bl	401a40 <strncmp@plt>
  408ac8:	cbnz	w0, 408af8 <feof@plt+0x6e88>
  408acc:	mov	x0, x19
  408ad0:	bl	4018a0 <strlen@plt>
  408ad4:	cmp	w26, w0
  408ad8:	b.eq	408bc4 <feof@plt+0x6f54>  // b.none
  408adc:	cbz	x27, 408b48 <feof@plt+0x6ed8>
  408ae0:	cbnz	w21, 408af4 <feof@plt+0x6e84>
  408ae4:	ldr	w0, [x22, #8]
  408ae8:	ldr	w1, [x27, #8]
  408aec:	cmp	w1, w0
  408af0:	b.eq	408b24 <feof@plt+0x6eb4>  // b.none
  408af4:	mov	w20, #0x1                   	// #1
  408af8:	ldr	x19, [x22, #32]!
  408afc:	add	w23, w23, #0x1
  408b00:	cbnz	x19, 408ab8 <feof@plt+0x6e48>
  408b04:	mov	w0, w20
  408b08:	ldr	w19, [sp, #184]
  408b0c:	ldp	x20, x21, [sp, #152]
  408b10:	cbnz	w0, 408ca8 <feof@plt+0x7038>
  408b14:	mov	x22, x27
  408b18:	cbz	x27, 408c48 <feof@plt+0x6fd8>
  408b1c:	ldr	w23, [sp, #120]
  408b20:	b	408bcc <feof@plt+0x6f5c>
  408b24:	ldr	x0, [x22, #16]
  408b28:	ldr	x1, [x27, #16]
  408b2c:	cmp	x1, x0
  408b30:	b.ne	408af4 <feof@plt+0x6e84>  // b.any
  408b34:	ldr	w0, [x22, #24]
  408b38:	ldr	w1, [x27, #24]
  408b3c:	cmp	w1, w0
  408b40:	csinc	w20, w20, wzr, eq  // eq = none
  408b44:	b	408af8 <feof@plt+0x6e88>
  408b48:	mov	x27, x22
  408b4c:	str	w23, [sp, #120]
  408b50:	b	408af8 <feof@plt+0x6e88>
  408b54:	mov	w1, #0x2                   	// #2
  408b58:	add	x21, x21, #0x1
  408b5c:	str	w0, [x24, #24]
  408b60:	str	w1, [x24, #40]
  408b64:	b	408634 <feof@plt+0x69c4>
  408b68:	mov	w0, w1
  408b6c:	str	w1, [x24, #52]
  408b70:	b	408664 <feof@plt+0x69f4>
  408b74:	add	x21, x21, #0x1
  408b78:	str	w0, [x24, #24]
  408b7c:	str	wzr, [x24, #40]
  408b80:	b	408634 <feof@plt+0x69c4>
  408b84:	ldr	w0, [sp, #108]
  408b88:	cbz	w0, 408bb0 <feof@plt+0x6f40>
  408b8c:	ldr	w1, [x24, #44]
  408b90:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408b94:	ldr	x2, [x20]
  408b98:	ldr	x0, [x0, #3752]
  408b9c:	cbz	w1, 408d6c <feof@plt+0x70fc>
  408ba0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408ba4:	mov	w3, w23
  408ba8:	add	x1, x1, #0x9b8
  408bac:	bl	4018b0 <fprintf@plt>
  408bb0:	mov	w0, #0x3f                  	// #63
  408bb4:	ldp	x27, x28, [sp, #80]
  408bb8:	str	w23, [x24, #8]
  408bbc:	ldp	x23, x24, [sp, #48]
  408bc0:	b	4087c8 <feof@plt+0x6b58>
  408bc4:	ldp	x20, x21, [sp, #152]
  408bc8:	ldr	w19, [sp, #184]
  408bcc:	ldr	w0, [sp, #136]
  408bd0:	ldr	w1, [x22, #8]
  408bd4:	add	w0, w0, #0x1
  408bd8:	str	w0, [x24]
  408bdc:	ldrb	w2, [x25]
  408be0:	cbnz	w2, 408c38 <feof@plt+0x6fc8>
  408be4:	cmp	w1, #0x1
  408be8:	b.eq	408d80 <feof@plt+0x7110>  // b.none
  408bec:	mov	x0, x28
  408bf0:	bl	4018a0 <strlen@plt>
  408bf4:	add	x0, x28, x0
  408bf8:	str	x0, [x24, #32]
  408bfc:	ldr	x0, [sp, #112]
  408c00:	cbz	x0, 408c08 <feof@plt+0x6f98>
  408c04:	str	w23, [x0]
  408c08:	ldr	x1, [x22, #16]
  408c0c:	ldr	w0, [x22, #24]
  408c10:	cbz	x1, 408d40 <feof@plt+0x70d0>
  408c14:	ldp	x23, x24, [sp, #48]
  408c18:	ldp	x25, x26, [sp, #64]
  408c1c:	ldp	x27, x28, [sp, #80]
  408c20:	str	w0, [x1]
  408c24:	mov	w0, #0x0                   	// #0
  408c28:	b	4087c8 <feof@plt+0x6b58>
  408c2c:	add	x21, x21, #0x1
  408c30:	str	wzr, [x24, #40]
  408c34:	b	408a40 <feof@plt+0x6dd0>
  408c38:	cbz	w1, 408ddc <feof@plt+0x716c>
  408c3c:	add	x25, x25, #0x1
  408c40:	str	x25, [x24, #16]
  408c44:	b	408bec <feof@plt+0x6f7c>
  408c48:	ldr	w0, [sp, #104]
  408c4c:	cbz	w0, 408e48 <feof@plt+0x71d8>
  408c50:	ldr	w0, [sp, #128]
  408c54:	cmp	w0, #0x2d
  408c58:	b.eq	408f98 <feof@plt+0x7328>  // b.none
  408c5c:	ldr	w1, [sp, #188]
  408c60:	mov	x0, x21
  408c64:	bl	401930 <strchr@plt>
  408c68:	cbz	x0, 408ff4 <feof@plt+0x7384>
  408c6c:	ldp	x25, x26, [sp, #64]
  408c70:	b	408738 <feof@plt+0x6ac8>
  408c74:	cbz	w2, 408dd4 <feof@plt+0x7164>
  408c78:	ldr	w1, [x24]
  408c7c:	str	x22, [x24, #16]
  408c80:	add	w1, w1, #0x1
  408c84:	str	w1, [x24]
  408c88:	b	408a24 <feof@plt+0x6db4>
  408c8c:	ldp	x23, x24, [sp, #48]
  408c90:	ldp	x27, x28, [sp, #80]
  408c94:	mov	w0, #0xffffffff            	// #-1
  408c98:	b	4087c8 <feof@plt+0x6b58>
  408c9c:	mov	w1, w0
  408ca0:	str	w0, [x24, #48]
  408ca4:	b	4086bc <feof@plt+0x6a4c>
  408ca8:	ldr	w0, [sp, #108]
  408cac:	cbnz	w0, 408da8 <feof@plt+0x7138>
  408cb0:	mov	x0, x28
  408cb4:	bl	4018a0 <strlen@plt>
  408cb8:	add	x4, x28, x0
  408cbc:	ldr	w0, [sp, #136]
  408cc0:	ldp	x25, x26, [sp, #64]
  408cc4:	add	w1, w0, #0x1
  408cc8:	mov	w0, #0x3f                  	// #63
  408ccc:	ldp	x27, x28, [sp, #80]
  408cd0:	str	w1, [x24]
  408cd4:	str	wzr, [x24, #8]
  408cd8:	str	x4, [x24, #32]
  408cdc:	ldp	x23, x24, [sp, #48]
  408ce0:	b	4087c8 <feof@plt+0x6b58>
  408ce4:	mov	x25, x27
  408ce8:	mov	w0, w20
  408cec:	ldr	w23, [sp, #104]
  408cf0:	ldr	w19, [sp, #136]
  408cf4:	ldp	x27, x20, [sp, #120]
  408cf8:	cbnz	w0, 408f60 <feof@plt+0x72f0>
  408cfc:	cbz	x25, 409020 <feof@plt+0x73b0>
  408d00:	ldr	w0, [x25, #8]
  408d04:	cbz	w23, 408eb8 <feof@plt+0x7248>
  408d08:	cbz	w0, 4090dc <feof@plt+0x746c>
  408d0c:	add	x28, x27, #0x1
  408d10:	str	x28, [x24, #16]
  408d14:	mov	x0, x22
  408d18:	bl	4018a0 <strlen@plt>
  408d1c:	add	x22, x22, x0
  408d20:	str	x22, [x24, #32]
  408d24:	ldr	x0, [sp, #112]
  408d28:	cbz	x0, 408d34 <feof@plt+0x70c4>
  408d2c:	ldr	w1, [sp, #96]
  408d30:	str	w1, [x0]
  408d34:	ldr	x1, [x25, #16]
  408d38:	ldr	w0, [x25, #24]
  408d3c:	cbnz	x1, 408c14 <feof@plt+0x6fa4>
  408d40:	ldp	x23, x24, [sp, #48]
  408d44:	ldp	x25, x26, [sp, #64]
  408d48:	ldp	x27, x28, [sp, #80]
  408d4c:	b	4087c8 <feof@plt+0x6b58>
  408d50:	cmp	w19, w1
  408d54:	b.eq	408ee0 <feof@plt+0x7270>  // b.none
  408d58:	ldr	x2, [x20, w1, sxtw #3]
  408d5c:	add	w1, w1, #0x1
  408d60:	str	w1, [x24]
  408d64:	str	x2, [x24, #16]
  408d68:	b	408a24 <feof@plt+0x6db4>
  408d6c:	mov	w3, w23
  408d70:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408d74:	add	x1, x1, #0x9d8
  408d78:	bl	4018b0 <fprintf@plt>
  408d7c:	b	408bb0 <feof@plt+0x6f40>
  408d80:	cmp	w0, w19
  408d84:	b.ge	408f20 <feof@plt+0x72b0>  // b.tcont
  408d88:	ldr	x0, [sp, #168]
  408d8c:	add	x20, x20, x0
  408d90:	ldr	w0, [sp, #136]
  408d94:	add	w0, w0, #0x2
  408d98:	str	w0, [x24]
  408d9c:	ldr	x0, [x20, #8]
  408da0:	str	x0, [x24, #16]
  408da4:	b	408bec <feof@plt+0x6f7c>
  408da8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408dac:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408db0:	ldr	x2, [x20]
  408db4:	add	x1, x1, #0x8d0
  408db8:	ldr	x0, [x0, #3752]
  408dbc:	ldr	x3, [sp, #144]
  408dc0:	bl	4018b0 <fprintf@plt>
  408dc4:	ldr	w0, [x24]
  408dc8:	str	w0, [sp, #136]
  408dcc:	ldr	x28, [x24, #32]
  408dd0:	b	408cb0 <feof@plt+0x7040>
  408dd4:	str	xzr, [x24, #16]
  408dd8:	b	408a24 <feof@plt+0x6db4>
  408ddc:	ldr	w0, [sp, #108]
  408de0:	cbz	w0, 408e1c <feof@plt+0x71ac>
  408de4:	ldr	x0, [sp, #176]
  408de8:	ldr	x2, [x20]
  408dec:	ldr	x1, [x20, x0, lsl #3]
  408df0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408df4:	ldr	x4, [x22]
  408df8:	ldrb	w3, [x1, #1]
  408dfc:	ldr	x0, [x0, #3752]
  408e00:	cmp	w3, #0x2d
  408e04:	b.eq	40909c <feof@plt+0x742c>  // b.none
  408e08:	ldrb	w3, [x1]
  408e0c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408e10:	add	x1, x1, #0x920
  408e14:	bl	4018b0 <fprintf@plt>
  408e18:	ldr	x28, [x24, #32]
  408e1c:	mov	x0, x28
  408e20:	bl	4018a0 <strlen@plt>
  408e24:	add	x4, x28, x0
  408e28:	ldr	w1, [x22, #24]
  408e2c:	mov	w0, #0x3f                  	// #63
  408e30:	ldp	x25, x26, [sp, #64]
  408e34:	ldp	x27, x28, [sp, #80]
  408e38:	str	w1, [x24, #8]
  408e3c:	str	x4, [x24, #32]
  408e40:	ldp	x23, x24, [sp, #48]
  408e44:	b	4087c8 <feof@plt+0x6b58>
  408e48:	ldr	w0, [sp, #108]
  408e4c:	cbz	w0, 408e88 <feof@plt+0x7218>
  408e50:	ldr	w0, [sp, #128]
  408e54:	cmp	w0, #0x2d
  408e58:	b.eq	408fa0 <feof@plt+0x7330>  // b.none
  408e5c:	ldr	x1, [sp, #144]
  408e60:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e64:	ldr	x2, [x20]
  408e68:	mov	x4, x28
  408e6c:	ldrb	w3, [x1]
  408e70:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408e74:	ldr	x0, [x0, #3752]
  408e78:	add	x1, x1, #0x998
  408e7c:	bl	4018b0 <fprintf@plt>
  408e80:	ldr	w0, [x24]
  408e84:	str	w0, [sp, #140]
  408e88:	ldr	w0, [sp, #140]
  408e8c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  408e90:	add	x1, x1, #0x6d0
  408e94:	add	w2, w0, #0x1
  408e98:	mov	w0, #0x3f                  	// #63
  408e9c:	ldp	x25, x26, [sp, #64]
  408ea0:	ldp	x27, x28, [sp, #80]
  408ea4:	str	w2, [x24]
  408ea8:	str	wzr, [x24, #8]
  408eac:	str	x1, [x24, #32]
  408eb0:	ldp	x23, x24, [sp, #48]
  408eb4:	b	4087c8 <feof@plt+0x6b58>
  408eb8:	cmp	w0, #0x1
  408ebc:	b.ne	408d14 <feof@plt+0x70a4>  // b.any
  408ec0:	ldr	w0, [x24]
  408ec4:	cmp	w0, w19
  408ec8:	b.ge	409038 <feof@plt+0x73c8>  // b.tcont
  408ecc:	ldr	x1, [x20, w0, sxtw #3]
  408ed0:	add	w0, w0, #0x1
  408ed4:	str	w0, [x24]
  408ed8:	str	x1, [x24, #16]
  408edc:	b	408d14 <feof@plt+0x70a4>
  408ee0:	ldr	w0, [sp, #108]
  408ee4:	cbnz	w0, 409000 <feof@plt+0x7390>
  408ee8:	str	w23, [x24, #8]
  408eec:	mov	w1, #0x3a                  	// #58
  408ef0:	mov	w0, #0x3f                  	// #63
  408ef4:	ldrb	w2, [x21]
  408ef8:	cmp	w2, w1
  408efc:	csel	w0, w1, w0, eq  // eq = none
  408f00:	b	408a24 <feof@plt+0x6db4>
  408f04:	mov	x0, x23
  408f08:	ldr	w19, [sp, #136]
  408f0c:	ldr	w23, [sp, #104]
  408f10:	str	w25, [sp, #96]
  408f14:	mov	x25, x0
  408f18:	ldp	x27, x20, [sp, #120]
  408f1c:	b	408d00 <feof@plt+0x7090>
  408f20:	ldr	w0, [sp, #108]
  408f24:	cbnz	w0, 409074 <feof@plt+0x7404>
  408f28:	mov	x0, x28
  408f2c:	bl	4018a0 <strlen@plt>
  408f30:	ldr	w1, [x22, #24]
  408f34:	add	x0, x28, x0
  408f38:	str	w1, [x24, #8]
  408f3c:	str	x0, [x24, #32]
  408f40:	ldrb	w0, [x21]
  408f44:	cmp	w0, #0x3a
  408f48:	b.eq	409060 <feof@plt+0x73f0>  // b.none
  408f4c:	mov	w0, #0x3f                  	// #63
  408f50:	ldp	x23, x24, [sp, #48]
  408f54:	ldp	x25, x26, [sp, #64]
  408f58:	ldp	x27, x28, [sp, #80]
  408f5c:	b	4087c8 <feof@plt+0x6b58>
  408f60:	ldr	w0, [sp, #108]
  408f64:	cbnz	w0, 4090b4 <feof@plt+0x7444>
  408f68:	mov	x0, x22
  408f6c:	bl	4018a0 <strlen@plt>
  408f70:	ldr	w1, [x24]
  408f74:	add	x22, x22, x0
  408f78:	mov	w0, #0x3f                  	// #63
  408f7c:	add	w1, w1, #0x1
  408f80:	ldp	x25, x26, [sp, #64]
  408f84:	ldp	x27, x28, [sp, #80]
  408f88:	str	w1, [x24]
  408f8c:	str	x22, [x24, #32]
  408f90:	ldp	x23, x24, [sp, #48]
  408f94:	b	4087c8 <feof@plt+0x6b58>
  408f98:	ldr	w0, [sp, #108]
  408f9c:	cbz	w0, 408e88 <feof@plt+0x7218>
  408fa0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fa4:	mov	x3, x28
  408fa8:	ldr	x2, [x20]
  408fac:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  408fb0:	ldr	x0, [x0, #3752]
  408fb4:	add	x1, x1, #0x978
  408fb8:	bl	4018b0 <fprintf@plt>
  408fbc:	ldr	w0, [x24]
  408fc0:	str	w0, [sp, #140]
  408fc4:	b	408e88 <feof@plt+0x7218>
  408fc8:	ldr	w0, [sp, #108]
  408fcc:	cbnz	w0, 409108 <feof@plt+0x7498>
  408fd0:	ldp	x27, x28, [sp, #80]
  408fd4:	str	w23, [x24, #8]
  408fd8:	mov	w1, #0x3a                  	// #58
  408fdc:	mov	w0, #0x3f                  	// #63
  408fe0:	ldrb	w2, [x21]
  408fe4:	ldp	x23, x24, [sp, #48]
  408fe8:	cmp	w2, w1
  408fec:	csel	w0, w1, w0, eq  // eq = none
  408ff0:	b	4087c8 <feof@plt+0x6b58>
  408ff4:	ldr	w0, [sp, #108]
  408ff8:	cbnz	w0, 408e5c <feof@plt+0x71ec>
  408ffc:	b	408e88 <feof@plt+0x7218>
  409000:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409004:	mov	w3, w23
  409008:	ldr	x2, [x20]
  40900c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  409010:	ldr	x0, [x0, #3752]
  409014:	add	x1, x1, #0x9f8
  409018:	bl	4018b0 <fprintf@plt>
  40901c:	b	408ee8 <feof@plt+0x7278>
  409020:	ldp	x25, x26, [sp, #64]
  409024:	mov	w0, #0x57                  	// #87
  409028:	ldp	x27, x28, [sp, #80]
  40902c:	str	xzr, [x24, #32]
  409030:	ldp	x23, x24, [sp, #48]
  409034:	b	4087c8 <feof@plt+0x6b58>
  409038:	ldr	w1, [sp, #108]
  40903c:	cbnz	w1, 40914c <feof@plt+0x74dc>
  409040:	ldr	x19, [x24, #32]
  409044:	mov	x0, x19
  409048:	bl	4018a0 <strlen@plt>
  40904c:	add	x19, x19, x0
  409050:	str	x19, [x24, #32]
  409054:	ldrb	w0, [x21]
  409058:	cmp	w0, #0x3a
  40905c:	b.ne	408f4c <feof@plt+0x72dc>  // b.any
  409060:	mov	w0, #0x3a                  	// #58
  409064:	ldp	x23, x24, [sp, #48]
  409068:	ldp	x25, x26, [sp, #64]
  40906c:	ldp	x27, x28, [sp, #80]
  409070:	b	4087c8 <feof@plt+0x6b58>
  409074:	ldr	x2, [sp, #176]
  409078:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40907c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  409080:	add	x1, x1, #0x950
  409084:	ldr	x0, [x0, #3752]
  409088:	ldr	x3, [x20, x2, lsl #3]
  40908c:	ldr	x2, [x20]
  409090:	bl	4018b0 <fprintf@plt>
  409094:	ldr	x28, [x24, #32]
  409098:	b	408f28 <feof@plt+0x72b8>
  40909c:	mov	x3, x4
  4090a0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4090a4:	add	x1, x1, #0x8f0
  4090a8:	bl	4018b0 <fprintf@plt>
  4090ac:	ldr	x28, [x24, #32]
  4090b0:	b	408e1c <feof@plt+0x71ac>
  4090b4:	ldrsw	x3, [x24]
  4090b8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4090bc:	ldr	x2, [x20]
  4090c0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4090c4:	ldr	x0, [x0, #3752]
  4090c8:	add	x1, x1, #0xa20
  4090cc:	ldr	x3, [x20, x3, lsl #3]
  4090d0:	bl	4018b0 <fprintf@plt>
  4090d4:	ldr	x22, [x24, #32]
  4090d8:	b	408f68 <feof@plt+0x72f8>
  4090dc:	ldr	w0, [sp, #108]
  4090e0:	cbnz	w0, 409128 <feof@plt+0x74b8>
  4090e4:	mov	x0, x22
  4090e8:	bl	4018a0 <strlen@plt>
  4090ec:	add	x22, x22, x0
  4090f0:	mov	w0, #0x3f                  	// #63
  4090f4:	ldp	x25, x26, [sp, #64]
  4090f8:	ldp	x27, x28, [sp, #80]
  4090fc:	str	x22, [x24, #32]
  409100:	ldp	x23, x24, [sp, #48]
  409104:	b	4087c8 <feof@plt+0x6b58>
  409108:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40910c:	mov	w3, w23
  409110:	ldr	x2, [x20]
  409114:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  409118:	ldr	x0, [x0, #3752]
  40911c:	add	x1, x1, #0x9f8
  409120:	bl	4018b0 <fprintf@plt>
  409124:	b	408fd0 <feof@plt+0x7360>
  409128:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40912c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  409130:	ldr	x3, [x25]
  409134:	add	x1, x1, #0xa48
  409138:	ldr	x0, [x0, #3752]
  40913c:	ldr	x2, [x20]
  409140:	bl	4018b0 <fprintf@plt>
  409144:	ldr	x22, [x24, #32]
  409148:	b	4090e4 <feof@plt+0x7474>
  40914c:	add	x3, x20, w0, sxtw #3
  409150:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409154:	ldr	x2, [x20]
  409158:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40915c:	ldr	x0, [x0, #3752]
  409160:	add	x1, x1, #0x950
  409164:	ldur	x3, [x3, #-8]
  409168:	bl	4018b0 <fprintf@plt>
  40916c:	b	409040 <feof@plt+0x73d0>
  409170:	stp	x29, x30, [sp, #-48]!
  409174:	mov	x29, sp
  409178:	stp	x19, x20, [sp, #16]
  40917c:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  409180:	stp	x21, x22, [sp, #32]
  409184:	add	x22, x20, #0x274
  409188:	ldr	w9, [x20, #628]
  40918c:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x158>
  409190:	add	x19, x21, #0x20
  409194:	ldr	w8, [x22, #4]
  409198:	mov	x7, x19
  40919c:	str	w9, [x21, #32]
  4091a0:	str	w8, [x19, #4]
  4091a4:	bl	4085a0 <feof@plt+0x6930>
  4091a8:	adrp	x2, 427000 <stderr@@GLIBC_2.17+0x2158>
  4091ac:	ldr	w4, [x21, #32]
  4091b0:	ldr	w1, [x19, #8]
  4091b4:	ldr	x3, [x19, #16]
  4091b8:	str	w4, [x20, #628]
  4091bc:	str	x3, [x2, #8]
  4091c0:	str	w1, [x22, #8]
  4091c4:	ldp	x19, x20, [sp, #16]
  4091c8:	ldp	x21, x22, [sp, #32]
  4091cc:	ldp	x29, x30, [sp], #48
  4091d0:	ret
  4091d4:	nop
  4091d8:	mov	w6, #0x1                   	// #1
  4091dc:	mov	w5, #0x0                   	// #0
  4091e0:	mov	x4, #0x0                   	// #0
  4091e4:	mov	x3, #0x0                   	// #0
  4091e8:	b	409170 <feof@plt+0x7500>
  4091ec:	nop
  4091f0:	mov	w6, #0x0                   	// #0
  4091f4:	mov	w5, #0x0                   	// #0
  4091f8:	b	409170 <feof@plt+0x7500>
  4091fc:	nop
  409200:	mov	x7, x5
  409204:	mov	w6, #0x0                   	// #0
  409208:	mov	w5, #0x0                   	// #0
  40920c:	b	4085a0 <feof@plt+0x6930>
  409210:	mov	w6, #0x0                   	// #0
  409214:	mov	w5, #0x1                   	// #1
  409218:	b	409170 <feof@plt+0x7500>
  40921c:	nop
  409220:	mov	x7, x5
  409224:	mov	w6, #0x0                   	// #0
  409228:	mov	w5, #0x1                   	// #1
  40922c:	b	4085a0 <feof@plt+0x6930>
  409230:	stp	x29, x30, [sp, #-32]!
  409234:	mov	x29, sp
  409238:	stp	x19, x20, [sp, #16]
  40923c:	mov	x20, x0
  409240:	ldr	w0, [x0, #8]
  409244:	cbz	w0, 409270 <feof@plt+0x7600>
  409248:	mov	w19, #0x0                   	// #0
  40924c:	nop
  409250:	ldr	x1, [x20]
  409254:	ubfiz	x0, x19, #4, #32
  409258:	add	w19, w19, #0x1
  40925c:	ldr	x0, [x1, x0]
  409260:	bl	401920 <free@plt>
  409264:	ldr	w0, [x20, #8]
  409268:	cmp	w0, w19
  40926c:	b.hi	409250 <feof@plt+0x75e0>  // b.pmore
  409270:	ldr	x0, [x20]
  409274:	cbz	x0, 409284 <feof@plt+0x7614>
  409278:	ldp	x19, x20, [sp, #16]
  40927c:	ldp	x29, x30, [sp], #32
  409280:	b	401ab0 <_ZdaPv@plt>
  409284:	ldp	x19, x20, [sp, #16]
  409288:	ldp	x29, x30, [sp], #32
  40928c:	ret
  409290:	stp	xzr, xzr, [x0]
  409294:	ret
  409298:	stp	x29, x30, [sp, #-32]!
  40929c:	mov	w1, #0x11                  	// #17
  4092a0:	mov	x29, sp
  4092a4:	str	x19, [sp, #16]
  4092a8:	mov	x19, x0
  4092ac:	mov	x0, #0x110                 	// #272
  4092b0:	str	w1, [x19, #8]
  4092b4:	bl	401820 <_Znam@plt>
  4092b8:	mov	x1, x0
  4092bc:	add	x2, x0, #0x110
  4092c0:	stp	xzr, xzr, [x1]
  4092c4:	add	x1, x1, #0x10
  4092c8:	cmp	x2, x1
  4092cc:	b.ne	4092c0 <feof@plt+0x7650>  // b.any
  4092d0:	str	x0, [x19]
  4092d4:	str	wzr, [x19, #12]
  4092d8:	ldr	x19, [sp, #16]
  4092dc:	ldp	x29, x30, [sp], #32
  4092e0:	ret
  4092e4:	nop
  4092e8:	stp	x29, x30, [sp, #-96]!
  4092ec:	mov	x29, sp
  4092f0:	stp	x19, x20, [sp, #16]
  4092f4:	mov	x20, x1
  4092f8:	stp	x21, x22, [sp, #32]
  4092fc:	mov	x21, x0
  409300:	mov	x22, x2
  409304:	stp	x23, x24, [sp, #48]
  409308:	stp	x25, x26, [sp, #64]
  40930c:	stp	x27, x28, [sp, #80]
  409310:	cbz	x1, 409418 <feof@plt+0x77a8>
  409314:	mov	x0, x20
  409318:	bl	40a888 <_ZdlPvm@@Base+0x290>
  40931c:	ldr	w26, [x21, #8]
  409320:	mov	x25, x0
  409324:	ldr	x27, [x21]
  409328:	mov	w1, w26
  40932c:	udiv	x0, x0, x1
  409330:	msub	x0, x0, x1, x25
  409334:	mov	w19, w0
  409338:	lsl	x0, x0, #4
  40933c:	add	x24, x27, x0
  409340:	ldr	x23, [x27, x0]
  409344:	cbz	x23, 4093a4 <feof@plt+0x7734>
  409348:	sub	w28, w26, #0x1
  40934c:	b	409364 <feof@plt+0x76f4>
  409350:	lsl	x3, x3, #4
  409354:	csel	w19, w1, w28, ne  // ne = any
  409358:	add	x24, x27, x3
  40935c:	ldr	x23, [x27, x3]
  409360:	cbz	x23, 4093a4 <feof@plt+0x7734>
  409364:	mov	x1, x20
  409368:	mov	x0, x23
  40936c:	bl	401b60 <strcmp@plt>
  409370:	sub	w1, w19, #0x1
  409374:	cmp	w19, #0x0
  409378:	csel	w3, w1, w28, ne  // ne = any
  40937c:	cbnz	w0, 409350 <feof@plt+0x76e0>
  409380:	str	x22, [x24, #8]
  409384:	mov	x0, x23
  409388:	ldp	x19, x20, [sp, #16]
  40938c:	ldp	x21, x22, [sp, #32]
  409390:	ldp	x23, x24, [sp, #48]
  409394:	ldp	x25, x26, [sp, #64]
  409398:	ldp	x27, x28, [sp, #80]
  40939c:	ldp	x29, x30, [sp], #96
  4093a0:	ret
  4093a4:	cbz	x22, 40956c <feof@plt+0x78fc>
  4093a8:	ldr	w0, [x21, #12]
  4093ac:	ubfiz	x19, x19, #4, #32
  4093b0:	cmp	w26, w0, lsl #2
  4093b4:	b.ls	40942c <feof@plt+0x77bc>  // b.plast
  4093b8:	mov	x0, x20
  4093bc:	bl	4018a0 <strlen@plt>
  4093c0:	add	x23, x0, #0x1
  4093c4:	mov	x0, x23
  4093c8:	bl	401b90 <malloc@plt>
  4093cc:	mov	x2, x23
  4093d0:	mov	x1, x20
  4093d4:	mov	x23, x0
  4093d8:	bl	401840 <memcpy@plt>
  4093dc:	ldr	x1, [x21]
  4093e0:	ldr	w0, [x21, #12]
  4093e4:	add	x2, x1, x19
  4093e8:	str	x23, [x1, x19]
  4093ec:	add	w0, w0, #0x1
  4093f0:	ldp	x19, x20, [sp, #16]
  4093f4:	str	x22, [x2, #8]
  4093f8:	str	w0, [x21, #12]
  4093fc:	mov	x0, x23
  409400:	ldp	x21, x22, [sp, #32]
  409404:	ldp	x23, x24, [sp, #48]
  409408:	ldp	x25, x26, [sp, #64]
  40940c:	ldp	x27, x28, [sp, #80]
  409410:	ldp	x29, x30, [sp], #96
  409414:	ret
  409418:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40941c:	mov	w0, #0x1f                  	// #31
  409420:	add	x1, x1, #0xa78
  409424:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409428:	b	409314 <feof@plt+0x76a4>
  40942c:	mov	w0, w26
  409430:	bl	40a910 <_ZdlPvm@@Base+0x318>
  409434:	str	w0, [x21, #8]
  409438:	ubfiz	x19, x0, #4, #32
  40943c:	mov	w23, w0
  409440:	mov	x0, x19
  409444:	bl	401820 <_Znam@plt>
  409448:	add	x2, x19, x0
  40944c:	mov	x1, x0
  409450:	cbz	x23, 409468 <feof@plt+0x77f8>
  409454:	nop
  409458:	stp	xzr, xzr, [x1]
  40945c:	add	x1, x1, #0x10
  409460:	cmp	x2, x1
  409464:	b.ne	409458 <feof@plt+0x77e8>  // b.any
  409468:	str	x0, [x21]
  40946c:	cbz	w26, 409518 <feof@plt+0x78a8>
  409470:	sub	w26, w26, #0x1
  409474:	add	x19, x27, #0x10
  409478:	mov	x23, x27
  40947c:	add	x19, x19, w26, uxtw #4
  409480:	b	409494 <feof@plt+0x7824>
  409484:	bl	401920 <free@plt>
  409488:	add	x23, x23, #0x10
  40948c:	cmp	x19, x23
  409490:	b.eq	409514 <feof@plt+0x78a4>  // b.none
  409494:	ldr	x0, [x23]
  409498:	cbz	x0, 409488 <feof@plt+0x7818>
  40949c:	ldr	x1, [x23, #8]
  4094a0:	cbz	x1, 409484 <feof@plt+0x7814>
  4094a4:	bl	40a888 <_ZdlPvm@@Base+0x290>
  4094a8:	ldr	w2, [x21, #8]
  4094ac:	ldr	x3, [x21]
  4094b0:	mov	w4, w2
  4094b4:	udiv	x1, x0, x4
  4094b8:	msub	x1, x1, x4, x0
  4094bc:	mov	w0, w1
  4094c0:	lsl	x1, x1, #4
  4094c4:	add	x4, x3, x1
  4094c8:	ldr	x1, [x3, x1]
  4094cc:	cbz	x1, 4094f8 <feof@plt+0x7888>
  4094d0:	sub	w2, w2, #0x1
  4094d4:	nop
  4094d8:	cmp	w0, #0x0
  4094dc:	sub	w0, w0, #0x1
  4094e0:	csel	w1, w0, w2, ne  // ne = any
  4094e4:	csel	w0, w0, w2, ne  // ne = any
  4094e8:	lsl	x1, x1, #4
  4094ec:	add	x4, x3, x1
  4094f0:	ldr	x1, [x3, x1]
  4094f4:	cbnz	x1, 4094d8 <feof@plt+0x7868>
  4094f8:	ldr	x0, [x23]
  4094fc:	str	x0, [x4]
  409500:	ldr	x0, [x23, #8]
  409504:	str	x0, [x4, #8]
  409508:	add	x23, x23, #0x10
  40950c:	cmp	x19, x23
  409510:	b.ne	409494 <feof@plt+0x7824>  // b.any
  409514:	ldr	x0, [x21]
  409518:	ldr	w2, [x21, #8]
  40951c:	mov	w19, w2
  409520:	udiv	x3, x25, x19
  409524:	msub	x19, x3, x19, x25
  409528:	mov	w1, w19
  40952c:	lsl	x19, x19, #4
  409530:	ldr	x3, [x0, x19]
  409534:	cbz	x3, 40955c <feof@plt+0x78ec>
  409538:	sub	w2, w2, #0x1
  40953c:	nop
  409540:	cmp	w1, #0x0
  409544:	sub	w1, w1, #0x1
  409548:	csel	w19, w1, w2, ne  // ne = any
  40954c:	csel	w1, w1, w2, ne  // ne = any
  409550:	lsl	x19, x19, #4
  409554:	ldr	x3, [x0, x19]
  409558:	cbnz	x3, 409540 <feof@plt+0x78d0>
  40955c:	cbz	x27, 4093b8 <feof@plt+0x7748>
  409560:	mov	x0, x27
  409564:	bl	401ab0 <_ZdaPv@plt>
  409568:	b	4093b8 <feof@plt+0x7748>
  40956c:	mov	x23, #0x0                   	// #0
  409570:	b	409384 <feof@plt+0x7714>
  409574:	nop
  409578:	stp	x29, x30, [sp, #-64]!
  40957c:	mov	x29, sp
  409580:	stp	x19, x20, [sp, #16]
  409584:	mov	x19, x0
  409588:	stp	x21, x22, [sp, #32]
  40958c:	mov	x22, x1
  409590:	str	x23, [sp, #48]
  409594:	cbz	x1, 409614 <feof@plt+0x79a4>
  409598:	mov	x0, x22
  40959c:	bl	40a888 <_ZdlPvm@@Base+0x290>
  4095a0:	ldr	w20, [x19, #8]
  4095a4:	ldr	x21, [x19]
  4095a8:	mov	w2, w20
  4095ac:	udiv	x1, x0, x2
  4095b0:	msub	x0, x1, x2, x0
  4095b4:	mov	w19, w0
  4095b8:	lsl	x0, x0, #4
  4095bc:	add	x23, x21, x0
  4095c0:	ldr	x0, [x21, x0]
  4095c4:	cbz	x0, 409600 <feof@plt+0x7990>
  4095c8:	sub	w20, w20, #0x1
  4095cc:	b	4095e4 <feof@plt+0x7974>
  4095d0:	lsl	x0, x2, #4
  4095d4:	csel	w19, w3, w20, ne  // ne = any
  4095d8:	add	x23, x21, x0
  4095dc:	ldr	x0, [x21, x0]
  4095e0:	cbz	x0, 409600 <feof@plt+0x7990>
  4095e4:	mov	x1, x22
  4095e8:	bl	401b60 <strcmp@plt>
  4095ec:	sub	w3, w19, #0x1
  4095f0:	cmp	w19, #0x0
  4095f4:	csel	w2, w3, w20, ne  // ne = any
  4095f8:	cbnz	w0, 4095d0 <feof@plt+0x7960>
  4095fc:	ldr	x0, [x23, #8]
  409600:	ldp	x19, x20, [sp, #16]
  409604:	ldp	x21, x22, [sp, #32]
  409608:	ldr	x23, [sp, #48]
  40960c:	ldp	x29, x30, [sp], #64
  409610:	ret
  409614:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  409618:	mov	w0, #0x1f                  	// #31
  40961c:	add	x1, x1, #0xa78
  409620:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409624:	b	409598 <feof@plt+0x7928>
  409628:	stp	x29, x30, [sp, #-80]!
  40962c:	mov	x29, sp
  409630:	stp	x21, x22, [sp, #32]
  409634:	ldr	x22, [x1]
  409638:	stp	x19, x20, [sp, #16]
  40963c:	mov	x19, x0
  409640:	stp	x23, x24, [sp, #48]
  409644:	mov	x24, x1
  409648:	str	x25, [sp, #64]
  40964c:	cbz	x22, 4096dc <feof@plt+0x7a6c>
  409650:	mov	x0, x22
  409654:	bl	40a888 <_ZdlPvm@@Base+0x290>
  409658:	ldr	w21, [x19, #8]
  40965c:	ldr	x25, [x19]
  409660:	mov	w2, w21
  409664:	udiv	x1, x0, x2
  409668:	msub	x0, x1, x2, x0
  40966c:	mov	w20, w0
  409670:	lsl	x0, x0, #4
  409674:	add	x23, x25, x0
  409678:	ldr	x19, [x25, x0]
  40967c:	cbz	x19, 4096c0 <feof@plt+0x7a50>
  409680:	sub	w21, w21, #0x1
  409684:	b	40969c <feof@plt+0x7a2c>
  409688:	lsl	x0, x2, #4
  40968c:	csel	w20, w3, w21, ne  // ne = any
  409690:	add	x23, x25, x0
  409694:	ldr	x19, [x25, x0]
  409698:	cbz	x19, 4096c0 <feof@plt+0x7a50>
  40969c:	mov	x1, x22
  4096a0:	mov	x0, x19
  4096a4:	bl	401b60 <strcmp@plt>
  4096a8:	sub	w3, w20, #0x1
  4096ac:	cmp	w20, #0x0
  4096b0:	csel	w2, w3, w21, ne  // ne = any
  4096b4:	cbnz	w0, 409688 <feof@plt+0x7a18>
  4096b8:	str	x19, [x24]
  4096bc:	ldr	x19, [x23, #8]
  4096c0:	mov	x0, x19
  4096c4:	ldp	x19, x20, [sp, #16]
  4096c8:	ldp	x21, x22, [sp, #32]
  4096cc:	ldp	x23, x24, [sp, #48]
  4096d0:	ldr	x25, [sp, #64]
  4096d4:	ldp	x29, x30, [sp], #80
  4096d8:	ret
  4096dc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  4096e0:	mov	w0, #0x1f                  	// #31
  4096e4:	add	x1, x1, #0xa78
  4096e8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  4096ec:	b	409650 <feof@plt+0x79e0>
  4096f0:	str	x1, [x0]
  4096f4:	str	wzr, [x0, #8]
  4096f8:	ret
  4096fc:	nop
  409700:	ldr	w3, [x0, #8]
  409704:	mov	x6, x0
  409708:	ldr	x0, [x0]
  40970c:	ubfiz	x5, x3, #4, #32
  409710:	ldr	x4, [x0]
  409714:	ldr	w0, [x0, #8]
  409718:	add	x4, x4, x5
  40971c:	cmp	w3, w0
  409720:	b.cc	409734 <feof@plt+0x7ac4>  // b.lo, b.ul, b.last
  409724:	b	40975c <feof@plt+0x7aec>
  409728:	str	w3, [x6, #8]
  40972c:	add	x4, x4, #0x10
  409730:	b.eq	40975c <feof@plt+0x7aec>  // b.none
  409734:	ldr	x5, [x4]
  409738:	add	w3, w3, #0x1
  40973c:	cmp	w0, w3
  409740:	cbz	x5, 409728 <feof@plt+0x7ab8>
  409744:	str	x5, [x1]
  409748:	mov	w0, #0x1                   	// #1
  40974c:	ldr	x1, [x4, #8]
  409750:	str	x1, [x2]
  409754:	str	w3, [x6, #8]
  409758:	ret
  40975c:	mov	w0, #0x0                   	// #0
  409760:	ret
  409764:	nop
  409768:	stp	x29, x30, [sp, #-48]!
  40976c:	mov	x0, #0x1b00                	// #6912
  409770:	mov	x29, sp
  409774:	stp	x19, x20, [sp, #16]
  409778:	adrp	x19, 423000 <_Znam@GLIBCXX_3.4>
  40977c:	add	x19, x19, #0x280
  409780:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x158>
  409784:	add	x20, x20, #0x58
  409788:	str	x21, [sp, #32]
  40978c:	add	x21, x19, x0
  409790:	mov	x0, #0x8                   	// #8
  409794:	bl	401820 <_Znam@plt>
  409798:	mov	x2, x0
  40979c:	mov	x0, x20
  4097a0:	ldr	x3, [x19, #8]
  4097a4:	ldr	x1, [x19], #16
  4097a8:	str	x3, [x2]
  4097ac:	bl	4092e8 <feof@plt+0x7678>
  4097b0:	cmp	x19, x21
  4097b4:	b.ne	409790 <feof@plt+0x7b20>  // b.any
  4097b8:	ldp	x19, x20, [sp, #16]
  4097bc:	ldr	x21, [sp, #32]
  4097c0:	ldp	x29, x30, [sp], #48
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-16]!
  4097cc:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x158>
  4097d0:	mov	x1, x0
  4097d4:	mov	x29, sp
  4097d8:	add	x0, x2, #0x58
  4097dc:	bl	409578 <feof@plt+0x7908>
  4097e0:	cbz	x0, 4097e8 <feof@plt+0x7b78>
  4097e4:	ldr	x0, [x0]
  4097e8:	ldp	x29, x30, [sp], #16
  4097ec:	ret
  4097f0:	mov	w1, w0
  4097f4:	tbz	w0, #31, 409848 <feof@plt+0x7bd8>
  4097f8:	adrp	x3, 425000 <stderr@@GLIBC_2.17+0x158>
  4097fc:	add	x3, x3, #0x70
  409800:	mov	w6, #0x6667                	// #26215
  409804:	add	x3, x3, #0x14
  409808:	movk	w6, #0x6666, lsl #16
  40980c:	mov	w5, #0x30                  	// #48
  409810:	smull	x0, w1, w6
  409814:	mov	x4, x3
  409818:	asr	x0, x0, #34
  40981c:	sub	w0, w0, w1, asr #31
  409820:	add	w2, w0, w0, lsl #2
  409824:	sub	w2, w1, w2, lsl #1
  409828:	mov	w1, w0
  40982c:	sub	w0, w5, w2
  409830:	strb	w0, [x3, #-1]!
  409834:	cbnz	w1, 409810 <feof@plt+0x7ba0>
  409838:	mov	w1, #0x2d                  	// #45
  40983c:	sub	x0, x4, #0x2
  409840:	sturb	w1, [x3, #-1]
  409844:	ret
  409848:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x158>
  40984c:	add	x0, x0, #0x70
  409850:	mov	w4, #0xcccd                	// #52429
  409854:	add	x0, x0, #0x14
  409858:	movk	w4, #0xcccc, lsl #16
  40985c:	nop
  409860:	umull	x3, w1, w4
  409864:	lsr	x3, x3, #35
  409868:	add	w2, w3, w3, lsl #2
  40986c:	sub	w2, w1, w2, lsl #1
  409870:	mov	w1, w3
  409874:	add	w2, w2, #0x30
  409878:	strb	w2, [x0, #-1]!
  40987c:	cbnz	w3, 409860 <feof@plt+0x7bf0>
  409880:	ret
  409884:	nop
  409888:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x158>
  40988c:	add	x1, x1, #0x70
  409890:	mov	w3, w0
  409894:	mov	w4, #0xcccd                	// #52429
  409898:	add	x0, x1, #0x2c
  40989c:	movk	w4, #0xcccc, lsl #16
  4098a0:	umull	x2, w3, w4
  4098a4:	cmp	w3, #0x9
  4098a8:	lsr	x2, x2, #35
  4098ac:	add	w1, w2, w2, lsl #2
  4098b0:	sub	w1, w3, w1, lsl #1
  4098b4:	mov	w3, w2
  4098b8:	add	w1, w1, #0x30
  4098bc:	strb	w1, [x0, #-1]!
  4098c0:	b.hi	4098a0 <feof@plt+0x7c30>  // b.pmore
  4098c4:	ret
  4098c8:	stp	xzr, xzr, [x0]
  4098cc:	ret
  4098d0:	stp	x29, x30, [sp, #-32]!
  4098d4:	mov	w1, #0x11                  	// #17
  4098d8:	mov	x29, sp
  4098dc:	str	x19, [sp, #16]
  4098e0:	mov	x19, x0
  4098e4:	mov	x0, #0x110                 	// #272
  4098e8:	str	w1, [x19, #8]
  4098ec:	bl	401820 <_Znam@plt>
  4098f0:	mov	x1, x0
  4098f4:	add	x2, x0, #0x110
  4098f8:	stp	xzr, xzr, [x1]
  4098fc:	add	x1, x1, #0x10
  409900:	cmp	x2, x1
  409904:	b.ne	4098f8 <feof@plt+0x7c88>  // b.any
  409908:	str	x0, [x19]
  40990c:	str	wzr, [x19, #12]
  409910:	ldr	x19, [sp, #16]
  409914:	ldp	x29, x30, [sp], #32
  409918:	ret
  40991c:	nop
  409920:	stp	x29, x30, [sp, #-32]!
  409924:	mov	x29, sp
  409928:	stp	x19, x20, [sp, #16]
  40992c:	mov	x20, x0
  409930:	ldr	w0, [x0, #8]
  409934:	cbz	w0, 409960 <feof@plt+0x7cf0>
  409938:	mov	w19, #0x0                   	// #0
  40993c:	nop
  409940:	ldr	x1, [x20]
  409944:	ubfiz	x0, x19, #4, #32
  409948:	add	w19, w19, #0x1
  40994c:	ldr	x0, [x1, x0]
  409950:	bl	401920 <free@plt>
  409954:	ldr	w0, [x20, #8]
  409958:	cmp	w0, w19
  40995c:	b.hi	409940 <feof@plt+0x7cd0>  // b.pmore
  409960:	ldr	x0, [x20]
  409964:	cbz	x0, 409974 <feof@plt+0x7d04>
  409968:	ldp	x19, x20, [sp, #16]
  40996c:	ldp	x29, x30, [sp], #32
  409970:	b	401ab0 <_ZdaPv@plt>
  409974:	ldp	x19, x20, [sp, #16]
  409978:	ldp	x29, x30, [sp], #32
  40997c:	ret
  409980:	stp	x29, x30, [sp, #-96]!
  409984:	mov	x29, sp
  409988:	stp	x19, x20, [sp, #16]
  40998c:	mov	x20, x1
  409990:	stp	x21, x22, [sp, #32]
  409994:	mov	x21, x0
  409998:	mov	x22, x2
  40999c:	stp	x23, x24, [sp, #48]
  4099a0:	stp	x25, x26, [sp, #64]
  4099a4:	stp	x27, x28, [sp, #80]
  4099a8:	cbz	x1, 409ab0 <feof@plt+0x7e40>
  4099ac:	mov	x0, x20
  4099b0:	bl	40a888 <_ZdlPvm@@Base+0x290>
  4099b4:	ldr	w26, [x21, #8]
  4099b8:	mov	x25, x0
  4099bc:	ldr	x27, [x21]
  4099c0:	mov	w1, w26
  4099c4:	udiv	x0, x0, x1
  4099c8:	msub	x0, x0, x1, x25
  4099cc:	mov	w19, w0
  4099d0:	lsl	x0, x0, #4
  4099d4:	add	x24, x27, x0
  4099d8:	ldr	x23, [x27, x0]
  4099dc:	cbz	x23, 409a3c <feof@plt+0x7dcc>
  4099e0:	sub	w28, w26, #0x1
  4099e4:	b	4099fc <feof@plt+0x7d8c>
  4099e8:	lsl	x3, x3, #4
  4099ec:	csel	w19, w1, w28, ne  // ne = any
  4099f0:	add	x24, x27, x3
  4099f4:	ldr	x23, [x27, x3]
  4099f8:	cbz	x23, 409a3c <feof@plt+0x7dcc>
  4099fc:	mov	x1, x20
  409a00:	mov	x0, x23
  409a04:	bl	401b60 <strcmp@plt>
  409a08:	sub	w1, w19, #0x1
  409a0c:	cmp	w19, #0x0
  409a10:	csel	w3, w1, w28, ne  // ne = any
  409a14:	cbnz	w0, 4099e8 <feof@plt+0x7d78>
  409a18:	str	x22, [x24, #8]
  409a1c:	mov	x0, x23
  409a20:	ldp	x19, x20, [sp, #16]
  409a24:	ldp	x21, x22, [sp, #32]
  409a28:	ldp	x23, x24, [sp, #48]
  409a2c:	ldp	x25, x26, [sp, #64]
  409a30:	ldp	x27, x28, [sp, #80]
  409a34:	ldp	x29, x30, [sp], #96
  409a38:	ret
  409a3c:	cbz	x22, 409c04 <feof@plt+0x7f94>
  409a40:	ldr	w0, [x21, #12]
  409a44:	ubfiz	x19, x19, #4, #32
  409a48:	cmp	w26, w0, lsl #2
  409a4c:	b.ls	409ac4 <feof@plt+0x7e54>  // b.plast
  409a50:	mov	x0, x20
  409a54:	bl	4018a0 <strlen@plt>
  409a58:	add	x23, x0, #0x1
  409a5c:	mov	x0, x23
  409a60:	bl	401b90 <malloc@plt>
  409a64:	mov	x2, x23
  409a68:	mov	x1, x20
  409a6c:	mov	x23, x0
  409a70:	bl	401840 <memcpy@plt>
  409a74:	ldr	x1, [x21]
  409a78:	ldr	w0, [x21, #12]
  409a7c:	add	x2, x1, x19
  409a80:	str	x23, [x1, x19]
  409a84:	add	w0, w0, #0x1
  409a88:	ldp	x19, x20, [sp, #16]
  409a8c:	str	x22, [x2, #8]
  409a90:	str	w0, [x21, #12]
  409a94:	mov	x0, x23
  409a98:	ldp	x21, x22, [sp, #32]
  409a9c:	ldp	x23, x24, [sp, #48]
  409aa0:	ldp	x25, x26, [sp, #64]
  409aa4:	ldp	x27, x28, [sp, #80]
  409aa8:	ldp	x29, x30, [sp], #96
  409aac:	ret
  409ab0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  409ab4:	mov	w0, #0x28                  	// #40
  409ab8:	add	x1, x1, #0x480
  409abc:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409ac0:	b	4099ac <feof@plt+0x7d3c>
  409ac4:	mov	w0, w26
  409ac8:	bl	40a910 <_ZdlPvm@@Base+0x318>
  409acc:	str	w0, [x21, #8]
  409ad0:	ubfiz	x19, x0, #4, #32
  409ad4:	mov	w23, w0
  409ad8:	mov	x0, x19
  409adc:	bl	401820 <_Znam@plt>
  409ae0:	add	x2, x19, x0
  409ae4:	mov	x1, x0
  409ae8:	cbz	x23, 409b00 <feof@plt+0x7e90>
  409aec:	nop
  409af0:	stp	xzr, xzr, [x1]
  409af4:	add	x1, x1, #0x10
  409af8:	cmp	x2, x1
  409afc:	b.ne	409af0 <feof@plt+0x7e80>  // b.any
  409b00:	str	x0, [x21]
  409b04:	cbz	w26, 409bb0 <feof@plt+0x7f40>
  409b08:	sub	w26, w26, #0x1
  409b0c:	add	x19, x27, #0x10
  409b10:	mov	x23, x27
  409b14:	add	x19, x19, w26, uxtw #4
  409b18:	b	409b2c <feof@plt+0x7ebc>
  409b1c:	bl	401920 <free@plt>
  409b20:	add	x23, x23, #0x10
  409b24:	cmp	x19, x23
  409b28:	b.eq	409bac <feof@plt+0x7f3c>  // b.none
  409b2c:	ldr	x0, [x23]
  409b30:	cbz	x0, 409b20 <feof@plt+0x7eb0>
  409b34:	ldr	x1, [x23, #8]
  409b38:	cbz	x1, 409b1c <feof@plt+0x7eac>
  409b3c:	bl	40a888 <_ZdlPvm@@Base+0x290>
  409b40:	ldr	w2, [x21, #8]
  409b44:	ldr	x3, [x21]
  409b48:	mov	w4, w2
  409b4c:	udiv	x1, x0, x4
  409b50:	msub	x1, x1, x4, x0
  409b54:	mov	w0, w1
  409b58:	lsl	x1, x1, #4
  409b5c:	add	x4, x3, x1
  409b60:	ldr	x1, [x3, x1]
  409b64:	cbz	x1, 409b90 <feof@plt+0x7f20>
  409b68:	sub	w2, w2, #0x1
  409b6c:	nop
  409b70:	cmp	w0, #0x0
  409b74:	sub	w0, w0, #0x1
  409b78:	csel	w1, w0, w2, ne  // ne = any
  409b7c:	csel	w0, w0, w2, ne  // ne = any
  409b80:	lsl	x1, x1, #4
  409b84:	add	x4, x3, x1
  409b88:	ldr	x1, [x3, x1]
  409b8c:	cbnz	x1, 409b70 <feof@plt+0x7f00>
  409b90:	ldr	x0, [x23]
  409b94:	str	x0, [x4]
  409b98:	ldr	x0, [x23, #8]
  409b9c:	str	x0, [x4, #8]
  409ba0:	add	x23, x23, #0x10
  409ba4:	cmp	x19, x23
  409ba8:	b.ne	409b2c <feof@plt+0x7ebc>  // b.any
  409bac:	ldr	x0, [x21]
  409bb0:	ldr	w2, [x21, #8]
  409bb4:	mov	w19, w2
  409bb8:	udiv	x3, x25, x19
  409bbc:	msub	x19, x3, x19, x25
  409bc0:	mov	w1, w19
  409bc4:	lsl	x19, x19, #4
  409bc8:	ldr	x3, [x0, x19]
  409bcc:	cbz	x3, 409bf4 <feof@plt+0x7f84>
  409bd0:	sub	w2, w2, #0x1
  409bd4:	nop
  409bd8:	cmp	w1, #0x0
  409bdc:	sub	w1, w1, #0x1
  409be0:	csel	w19, w1, w2, ne  // ne = any
  409be4:	csel	w1, w1, w2, ne  // ne = any
  409be8:	lsl	x19, x19, #4
  409bec:	ldr	x3, [x0, x19]
  409bf0:	cbnz	x3, 409bd8 <feof@plt+0x7f68>
  409bf4:	cbz	x27, 409a50 <feof@plt+0x7de0>
  409bf8:	mov	x0, x27
  409bfc:	bl	401ab0 <_ZdaPv@plt>
  409c00:	b	409a50 <feof@plt+0x7de0>
  409c04:	mov	x23, #0x0                   	// #0
  409c08:	b	409a1c <feof@plt+0x7dac>
  409c0c:	nop
  409c10:	stp	x29, x30, [sp, #-64]!
  409c14:	mov	x29, sp
  409c18:	stp	x19, x20, [sp, #16]
  409c1c:	mov	x19, x0
  409c20:	stp	x21, x22, [sp, #32]
  409c24:	mov	x22, x1
  409c28:	str	x23, [sp, #48]
  409c2c:	cbz	x1, 409cac <feof@plt+0x803c>
  409c30:	mov	x0, x22
  409c34:	bl	40a888 <_ZdlPvm@@Base+0x290>
  409c38:	ldr	w20, [x19, #8]
  409c3c:	ldr	x21, [x19]
  409c40:	mov	w2, w20
  409c44:	udiv	x1, x0, x2
  409c48:	msub	x0, x1, x2, x0
  409c4c:	mov	w19, w0
  409c50:	lsl	x0, x0, #4
  409c54:	add	x23, x21, x0
  409c58:	ldr	x0, [x21, x0]
  409c5c:	cbz	x0, 409c98 <feof@plt+0x8028>
  409c60:	sub	w20, w20, #0x1
  409c64:	b	409c7c <feof@plt+0x800c>
  409c68:	lsl	x0, x2, #4
  409c6c:	csel	w19, w3, w20, ne  // ne = any
  409c70:	add	x23, x21, x0
  409c74:	ldr	x0, [x21, x0]
  409c78:	cbz	x0, 409c98 <feof@plt+0x8028>
  409c7c:	mov	x1, x22
  409c80:	bl	401b60 <strcmp@plt>
  409c84:	sub	w3, w19, #0x1
  409c88:	cmp	w19, #0x0
  409c8c:	csel	w2, w3, w20, ne  // ne = any
  409c90:	cbnz	w0, 409c68 <feof@plt+0x7ff8>
  409c94:	ldr	x0, [x23, #8]
  409c98:	ldp	x19, x20, [sp, #16]
  409c9c:	ldp	x21, x22, [sp, #32]
  409ca0:	ldr	x23, [sp, #48]
  409ca4:	ldp	x29, x30, [sp], #64
  409ca8:	ret
  409cac:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  409cb0:	mov	w0, #0x28                  	// #40
  409cb4:	add	x1, x1, #0x480
  409cb8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409cbc:	b	409c30 <feof@plt+0x7fc0>
  409cc0:	stp	x29, x30, [sp, #-80]!
  409cc4:	mov	x29, sp
  409cc8:	stp	x21, x22, [sp, #32]
  409ccc:	ldr	x22, [x1]
  409cd0:	stp	x19, x20, [sp, #16]
  409cd4:	mov	x19, x0
  409cd8:	stp	x23, x24, [sp, #48]
  409cdc:	mov	x24, x1
  409ce0:	str	x25, [sp, #64]
  409ce4:	cbz	x22, 409d74 <feof@plt+0x8104>
  409ce8:	mov	x0, x22
  409cec:	bl	40a888 <_ZdlPvm@@Base+0x290>
  409cf0:	ldr	w21, [x19, #8]
  409cf4:	ldr	x25, [x19]
  409cf8:	mov	w2, w21
  409cfc:	udiv	x1, x0, x2
  409d00:	msub	x0, x1, x2, x0
  409d04:	mov	w20, w0
  409d08:	lsl	x0, x0, #4
  409d0c:	add	x23, x25, x0
  409d10:	ldr	x19, [x25, x0]
  409d14:	cbz	x19, 409d58 <feof@plt+0x80e8>
  409d18:	sub	w21, w21, #0x1
  409d1c:	b	409d34 <feof@plt+0x80c4>
  409d20:	lsl	x0, x2, #4
  409d24:	csel	w20, w3, w21, ne  // ne = any
  409d28:	add	x23, x25, x0
  409d2c:	ldr	x19, [x25, x0]
  409d30:	cbz	x19, 409d58 <feof@plt+0x80e8>
  409d34:	mov	x1, x22
  409d38:	mov	x0, x19
  409d3c:	bl	401b60 <strcmp@plt>
  409d40:	sub	w3, w20, #0x1
  409d44:	cmp	w20, #0x0
  409d48:	csel	w2, w3, w21, ne  // ne = any
  409d4c:	cbnz	w0, 409d20 <feof@plt+0x80b0>
  409d50:	str	x19, [x24]
  409d54:	ldr	x19, [x23, #8]
  409d58:	mov	x0, x19
  409d5c:	ldp	x19, x20, [sp, #16]
  409d60:	ldp	x21, x22, [sp, #32]
  409d64:	ldp	x23, x24, [sp, #48]
  409d68:	ldr	x25, [sp, #64]
  409d6c:	ldp	x29, x30, [sp], #80
  409d70:	ret
  409d74:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  409d78:	mov	w0, #0x28                  	// #40
  409d7c:	add	x1, x1, #0x480
  409d80:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409d84:	b	409ce8 <feof@plt+0x8078>
  409d88:	str	x1, [x0]
  409d8c:	str	wzr, [x0, #8]
  409d90:	ret
  409d94:	nop
  409d98:	ldr	w3, [x0, #8]
  409d9c:	mov	x6, x0
  409da0:	ldr	x0, [x0]
  409da4:	ubfiz	x5, x3, #4, #32
  409da8:	ldr	x4, [x0]
  409dac:	ldr	w0, [x0, #8]
  409db0:	add	x4, x4, x5
  409db4:	cmp	w3, w0
  409db8:	b.cc	409dcc <feof@plt+0x815c>  // b.lo, b.ul, b.last
  409dbc:	b	409df4 <feof@plt+0x8184>
  409dc0:	str	w3, [x6, #8]
  409dc4:	add	x4, x4, #0x10
  409dc8:	b.eq	409df4 <feof@plt+0x8184>  // b.none
  409dcc:	ldr	x5, [x4]
  409dd0:	add	w3, w3, #0x1
  409dd4:	cmp	w0, w3
  409dd8:	cbz	x5, 409dc0 <feof@plt+0x8150>
  409ddc:	str	x5, [x1]
  409de0:	mov	w0, #0x1                   	// #1
  409de4:	ldr	x1, [x4, #8]
  409de8:	str	x1, [x2]
  409dec:	str	w3, [x6, #8]
  409df0:	ret
  409df4:	mov	w0, #0x0                   	// #0
  409df8:	ret
  409dfc:	nop
  409e00:	mov	w1, #0xffffffff            	// #-1
  409e04:	str	w1, [x0]
  409e08:	str	xzr, [x0, #8]
  409e0c:	ret
  409e10:	stp	x29, x30, [sp, #-32]!
  409e14:	mov	w1, #0x11                  	// #17
  409e18:	mov	x29, sp
  409e1c:	str	x19, [sp, #16]
  409e20:	mov	x19, x0
  409e24:	mov	x0, #0x110                 	// #272
  409e28:	str	w1, [x19, #8]
  409e2c:	bl	401820 <_Znam@plt>
  409e30:	mov	x1, x0
  409e34:	add	x2, x0, #0x110
  409e38:	mov	w3, #0xffffffff            	// #-1
  409e3c:	nop
  409e40:	str	w3, [x1]
  409e44:	add	x1, x1, #0x10
  409e48:	stur	xzr, [x1, #-8]
  409e4c:	cmp	x2, x1
  409e50:	b.ne	409e40 <feof@plt+0x81d0>  // b.any
  409e54:	str	x0, [x19]
  409e58:	str	wzr, [x19, #12]
  409e5c:	ldr	x19, [sp, #16]
  409e60:	ldp	x29, x30, [sp], #32
  409e64:	ret
  409e68:	ldr	w3, [x0, #8]
  409e6c:	ldr	x2, [x0]
  409e70:	cbz	w3, 409ed0 <feof@plt+0x8260>
  409e74:	stp	x29, x30, [sp, #-32]!
  409e78:	mov	x29, sp
  409e7c:	stp	x19, x20, [sp, #16]
  409e80:	mov	x20, x0
  409e84:	mov	w19, #0x0                   	// #0
  409e88:	ubfiz	x1, x19, #4, #32
  409e8c:	add	w19, w19, #0x1
  409e90:	add	x1, x2, x1
  409e94:	ldr	x0, [x1, #8]
  409e98:	cbz	x0, 409ea8 <feof@plt+0x8238>
  409e9c:	bl	401ab0 <_ZdaPv@plt>
  409ea0:	ldr	w3, [x20, #8]
  409ea4:	ldr	x2, [x20]
  409ea8:	cmp	w3, w19
  409eac:	b.hi	409e88 <feof@plt+0x8218>  // b.pmore
  409eb0:	cbz	x2, 409ec4 <feof@plt+0x8254>
  409eb4:	ldp	x19, x20, [sp, #16]
  409eb8:	mov	x0, x2
  409ebc:	ldp	x29, x30, [sp], #32
  409ec0:	b	401ab0 <_ZdaPv@plt>
  409ec4:	ldp	x19, x20, [sp, #16]
  409ec8:	ldp	x29, x30, [sp], #32
  409ecc:	ret
  409ed0:	cbz	x2, 409edc <feof@plt+0x826c>
  409ed4:	mov	x0, x2
  409ed8:	b	401ab0 <_ZdaPv@plt>
  409edc:	ret
  409ee0:	stp	x29, x30, [sp, #-32]!
  409ee4:	mov	x29, sp
  409ee8:	str	x19, [sp, #16]
  409eec:	mov	x19, x0
  409ef0:	add	x0, x0, #0x818
  409ef4:	bl	409e68 <feof@plt+0x81f8>
  409ef8:	add	x0, x19, #0x8
  409efc:	ldr	x19, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #32
  409f04:	b	409920 <feof@plt+0x7cb0>
  409f08:	stp	x29, x30, [sp, #-80]!
  409f0c:	mov	x29, sp
  409f10:	stp	x19, x20, [sp, #16]
  409f14:	stp	x21, x22, [sp, #32]
  409f18:	mov	x22, x0
  409f1c:	mov	w21, w1
  409f20:	stp	x23, x24, [sp, #48]
  409f24:	mov	x24, x2
  409f28:	tbnz	w1, #31, 409fec <feof@plt+0x837c>
  409f2c:	ldr	w23, [x22, #8]
  409f30:	ldr	x20, [x22]
  409f34:	udiv	w3, w21, w23
  409f38:	msub	w6, w3, w23, w21
  409f3c:	mov	x3, x6
  409f40:	ubfiz	x19, x6, #4, #32
  409f44:	add	x1, x20, x19
  409f48:	ldr	w4, [x20, x19]
  409f4c:	tbnz	w4, #31, 409fac <feof@plt+0x833c>
  409f50:	sub	w7, w23, #0x1
  409f54:	b	409f74 <feof@plt+0x8304>
  409f58:	cmp	w3, #0x0
  409f5c:	csel	w6, w5, w7, ne  // ne = any
  409f60:	csel	w3, w5, w7, ne  // ne = any
  409f64:	lsl	x19, x6, #4
  409f68:	add	x1, x20, x19
  409f6c:	ldr	w4, [x20, x19]
  409f70:	tbnz	w4, #31, 409fac <feof@plt+0x833c>
  409f74:	sub	w5, w3, #0x1
  409f78:	cmp	w21, w4
  409f7c:	b.ne	409f58 <feof@plt+0x82e8>  // b.any
  409f80:	ldr	x0, [x1, #8]
  409f84:	cbz	x0, 409f94 <feof@plt+0x8324>
  409f88:	bl	401ab0 <_ZdaPv@plt>
  409f8c:	ldr	x20, [x22]
  409f90:	add	x1, x20, x19
  409f94:	str	x24, [x1, #8]
  409f98:	ldp	x19, x20, [sp, #16]
  409f9c:	ldp	x21, x22, [sp, #32]
  409fa0:	ldp	x23, x24, [sp, #48]
  409fa4:	ldp	x29, x30, [sp], #80
  409fa8:	ret
  409fac:	cbz	x24, 409f98 <feof@plt+0x8328>
  409fb0:	ldr	w0, [x22, #12]
  409fb4:	lsl	x19, x6, #4
  409fb8:	add	w1, w0, w0, lsl #1
  409fbc:	cmp	w1, w23, lsl #1
  409fc0:	b.cs	40a000 <feof@plt+0x8390>  // b.hs, b.nlast
  409fc4:	add	x1, x20, x19
  409fc8:	str	w21, [x20, x19]
  409fcc:	add	w0, w0, #0x1
  409fd0:	ldp	x19, x20, [sp, #16]
  409fd4:	str	x24, [x1, #8]
  409fd8:	str	w0, [x22, #12]
  409fdc:	ldp	x21, x22, [sp, #32]
  409fe0:	ldp	x23, x24, [sp, #48]
  409fe4:	ldp	x29, x30, [sp], #80
  409fe8:	ret
  409fec:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  409ff0:	mov	w0, #0x2c                  	// #44
  409ff4:	add	x1, x1, #0x480
  409ff8:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  409ffc:	b	409f2c <feof@plt+0x82bc>
  40a000:	mov	w0, w23
  40a004:	str	x25, [sp, #64]
  40a008:	bl	40a910 <_ZdlPvm@@Base+0x318>
  40a00c:	str	w0, [x22, #8]
  40a010:	ubfiz	x19, x0, #4, #32
  40a014:	mov	w25, w0
  40a018:	mov	x0, x19
  40a01c:	bl	401820 <_Znam@plt>
  40a020:	mov	w2, #0xffffffff            	// #-1
  40a024:	mov	x4, x0
  40a028:	add	x1, x19, x0
  40a02c:	cbz	x25, 40a044 <feof@plt+0x83d4>
  40a030:	str	w2, [x0]
  40a034:	add	x0, x0, #0x10
  40a038:	stur	xzr, [x0, #-8]
  40a03c:	cmp	x1, x0
  40a040:	b.ne	40a030 <feof@plt+0x83c0>  // b.any
  40a044:	str	x4, [x22]
  40a048:	ldr	w6, [x22, #8]
  40a04c:	cbz	w23, 40a0d4 <feof@plt+0x8464>
  40a050:	sub	w23, w23, #0x1
  40a054:	add	x0, x20, #0x10
  40a058:	mov	x2, x20
  40a05c:	sub	w5, w6, #0x1
  40a060:	add	x0, x0, w23, uxtw #4
  40a064:	b	40a074 <feof@plt+0x8404>
  40a068:	add	x2, x2, #0x10
  40a06c:	cmp	x2, x0
  40a070:	b.eq	40a0d4 <feof@plt+0x8464>  // b.none
  40a074:	ldr	w8, [x2]
  40a078:	tbnz	w8, #31, 40a068 <feof@plt+0x83f8>
  40a07c:	ldr	x9, [x2, #8]
  40a080:	cbz	x9, 40a068 <feof@plt+0x83f8>
  40a084:	udiv	w3, w8, w6
  40a088:	msub	w3, w3, w6, w8
  40a08c:	ubfiz	x1, x3, #4, #32
  40a090:	add	x7, x4, x1
  40a094:	ldr	w1, [x4, x1]
  40a098:	tbnz	w1, #31, 40a0c0 <feof@plt+0x8450>
  40a09c:	nop
  40a0a0:	cmp	w3, #0x0
  40a0a4:	sub	w3, w3, #0x1
  40a0a8:	csel	w1, w3, w5, ne  // ne = any
  40a0ac:	csel	w3, w3, w5, ne  // ne = any
  40a0b0:	lsl	x1, x1, #4
  40a0b4:	add	x7, x4, x1
  40a0b8:	ldr	w1, [x4, x1]
  40a0bc:	tbz	w1, #31, 40a0a0 <feof@plt+0x8430>
  40a0c0:	str	w8, [x7]
  40a0c4:	add	x2, x2, #0x10
  40a0c8:	str	x9, [x7, #8]
  40a0cc:	cmp	x2, x0
  40a0d0:	b.ne	40a074 <feof@plt+0x8404>  // b.any
  40a0d4:	udiv	w1, w21, w6
  40a0d8:	msub	w1, w1, w6, w21
  40a0dc:	ubfiz	x19, x1, #4, #32
  40a0e0:	ldr	w0, [x4, x19]
  40a0e4:	tbnz	w0, #31, 40a10c <feof@plt+0x849c>
  40a0e8:	sub	w0, w6, #0x1
  40a0ec:	nop
  40a0f0:	cmp	w1, #0x0
  40a0f4:	sub	w1, w1, #0x1
  40a0f8:	csel	w6, w1, w0, ne  // ne = any
  40a0fc:	csel	w1, w1, w0, ne  // ne = any
  40a100:	lsl	x19, x6, #4
  40a104:	ldr	w2, [x4, x19]
  40a108:	tbz	w2, #31, 40a0f0 <feof@plt+0x8480>
  40a10c:	cbz	x20, 40a128 <feof@plt+0x84b8>
  40a110:	mov	x0, x20
  40a114:	bl	401ab0 <_ZdaPv@plt>
  40a118:	ldr	w0, [x22, #12]
  40a11c:	ldr	x20, [x22]
  40a120:	ldr	x25, [sp, #64]
  40a124:	b	409fc4 <feof@plt+0x8354>
  40a128:	ldr	w0, [x22, #12]
  40a12c:	mov	x20, x4
  40a130:	ldr	x25, [sp, #64]
  40a134:	b	409fc4 <feof@plt+0x8354>
  40a138:	stp	x29, x30, [sp, #-32]!
  40a13c:	mov	x29, sp
  40a140:	stp	x19, x20, [sp, #16]
  40a144:	mov	x20, x0
  40a148:	mov	w19, w1
  40a14c:	tbnz	w1, #31, 40a1c0 <feof@plt+0x8550>
  40a150:	ldr	w4, [x20, #8]
  40a154:	ldr	x5, [x20]
  40a158:	udiv	w2, w19, w4
  40a15c:	msub	w2, w2, w4, w19
  40a160:	ubfiz	x0, x2, #4, #32
  40a164:	add	x1, x5, x0
  40a168:	ldr	w0, [x5, x0]
  40a16c:	tbnz	w0, #31, 40a1b0 <feof@plt+0x8540>
  40a170:	sub	w4, w4, #0x1
  40a174:	b	40a194 <feof@plt+0x8524>
  40a178:	cmp	w2, #0x0
  40a17c:	csel	w0, w3, w4, ne  // ne = any
  40a180:	csel	w2, w3, w4, ne  // ne = any
  40a184:	lsl	x0, x0, #4
  40a188:	add	x1, x5, x0
  40a18c:	ldr	w0, [x5, x0]
  40a190:	tbnz	w0, #31, 40a1b0 <feof@plt+0x8540>
  40a194:	sub	w3, w2, #0x1
  40a198:	cmp	w19, w0
  40a19c:	b.ne	40a178 <feof@plt+0x8508>  // b.any
  40a1a0:	ldr	x0, [x1, #8]
  40a1a4:	ldp	x19, x20, [sp, #16]
  40a1a8:	ldp	x29, x30, [sp], #32
  40a1ac:	ret
  40a1b0:	mov	x0, #0x0                   	// #0
  40a1b4:	ldp	x19, x20, [sp, #16]
  40a1b8:	ldp	x29, x30, [sp], #32
  40a1bc:	ret
  40a1c0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a1c4:	mov	w0, #0x2c                  	// #44
  40a1c8:	add	x1, x1, #0x480
  40a1cc:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40a1d0:	b	40a150 <feof@plt+0x84e0>
  40a1d4:	nop
  40a1d8:	str	x1, [x0]
  40a1dc:	str	wzr, [x0, #8]
  40a1e0:	ret
  40a1e4:	nop
  40a1e8:	ldr	x4, [x0]
  40a1ec:	mov	x7, x0
  40a1f0:	ldr	w3, [x0, #8]
  40a1f4:	ldr	w0, [x4, #8]
  40a1f8:	ldr	x8, [x4]
  40a1fc:	cmp	w0, w3
  40a200:	b.ls	40a25c <feof@plt+0x85ec>  // b.plast
  40a204:	ubfiz	x4, x3, #4, #32
  40a208:	add	w3, w3, #0x1
  40a20c:	add	x4, x8, x4
  40a210:	b	40a224 <feof@plt+0x85b4>
  40a214:	str	w3, [x7, #8]
  40a218:	cmp	w0, w3
  40a21c:	mov	w3, w6
  40a220:	b.eq	40a25c <feof@plt+0x85ec>  // b.none
  40a224:	ldr	w5, [x4]
  40a228:	add	w6, w3, #0x1
  40a22c:	add	x4, x4, #0x10
  40a230:	tbnz	w5, #31, 40a214 <feof@plt+0x85a4>
  40a234:	str	w5, [x1]
  40a238:	mov	w0, #0x1                   	// #1
  40a23c:	ldr	w1, [x7, #8]
  40a240:	add	w3, w1, w0
  40a244:	ubfiz	x1, x1, #4, #32
  40a248:	add	x8, x8, x1
  40a24c:	ldr	x1, [x8, #8]
  40a250:	str	x1, [x2]
  40a254:	str	w3, [x7, #8]
  40a258:	ret
  40a25c:	mov	w0, #0x0                   	// #0
  40a260:	ret
  40a264:	nop
  40a268:	stp	x29, x30, [sp, #-48]!
  40a26c:	mov	x29, sp
  40a270:	str	x21, [sp, #32]
  40a274:	mov	x21, x0
  40a278:	stp	x19, x20, [sp, #16]
  40a27c:	add	x20, x0, #0x818
  40a280:	mov	x19, x0
  40a284:	str	wzr, [x21], #8
  40a288:	mov	x0, x21
  40a28c:	bl	4098d0 <feof@plt+0x7c60>
  40a290:	mov	x0, x20
  40a294:	bl	409e10 <feof@plt+0x81a0>
  40a298:	add	x1, x19, #0x18
  40a29c:	nop
  40a2a0:	str	xzr, [x1], #8
  40a2a4:	cmp	x1, x20
  40a2a8:	b.ne	40a2a0 <feof@plt+0x8630>  // b.any
  40a2ac:	mov	x0, #0x1028                	// #4136
  40a2b0:	add	x1, x19, #0x828
  40a2b4:	add	x0, x19, x0
  40a2b8:	str	xzr, [x1], #8
  40a2bc:	cmp	x1, x0
  40a2c0:	b.ne	40a2b8 <feof@plt+0x8648>  // b.any
  40a2c4:	ldp	x19, x20, [sp, #16]
  40a2c8:	ldr	x21, [sp, #32]
  40a2cc:	ldp	x29, x30, [sp], #48
  40a2d0:	ret
  40a2d4:	mov	x19, x0
  40a2d8:	mov	x0, x21
  40a2dc:	bl	409920 <feof@plt+0x7cb0>
  40a2e0:	mov	x0, x19
  40a2e4:	bl	401c10 <_Unwind_Resume@plt>
  40a2e8:	stp	x29, x30, [sp, #-64]!
  40a2ec:	mov	x29, sp
  40a2f0:	str	x21, [sp, #32]
  40a2f4:	add	x21, x0, w1, uxtb #3
  40a2f8:	stp	x19, x20, [sp, #16]
  40a2fc:	ldr	x20, [x21, #24]
  40a300:	cbz	x20, 40a318 <feof@plt+0x86a8>
  40a304:	mov	x0, x20
  40a308:	ldp	x19, x20, [sp, #16]
  40a30c:	ldr	x21, [sp, #32]
  40a310:	ldp	x29, x30, [sp], #64
  40a314:	ret
  40a318:	and	w2, w1, #0xff
  40a31c:	mov	w1, #0x6863                	// #26723
  40a320:	movk	w1, #0x7261, lsl #16
  40a324:	mov	x19, x0
  40a328:	mov	w0, w2
  40a32c:	str	w1, [sp, #56]
  40a330:	bl	4097f0 <feof@plt+0x7b80>
  40a334:	mov	x1, x0
  40a338:	add	x0, sp, #0x3c
  40a33c:	bl	401990 <strcpy@plt>
  40a340:	mov	x0, #0x10                  	// #16
  40a344:	bl	40a590 <_Znwm@@Base>
  40a348:	mov	x20, x0
  40a34c:	ldr	w1, [x19]
  40a350:	mov	w2, #0xffffffff            	// #-1
  40a354:	add	w0, w1, #0x1
  40a358:	stp	w1, w2, [x20]
  40a35c:	str	w0, [x19]
  40a360:	add	x0, sp, #0x38
  40a364:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40a368:	str	x0, [x20, #8]
  40a36c:	str	x20, [x21, #24]
  40a370:	mov	x0, x20
  40a374:	ldp	x19, x20, [sp, #16]
  40a378:	ldr	x21, [sp, #32]
  40a37c:	ldp	x29, x30, [sp], #64
  40a380:	ret
  40a384:	nop
  40a388:	stp	x29, x30, [sp, #-48]!
  40a38c:	cmp	w0, #0xff
  40a390:	mov	x29, sp
  40a394:	stp	x19, x20, [sp, #16]
  40a398:	mov	w19, w0
  40a39c:	stp	x21, x22, [sp, #32]
  40a3a0:	b.hi	40a3d0 <feof@plt+0x8760>  // b.pmore
  40a3a4:	adrp	x22, 425000 <stderr@@GLIBC_2.17+0x158>
  40a3a8:	add	x21, x22, #0xa8
  40a3ac:	add	x21, x21, w0, sxtw #3
  40a3b0:	add	x21, x21, #0x820
  40a3b4:	ldr	x20, [x21, #8]
  40a3b8:	cbz	x20, 40a420 <feof@plt+0x87b0>
  40a3bc:	mov	x0, x20
  40a3c0:	ldp	x19, x20, [sp, #16]
  40a3c4:	ldp	x21, x22, [sp, #32]
  40a3c8:	ldp	x29, x30, [sp], #48
  40a3cc:	ret
  40a3d0:	mov	w1, w0
  40a3d4:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x158>
  40a3d8:	add	x0, x21, #0x8c0
  40a3dc:	bl	40a138 <feof@plt+0x84c8>
  40a3e0:	mov	x20, x0
  40a3e4:	cbnz	x0, 40a3bc <feof@plt+0x874c>
  40a3e8:	mov	x0, #0x10                  	// #16
  40a3ec:	bl	401820 <_Znam@plt>
  40a3f0:	adrp	x4, 425000 <stderr@@GLIBC_2.17+0x158>
  40a3f4:	mov	x20, x0
  40a3f8:	mov	w1, w19
  40a3fc:	add	x0, x21, #0x8c0
  40a400:	ldr	w3, [x4, #168]
  40a404:	mov	x2, x20
  40a408:	stp	w3, w19, [x20]
  40a40c:	add	w3, w3, #0x1
  40a410:	str	xzr, [x20, #8]
  40a414:	str	w3, [x4, #168]
  40a418:	bl	409f08 <feof@plt+0x8298>
  40a41c:	b	40a3bc <feof@plt+0x874c>
  40a420:	mov	x0, #0x10                  	// #16
  40a424:	bl	40a590 <_Znwm@@Base>
  40a428:	mov	x20, x0
  40a42c:	ldr	w1, [x22, #168]
  40a430:	str	x20, [x21, #8]
  40a434:	add	w0, w1, #0x1
  40a438:	str	w0, [x22, #168]
  40a43c:	stp	w1, w19, [x20]
  40a440:	str	xzr, [x20, #8]
  40a444:	b	40a3bc <feof@plt+0x874c>
  40a448:	stp	x29, x30, [sp, #-48]!
  40a44c:	mov	x29, sp
  40a450:	stp	x19, x20, [sp, #16]
  40a454:	mov	x19, x0
  40a458:	cbz	x0, 40a468 <feof@plt+0x87f8>
  40a45c:	ldrb	w1, [x0]
  40a460:	and	w0, w1, #0xffffffdf
  40a464:	cbnz	w0, 40a47c <feof@plt+0x880c>
  40a468:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a46c:	mov	w0, #0x96                  	// #150
  40a470:	add	x1, x1, #0x480
  40a474:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40a478:	ldrb	w1, [x19]
  40a47c:	ldrb	w0, [x19, #1]
  40a480:	cbz	w0, 40a538 <feof@plt+0x88c8>
  40a484:	str	x19, [sp, #32]
  40a488:	cmp	w0, #0x68
  40a48c:	mov	w0, #0x63                  	// #99
  40a490:	ccmp	w1, w0, #0x0, eq  // eq = none
  40a494:	b.eq	40a4ec <feof@plt+0x887c>  // b.none
  40a498:	add	x1, sp, #0x20
  40a49c:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x158>
  40a4a0:	add	x0, x20, #0xb0
  40a4a4:	bl	409cc0 <feof@plt+0x8050>
  40a4a8:	mov	x19, x0
  40a4ac:	cbnz	x0, 40a548 <feof@plt+0x88d8>
  40a4b0:	mov	x0, #0x10                  	// #16
  40a4b4:	bl	401820 <_Znam@plt>
  40a4b8:	adrp	x4, 425000 <stderr@@GLIBC_2.17+0x158>
  40a4bc:	mov	x19, x0
  40a4c0:	ldr	x1, [sp, #32]
  40a4c4:	mov	w5, #0xffffffff            	// #-1
  40a4c8:	ldr	w3, [x4, #168]
  40a4cc:	add	x0, x20, #0xb0
  40a4d0:	stp	w3, w5, [x19]
  40a4d4:	mov	x2, x19
  40a4d8:	add	w3, w3, #0x1
  40a4dc:	str	w3, [x4, #168]
  40a4e0:	bl	409980 <feof@plt+0x7d10>
  40a4e4:	str	x0, [x19, #8]
  40a4e8:	b	40a548 <feof@plt+0x88d8>
  40a4ec:	ldrb	w0, [x19, #2]
  40a4f0:	cmp	w0, #0x61
  40a4f4:	b.ne	40a498 <feof@plt+0x8828>  // b.any
  40a4f8:	ldrb	w0, [x19, #3]
  40a4fc:	cmp	w0, #0x72
  40a500:	b.ne	40a498 <feof@plt+0x8828>  // b.any
  40a504:	add	x1, sp, #0x28
  40a508:	mov	w2, #0xa                   	// #10
  40a50c:	add	x0, x19, #0x4
  40a510:	bl	401910 <strtol@plt>
  40a514:	ldp	x2, x1, [sp, #32]
  40a518:	add	x2, x2, #0x4
  40a51c:	cmp	x1, x2
  40a520:	b.eq	40a498 <feof@plt+0x8828>  // b.none
  40a524:	ldrb	w1, [x1]
  40a528:	cbnz	w1, 40a498 <feof@plt+0x8828>
  40a52c:	cmp	x0, #0xff
  40a530:	b.hi	40a498 <feof@plt+0x8828>  // b.pmore
  40a534:	mov	w1, w0
  40a538:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x158>
  40a53c:	add	x0, x0, #0xa8
  40a540:	bl	40a2e8 <feof@plt+0x8678>
  40a544:	mov	x19, x0
  40a548:	mov	x0, x19
  40a54c:	ldp	x19, x20, [sp, #16]
  40a550:	ldp	x29, x30, [sp], #48
  40a554:	ret
  40a558:	ldr	x0, [x0, #8]
  40a55c:	ret
  40a560:	stp	x29, x30, [sp, #-32]!
  40a564:	mov	x29, sp
  40a568:	str	x19, [sp, #16]
  40a56c:	mov	x19, x0
  40a570:	bl	4018a0 <strlen@plt>
  40a574:	mov	x2, x0
  40a578:	mov	x1, x19
  40a57c:	mov	w0, #0x2                   	// #2
  40a580:	ldr	x19, [sp, #16]
  40a584:	ldp	x29, x30, [sp], #32
  40a588:	b	401b80 <write@plt>
  40a58c:	nop

000000000040a590 <_Znwm@@Base>:
  40a590:	cmp	x0, #0x0
  40a594:	stp	x29, x30, [sp, #-16]!
  40a598:	csinc	x0, x0, xzr, ne  // ne = any
  40a59c:	mov	x29, sp
  40a5a0:	mov	w0, w0
  40a5a4:	bl	401b90 <malloc@plt>
  40a5a8:	cbz	x0, 40a5b4 <_Znwm@@Base+0x24>
  40a5ac:	ldp	x29, x30, [sp], #16
  40a5b0:	ret
  40a5b4:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40a5b8:	ldr	x0, [x0, #1200]
  40a5bc:	cbz	x0, 40a5d0 <_Znwm@@Base+0x40>
  40a5c0:	bl	40a560 <feof@plt+0x88f0>
  40a5c4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a5c8:	add	x0, x0, #0x4a8
  40a5cc:	bl	40a560 <feof@plt+0x88f0>
  40a5d0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a5d4:	add	x0, x0, #0x4b0
  40a5d8:	bl	40a560 <feof@plt+0x88f0>
  40a5dc:	mov	w0, #0xffffffff            	// #-1
  40a5e0:	bl	401960 <_exit@plt>
  40a5e4:	nop

000000000040a5e8 <_ZdlPv@@Base>:
  40a5e8:	cbz	x0, 40a5f0 <_ZdlPv@@Base+0x8>
  40a5ec:	b	401920 <free@plt>
  40a5f0:	ret
  40a5f4:	nop

000000000040a5f8 <_ZdlPvm@@Base>:
  40a5f8:	cbz	x0, 40a600 <_ZdlPvm@@Base+0x8>
  40a5fc:	b	401920 <free@plt>
  40a600:	ret
  40a604:	nop
  40a608:	stp	x29, x30, [sp, #-64]!
  40a60c:	mov	w4, #0x18                  	// #24
  40a610:	mov	x29, sp
  40a614:	stp	x19, x20, [sp, #16]
  40a618:	adrp	x20, 426000 <stderr@@GLIBC_2.17+0x1158>
  40a61c:	add	x20, x20, #0xd0
  40a620:	mov	w19, w2
  40a624:	stp	x21, x22, [sp, #32]
  40a628:	mov	w22, w3
  40a62c:	smaddl	x20, w1, w4, x20
  40a630:	str	x23, [sp, #48]
  40a634:	and	w23, w0, #0xff
  40a638:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40a63c:	movk	x0, #0x4039, lsl #48
  40a640:	mov	w21, #0x30                  	// #48
  40a644:	str	d8, [sp, #56]
  40a648:	fmov	d8, x0
  40a64c:	nop
  40a650:	mov	x0, #0x3                   	// #3
  40a654:	bl	401820 <_Znam@plt>
  40a658:	scvtf	d1, w19
  40a65c:	scvtf	d0, w22
  40a660:	add	w2, w19, w19, lsr #31
  40a664:	add	w1, w21, #0x1
  40a668:	str	x0, [x20]
  40a66c:	mov	w19, w22
  40a670:	strb	w23, [x0]
  40a674:	asr	w22, w2, #1
  40a678:	fdiv	d1, d1, d8
  40a67c:	strb	w21, [x0, #1]
  40a680:	fdiv	d0, d0, d8
  40a684:	strb	wzr, [x0, #2]
  40a688:	and	w21, w1, #0xff
  40a68c:	cmp	w21, #0x38
  40a690:	stp	d1, d0, [x20, #8]
  40a694:	add	x20, x20, #0x18
  40a698:	b.ne	40a650 <_ZdlPvm@@Base+0x58>  // b.any
  40a69c:	ldp	x19, x20, [sp, #16]
  40a6a0:	ldp	x21, x22, [sp, #32]
  40a6a4:	ldr	x23, [sp, #48]
  40a6a8:	ldr	d8, [sp, #56]
  40a6ac:	ldp	x29, x30, [sp], #64
  40a6b0:	ret
  40a6b4:	nop
  40a6b8:	stp	x29, x30, [sp, #-48]!
  40a6bc:	mov	x29, sp
  40a6c0:	stp	d8, d9, [sp, #32]
  40a6c4:	fmov	d9, d0
  40a6c8:	fmov	d8, d1
  40a6cc:	stp	x19, x20, [sp, #16]
  40a6d0:	mov	w19, w1
  40a6d4:	mov	x20, x0
  40a6d8:	bl	4018a0 <strlen@plt>
  40a6dc:	add	x0, x0, #0x1
  40a6e0:	bl	401820 <_Znam@plt>
  40a6e4:	mov	x1, x20
  40a6e8:	mov	x20, x0
  40a6ec:	bl	401990 <strcpy@plt>
  40a6f0:	sbfiz	x0, x19, #1, #32
  40a6f4:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1158>
  40a6f8:	add	x19, x0, w19, sxtw
  40a6fc:	add	x1, x1, #0xd0
  40a700:	lsl	x19, x19, #3
  40a704:	add	x0, x1, x19
  40a708:	str	x20, [x1, x19]
  40a70c:	ldp	x19, x20, [sp, #16]
  40a710:	stp	d9, d8, [x0, #8]
  40a714:	ldp	d8, d9, [sp, #32]
  40a718:	ldp	x29, x30, [sp], #48
  40a71c:	ret
  40a720:	stp	x29, x30, [sp, #-16]!
  40a724:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40a728:	mov	w1, #0x1                   	// #1
  40a72c:	mov	x29, sp
  40a730:	str	w1, [x0, #1192]
  40a734:	mov	w3, #0x349                 	// #841
  40a738:	mov	w2, #0x4a5                 	// #1189
  40a73c:	mov	w1, #0x0                   	// #0
  40a740:	mov	w0, #0x61                  	// #97
  40a744:	bl	40a608 <_ZdlPvm@@Base+0x10>
  40a748:	mov	w3, #0x3e8                 	// #1000
  40a74c:	mov	w2, #0x586                 	// #1414
  40a750:	mov	w1, #0x8                   	// #8
  40a754:	mov	w0, #0x62                  	// #98
  40a758:	bl	40a608 <_ZdlPvm@@Base+0x10>
  40a75c:	mov	w3, #0x395                 	// #917
  40a760:	mov	w2, #0x511                 	// #1297
  40a764:	mov	w1, #0x10                  	// #16
  40a768:	mov	w0, #0x63                  	// #99
  40a76c:	bl	40a608 <_ZdlPvm@@Base+0x10>
  40a770:	mov	w3, #0x303                 	// #771
  40a774:	mov	w2, #0x442                 	// #1090
  40a778:	mov	w1, #0x18                  	// #24
  40a77c:	mov	w0, #0x64                  	// #100
  40a780:	bl	40a608 <_ZdlPvm@@Base+0x10>
  40a784:	fmov	d1, #8.500000000000000000e+00
  40a788:	fmov	d0, #1.100000000000000000e+01
  40a78c:	mov	w1, #0x20                  	// #32
  40a790:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a794:	add	x0, x0, #0x4c0
  40a798:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a79c:	fmov	d1, #8.500000000000000000e+00
  40a7a0:	fmov	d0, #1.400000000000000000e+01
  40a7a4:	mov	w1, #0x21                  	// #33
  40a7a8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a7ac:	add	x0, x0, #0x4c8
  40a7b0:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a7b4:	fmov	d1, #1.100000000000000000e+01
  40a7b8:	fmov	d0, #1.700000000000000000e+01
  40a7bc:	mov	w1, #0x22                  	// #34
  40a7c0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a7c4:	add	x0, x0, #0x4d0
  40a7c8:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a7cc:	fmov	d1, #1.700000000000000000e+01
  40a7d0:	fmov	d0, #1.100000000000000000e+01
  40a7d4:	mov	w1, #0x23                  	// #35
  40a7d8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a7dc:	add	x0, x0, #0x4d8
  40a7e0:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a7e4:	fmov	d1, #5.500000000000000000e+00
  40a7e8:	fmov	d0, #8.500000000000000000e+00
  40a7ec:	mov	w1, #0x24                  	// #36
  40a7f0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a7f4:	add	x0, x0, #0x4e0
  40a7f8:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a7fc:	fmov	d1, #7.500000000000000000e+00
  40a800:	fmov	d0, #1.000000000000000000e+01
  40a804:	mov	w1, #0x25                  	// #37
  40a808:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a80c:	add	x0, x0, #0x4f0
  40a810:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a814:	mov	x0, #0x800000000000        	// #140737488355328
  40a818:	fmov	d0, #9.500000000000000000e+00
  40a81c:	movk	x0, #0x4010, lsl #48
  40a820:	fmov	d1, x0
  40a824:	mov	w1, #0x26                  	// #38
  40a828:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a82c:	add	x0, x0, #0x500
  40a830:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a834:	fmov	d1, #3.875000000000000000e+00
  40a838:	fmov	d0, #7.500000000000000000e+00
  40a83c:	mov	w1, #0x27                  	// #39
  40a840:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a844:	add	x0, x0, #0x508
  40a848:	bl	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a84c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a850:	mov	w1, #0x28                  	// #40
  40a854:	ldp	x29, x30, [sp], #16
  40a858:	ldr	d1, [x0, #1304]
  40a85c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a860:	ldr	d0, [x0, #1312]
  40a864:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a868:	add	x0, x0, #0x510
  40a86c:	b	40a6b8 <_ZdlPvm@@Base+0xc0>
  40a870:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40a874:	ldr	w0, [x0, #1192]
  40a878:	cbz	w0, 40a880 <_ZdlPvm@@Base+0x288>
  40a87c:	ret
  40a880:	b	40a720 <_ZdlPvm@@Base+0x128>
  40a884:	nop
  40a888:	stp	x29, x30, [sp, #-32]!
  40a88c:	mov	x29, sp
  40a890:	str	x19, [sp, #16]
  40a894:	mov	x19, x0
  40a898:	cbz	x0, 40a8e0 <_ZdlPvm@@Base+0x2e8>
  40a89c:	ldrb	w1, [x19]
  40a8a0:	add	x2, x19, #0x1
  40a8a4:	and	x0, x1, #0xff
  40a8a8:	cbnz	w1, 40a8c4 <_ZdlPvm@@Base+0x2cc>
  40a8ac:	b	40a900 <_ZdlPvm@@Base+0x308>
  40a8b0:	add	x0, x3, x0, lsl #4
  40a8b4:	ands	x1, x0, #0xf0000000
  40a8b8:	and	x3, x0, #0xffffffff0fffffff
  40a8bc:	eor	x1, x3, x1, lsr #24
  40a8c0:	csel	x0, x0, x1, eq  // eq = none
  40a8c4:	ldrb	w1, [x2]
  40a8c8:	add	x2, x2, #0x1
  40a8cc:	and	x3, x1, #0xff
  40a8d0:	cbnz	w1, 40a8b0 <_ZdlPvm@@Base+0x2b8>
  40a8d4:	ldr	x19, [sp, #16]
  40a8d8:	ldp	x29, x30, [sp], #32
  40a8dc:	ret
  40a8e0:	mov	w0, #0x1b                  	// #27
  40a8e4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a8e8:	add	x1, x1, #0x528
  40a8ec:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40a8f0:	ldrb	w1, [x19]
  40a8f4:	add	x2, x19, #0x1
  40a8f8:	and	x0, x1, #0xff
  40a8fc:	cbnz	w1, 40a8c4 <_ZdlPvm@@Base+0x2cc>
  40a900:	mov	x0, #0x0                   	// #0
  40a904:	ldr	x19, [sp, #16]
  40a908:	ldp	x29, x30, [sp], #32
  40a90c:	ret
  40a910:	cmp	w0, #0x64
  40a914:	b.ls	40a998 <_ZdlPvm@@Base+0x3a0>  // b.plast
  40a918:	stp	x29, x30, [sp, #-48]!
  40a91c:	mov	x29, sp
  40a920:	stp	x19, x20, [sp, #16]
  40a924:	mov	w20, w0
  40a928:	adrp	x19, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a92c:	stp	x21, x22, [sp, #32]
  40a930:	add	x19, x19, #0x560
  40a934:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a938:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x4a08>
  40a93c:	mov	w0, #0x1f7                 	// #503
  40a940:	add	x21, x21, #0xf78
  40a944:	add	x22, x22, #0x548
  40a948:	add	x19, x19, #0x4
  40a94c:	cmp	w20, w0
  40a950:	b.cc	40a96c <_ZdlPvm@@Base+0x374>  // b.lo, b.ul, b.last
  40a954:	nop
  40a958:	cbz	w0, 40a97c <_ZdlPvm@@Base+0x384>
  40a95c:	ldr	w0, [x19, #4]
  40a960:	add	x19, x19, #0x4
  40a964:	cmp	w20, w0
  40a968:	b.cs	40a958 <_ZdlPvm@@Base+0x360>  // b.hs, b.nlast
  40a96c:	ldp	x19, x20, [sp, #16]
  40a970:	ldp	x21, x22, [sp, #32]
  40a974:	ldp	x29, x30, [sp], #48
  40a978:	ret
  40a97c:	mov	x0, x22
  40a980:	mov	x3, x21
  40a984:	mov	x2, x21
  40a988:	mov	x1, x21
  40a98c:	bl	405298 <feof@plt+0x3628>
  40a990:	ldr	w0, [x19, #4]
  40a994:	b	40a960 <_ZdlPvm@@Base+0x368>
  40a998:	mov	w0, #0x65                  	// #101
  40a99c:	ret
  40a9a0:	stp	x29, x30, [sp, #-80]!
  40a9a4:	mov	x29, sp
  40a9a8:	stp	x19, x20, [sp, #16]
  40a9ac:	mov	x19, x1
  40a9b0:	mov	x20, x2
  40a9b4:	stp	x21, x22, [sp, #32]
  40a9b8:	mov	x21, x0
  40a9bc:	mov	x22, #0x0                   	// #0
  40a9c0:	stp	x23, x24, [sp, #48]
  40a9c4:	mov	w24, w4
  40a9c8:	str	x25, [sp, #64]
  40a9cc:	cbnz	w3, 40aabc <_ZdlPvm@@Base+0x4c4>
  40a9d0:	cbz	x19, 40aa78 <_ZdlPvm@@Base+0x480>
  40a9d4:	mov	x0, x19
  40a9d8:	bl	401bb0 <getenv@plt>
  40a9dc:	mov	x25, x0
  40a9e0:	cbz	x0, 40aa78 <_ZdlPvm@@Base+0x480>
  40a9e4:	ldrb	w1, [x0]
  40a9e8:	mov	x23, #0x1                   	// #1
  40a9ec:	cbz	w1, 40aa80 <_ZdlPvm@@Base+0x488>
  40a9f0:	bl	4018a0 <strlen@plt>
  40a9f4:	add	x23, x0, #0x2
  40a9f8:	cmp	w24, #0x0
  40a9fc:	cset	x19, ne  // ne = any
  40aa00:	lsl	x19, x19, #1
  40aa04:	cbnz	x22, 40aa90 <_ZdlPvm@@Base+0x498>
  40aa08:	add	x19, x23, x19
  40aa0c:	cbz	x20, 40aa18 <_ZdlPvm@@Base+0x420>
  40aa10:	ldrb	w0, [x20]
  40aa14:	cbnz	w0, 40aaac <_ZdlPvm@@Base+0x4b4>
  40aa18:	mov	x0, x19
  40aa1c:	bl	401820 <_Znam@plt>
  40aa20:	strb	wzr, [x0]
  40aa24:	mov	x19, x0
  40aa28:	str	x0, [x21]
  40aa2c:	cbz	x25, 40aa38 <_ZdlPvm@@Base+0x440>
  40aa30:	ldrb	w1, [x25]
  40aa34:	cbnz	w1, 40aaf4 <_ZdlPvm@@Base+0x4fc>
  40aa38:	cbnz	w24, 40aad0 <_ZdlPvm@@Base+0x4d8>
  40aa3c:	cbz	x22, 40aa48 <_ZdlPvm@@Base+0x450>
  40aa40:	ldrb	w0, [x22]
  40aa44:	cbnz	w0, 40ab20 <_ZdlPvm@@Base+0x528>
  40aa48:	cbz	x20, 40aa54 <_ZdlPvm@@Base+0x45c>
  40aa4c:	ldrb	w0, [x20]
  40aa50:	cbnz	w0, 40ab0c <_ZdlPvm@@Base+0x514>
  40aa54:	mov	x0, x19
  40aa58:	bl	4018a0 <strlen@plt>
  40aa5c:	ldp	x19, x20, [sp, #16]
  40aa60:	ldp	x23, x24, [sp, #48]
  40aa64:	ldr	x25, [sp, #64]
  40aa68:	str	w0, [x21, #8]
  40aa6c:	ldp	x21, x22, [sp, #32]
  40aa70:	ldp	x29, x30, [sp], #80
  40aa74:	ret
  40aa78:	mov	x23, #0x1                   	// #1
  40aa7c:	mov	x25, #0x0                   	// #0
  40aa80:	cmp	w24, #0x0
  40aa84:	cset	x19, ne  // ne = any
  40aa88:	lsl	x19, x19, #1
  40aa8c:	cbz	x22, 40aa08 <_ZdlPvm@@Base+0x410>
  40aa90:	ldrb	w0, [x22]
  40aa94:	cbz	w0, 40aa08 <_ZdlPvm@@Base+0x410>
  40aa98:	add	x19, x19, #0x1
  40aa9c:	mov	x0, x22
  40aaa0:	bl	4018a0 <strlen@plt>
  40aaa4:	add	x19, x19, x0
  40aaa8:	b	40aa08 <_ZdlPvm@@Base+0x410>
  40aaac:	mov	x0, x20
  40aab0:	bl	4018a0 <strlen@plt>
  40aab4:	add	x19, x19, x0
  40aab8:	b	40aa18 <_ZdlPvm@@Base+0x420>
  40aabc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40aac0:	add	x0, x0, #0x5b8
  40aac4:	bl	401bb0 <getenv@plt>
  40aac8:	mov	x22, x0
  40aacc:	b	40a9d0 <_ZdlPvm@@Base+0x3d8>
  40aad0:	mov	x0, x19
  40aad4:	bl	4018a0 <strlen@plt>
  40aad8:	add	x1, x0, #0x1
  40aadc:	mov	w3, #0x2e                  	// #46
  40aae0:	strb	w3, [x19, x0]
  40aae4:	mov	w2, #0x3a                  	// #58
  40aae8:	strh	w2, [x19, x1]
  40aaec:	ldr	x19, [x21]
  40aaf0:	b	40aa3c <_ZdlPvm@@Base+0x444>
  40aaf4:	mov	x1, x25
  40aaf8:	bl	401c30 <stpcpy@plt>
  40aafc:	mov	w1, #0x3a                  	// #58
  40ab00:	strh	w1, [x0]
  40ab04:	cbz	w24, 40aa3c <_ZdlPvm@@Base+0x444>
  40ab08:	b	40aad0 <_ZdlPvm@@Base+0x4d8>
  40ab0c:	mov	x0, x19
  40ab10:	mov	x1, x20
  40ab14:	bl	401c50 <strcat@plt>
  40ab18:	ldr	x19, [x21]
  40ab1c:	b	40aa54 <_ZdlPvm@@Base+0x45c>
  40ab20:	mov	x1, x22
  40ab24:	mov	x0, x19
  40ab28:	bl	401c50 <strcat@plt>
  40ab2c:	ldr	x19, [x21]
  40ab30:	mov	x0, x19
  40ab34:	bl	4018a0 <strlen@plt>
  40ab38:	mov	w1, #0x3a                  	// #58
  40ab3c:	strh	w1, [x19, x0]
  40ab40:	ldr	x19, [x21]
  40ab44:	b	40aa48 <_ZdlPvm@@Base+0x450>
  40ab48:	ldr	x0, [x0]
  40ab4c:	cbz	x0, 40ab54 <_ZdlPvm@@Base+0x55c>
  40ab50:	b	401ab0 <_ZdaPv@plt>
  40ab54:	ret
  40ab58:	stp	x29, x30, [sp, #-80]!
  40ab5c:	mov	x29, sp
  40ab60:	str	x25, [sp, #64]
  40ab64:	ldr	x25, [x0]
  40ab68:	stp	x19, x20, [sp, #16]
  40ab6c:	stp	x21, x22, [sp, #32]
  40ab70:	mov	x21, x0
  40ab74:	mov	x0, x25
  40ab78:	stp	x23, x24, [sp, #48]
  40ab7c:	mov	x24, x1
  40ab80:	bl	4018a0 <strlen@plt>
  40ab84:	mov	x20, x0
  40ab88:	mov	x0, x24
  40ab8c:	bl	4018a0 <strlen@plt>
  40ab90:	add	w1, w0, w20
  40ab94:	and	x19, x0, #0xffffffff
  40ab98:	add	w0, w1, #0x2
  40ab9c:	bl	401820 <_Znam@plt>
  40aba0:	ldr	w22, [x21, #8]
  40aba4:	str	x0, [x21]
  40aba8:	mov	x23, x0
  40abac:	sub	w2, w20, w22
  40abb0:	mov	x1, x25
  40abb4:	add	x21, x0, x2
  40abb8:	bl	401840 <memcpy@plt>
  40abbc:	sub	w3, w20, w22
  40abc0:	cbz	w22, 40ac24 <_ZdlPvm@@Base+0x62c>
  40abc4:	mov	x1, x24
  40abc8:	mov	x2, x19
  40abcc:	mov	x0, x21
  40abd0:	bl	401840 <memcpy@plt>
  40abd4:	add	x3, x21, x19
  40abd8:	mov	w22, w22
  40abdc:	add	x3, x3, #0x1
  40abe0:	mov	w4, #0x3a                  	// #58
  40abe4:	and	x1, x20, #0xffffffff
  40abe8:	strb	w4, [x21, x19]
  40abec:	sub	x1, x1, x22
  40abf0:	mov	x2, x22
  40abf4:	add	x1, x25, x1
  40abf8:	mov	x0, x3
  40abfc:	bl	401840 <memcpy@plt>
  40ac00:	add	x19, x0, x22
  40ac04:	mov	x0, x25
  40ac08:	strb	wzr, [x19]
  40ac0c:	ldp	x19, x20, [sp, #16]
  40ac10:	ldp	x21, x22, [sp, #32]
  40ac14:	ldp	x23, x24, [sp, #48]
  40ac18:	ldr	x25, [sp, #64]
  40ac1c:	ldp	x29, x30, [sp], #80
  40ac20:	b	401ab0 <_ZdaPv@plt>
  40ac24:	add	x21, x21, #0x1
  40ac28:	mov	x2, x19
  40ac2c:	add	x19, x21, x19
  40ac30:	mov	w4, #0x3a                  	// #58
  40ac34:	mov	x1, x24
  40ac38:	mov	x0, x21
  40ac3c:	strb	w4, [x23, w3, uxtw]
  40ac40:	bl	401840 <memcpy@plt>
  40ac44:	strb	wzr, [x19]
  40ac48:	mov	x0, x25
  40ac4c:	ldp	x19, x20, [sp, #16]
  40ac50:	ldp	x21, x22, [sp, #32]
  40ac54:	ldp	x23, x24, [sp, #48]
  40ac58:	ldr	x25, [sp, #64]
  40ac5c:	ldp	x29, x30, [sp], #80
  40ac60:	b	401ab0 <_ZdaPv@plt>
  40ac64:	nop
  40ac68:	stp	x29, x30, [sp, #-112]!
  40ac6c:	mov	x29, sp
  40ac70:	stp	x19, x20, [sp, #16]
  40ac74:	mov	x19, x0
  40ac78:	stp	x21, x22, [sp, #32]
  40ac7c:	mov	x22, x1
  40ac80:	str	x2, [sp, #104]
  40ac84:	cbz	x1, 40ade0 <_ZdlPvm@@Base+0x7e8>
  40ac88:	ldrb	w0, [x22]
  40ac8c:	cmp	w0, #0x2f
  40ac90:	b.eq	40ad74 <_ZdlPvm@@Base+0x77c>  // b.none
  40ac94:	ldr	x21, [x19]
  40ac98:	ldrb	w0, [x21]
  40ac9c:	cbz	w0, 40ad74 <_ZdlPvm@@Base+0x77c>
  40aca0:	mov	x0, x22
  40aca4:	stp	x23, x24, [sp, #48]
  40aca8:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1a08>
  40acac:	add	x23, x23, #0x6c0
  40acb0:	stp	x25, x26, [sp, #64]
  40acb4:	adrp	x26, 40d000 <_ZdlPvm@@Base+0x2a08>
  40acb8:	add	x26, x26, #0xb88
  40acbc:	stp	x27, x28, [sp, #80]
  40acc0:	bl	4018a0 <strlen@plt>
  40acc4:	mov	w27, #0x2f                  	// #47
  40acc8:	mov	w24, w0
  40accc:	b	40ad50 <_ZdlPvm@@Base+0x758>
  40acd0:	cmp	x21, x19
  40acd4:	sub	x28, x19, x21
  40acd8:	b.cs	40acec <_ZdlPvm@@Base+0x6f4>  // b.hs, b.nlast
  40acdc:	ldurb	w1, [x19, #-1]
  40ace0:	mov	x0, x26
  40ace4:	bl	401930 <strchr@plt>
  40ace8:	cbz	x0, 40adb4 <_ZdlPvm@@Base+0x7bc>
  40acec:	add	x0, x24, x28
  40acf0:	add	x0, x0, #0x1
  40acf4:	bl	401820 <_Znam@plt>
  40acf8:	mov	x1, x21
  40acfc:	mov	x20, x0
  40ad00:	mov	x2, x28
  40ad04:	bl	401840 <memcpy@plt>
  40ad08:	mov	x1, x22
  40ad0c:	add	x0, x20, x28
  40ad10:	bl	401990 <strcpy@plt>
  40ad14:	add	x21, x19, #0x1
  40ad18:	mov	x0, x20
  40ad1c:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40ad20:	mov	x28, x0
  40ad24:	mov	x0, x20
  40ad28:	bl	401ab0 <_ZdaPv@plt>
  40ad2c:	mov	x1, x23
  40ad30:	mov	x0, x28
  40ad34:	bl	401b30 <fopen@plt>
  40ad38:	mov	x20, x0
  40ad3c:	mov	x0, x28
  40ad40:	cbnz	x20, 40ae18 <_ZdlPvm@@Base+0x820>
  40ad44:	bl	401920 <free@plt>
  40ad48:	ldrb	w0, [x19]
  40ad4c:	cbz	w0, 40adf4 <_ZdlPvm@@Base+0x7fc>
  40ad50:	mov	x0, x21
  40ad54:	mov	w1, #0x3a                  	// #58
  40ad58:	bl	401930 <strchr@plt>
  40ad5c:	mov	x19, x0
  40ad60:	cbnz	x0, 40acd0 <_ZdlPvm@@Base+0x6d8>
  40ad64:	mov	x0, x21
  40ad68:	bl	4018a0 <strlen@plt>
  40ad6c:	add	x19, x21, x0
  40ad70:	b	40acd0 <_ZdlPvm@@Base+0x6d8>
  40ad74:	mov	x0, x22
  40ad78:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1a08>
  40ad7c:	add	x1, x1, #0x6c0
  40ad80:	bl	401b30 <fopen@plt>
  40ad84:	mov	x20, x0
  40ad88:	cbz	x0, 40ae00 <_ZdlPvm@@Base+0x808>
  40ad8c:	ldr	x19, [sp, #104]
  40ad90:	cbz	x19, 40ada0 <_ZdlPvm@@Base+0x7a8>
  40ad94:	mov	x0, x22
  40ad98:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40ad9c:	str	x0, [x19]
  40ada0:	mov	x0, x20
  40ada4:	ldp	x19, x20, [sp, #16]
  40ada8:	ldp	x21, x22, [sp, #32]
  40adac:	ldp	x29, x30, [sp], #112
  40adb0:	ret
  40adb4:	add	x25, x28, #0x1
  40adb8:	add	x0, x25, x24
  40adbc:	add	x0, x0, #0x1
  40adc0:	bl	401820 <_Znam@plt>
  40adc4:	mov	x20, x0
  40adc8:	mov	x2, x28
  40adcc:	mov	x1, x21
  40add0:	bl	401840 <memcpy@plt>
  40add4:	strb	w27, [x20, x28]
  40add8:	mov	x28, x25
  40addc:	b	40ad08 <_ZdlPvm@@Base+0x710>
  40ade0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40ade4:	mov	w0, #0x61                  	// #97
  40ade8:	add	x1, x1, #0x5c0
  40adec:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40adf0:	b	40ac88 <_ZdlPvm@@Base+0x690>
  40adf4:	ldp	x23, x24, [sp, #48]
  40adf8:	ldp	x25, x26, [sp, #64]
  40adfc:	ldp	x27, x28, [sp, #80]
  40ae00:	mov	x20, #0x0                   	// #0
  40ae04:	mov	x0, x20
  40ae08:	ldp	x19, x20, [sp, #16]
  40ae0c:	ldp	x21, x22, [sp, #32]
  40ae10:	ldp	x29, x30, [sp], #112
  40ae14:	ret
  40ae18:	ldr	x0, [sp, #104]
  40ae1c:	cbz	x0, 40ae44 <_ZdlPvm@@Base+0x84c>
  40ae20:	ldp	x23, x24, [sp, #48]
  40ae24:	ldp	x25, x26, [sp, #64]
  40ae28:	str	x28, [x0]
  40ae2c:	mov	x0, x20
  40ae30:	ldp	x19, x20, [sp, #16]
  40ae34:	ldp	x21, x22, [sp, #32]
  40ae38:	ldp	x27, x28, [sp, #80]
  40ae3c:	ldp	x29, x30, [sp], #112
  40ae40:	ret
  40ae44:	mov	x0, x28
  40ae48:	bl	401920 <free@plt>
  40ae4c:	ldp	x23, x24, [sp, #48]
  40ae50:	ldp	x25, x26, [sp, #64]
  40ae54:	ldp	x27, x28, [sp, #80]
  40ae58:	b	40ada0 <_ZdlPvm@@Base+0x7a8>
  40ae5c:	nop
  40ae60:	stp	x29, x30, [sp, #-96]!
  40ae64:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1a08>
  40ae68:	mov	x29, sp
  40ae6c:	stp	x21, x22, [sp, #32]
  40ae70:	mov	x21, x3
  40ae74:	cmp	x21, #0x0
  40ae78:	add	x3, x4, #0x6c0
  40ae7c:	mov	x22, x1
  40ae80:	csel	x21, x3, x21, eq  // eq = none
  40ae84:	mov	w1, #0x72                  	// #114
  40ae88:	stp	x19, x20, [sp, #16]
  40ae8c:	mov	x20, x0
  40ae90:	mov	x0, x21
  40ae94:	stp	x23, x24, [sp, #48]
  40ae98:	mov	x23, x2
  40ae9c:	bl	401930 <strchr@plt>
  40aea0:	mov	x19, x0
  40aea4:	cbz	x22, 40afb4 <_ZdlPvm@@Base+0x9bc>
  40aea8:	ldrb	w0, [x22]
  40aeac:	cmp	w0, #0x2d
  40aeb0:	b.eq	40afac <_ZdlPvm@@Base+0x9b4>  // b.none
  40aeb4:	cbz	x19, 40affc <_ZdlPvm@@Base+0xa04>
  40aeb8:	ldrb	w0, [x22]
  40aebc:	cmp	w0, #0x2f
  40aec0:	b.eq	40affc <_ZdlPvm@@Base+0xa04>  // b.none
  40aec4:	ldr	x20, [x20]
  40aec8:	ldrb	w0, [x20]
  40aecc:	cbz	w0, 40affc <_ZdlPvm@@Base+0xa04>
  40aed0:	mov	x0, x22
  40aed4:	stp	x25, x26, [sp, #64]
  40aed8:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x2a08>
  40aedc:	mov	w26, #0x2f                  	// #47
  40aee0:	add	x25, x25, #0xb88
  40aee4:	stp	x27, x28, [sp, #80]
  40aee8:	bl	4018a0 <strlen@plt>
  40aeec:	mov	w24, w0
  40aef0:	b	40af88 <_ZdlPvm@@Base+0x990>
  40aef4:	cmp	x20, x19
  40aef8:	sub	x27, x19, x20
  40aefc:	b.cs	40af10 <_ZdlPvm@@Base+0x918>  // b.hs, b.nlast
  40af00:	ldurb	w1, [x19, #-1]
  40af04:	mov	x0, x25
  40af08:	bl	401930 <strchr@plt>
  40af0c:	cbz	x0, 40b038 <_ZdlPvm@@Base+0xa40>
  40af10:	add	x0, x24, x27
  40af14:	add	x0, x0, #0x1
  40af18:	bl	401820 <_Znam@plt>
  40af1c:	mov	x1, x20
  40af20:	mov	x2, x27
  40af24:	mov	x20, x0
  40af28:	bl	401840 <memcpy@plt>
  40af2c:	mov	x1, x22
  40af30:	add	x0, x20, x27
  40af34:	bl	401990 <strcpy@plt>
  40af38:	mov	x0, x20
  40af3c:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40af40:	mov	x27, x0
  40af44:	mov	x0, x20
  40af48:	bl	401ab0 <_ZdaPv@plt>
  40af4c:	mov	x1, x21
  40af50:	mov	x0, x27
  40af54:	bl	401b30 <fopen@plt>
  40af58:	mov	x20, x0
  40af5c:	cbnz	x0, 40b094 <_ZdlPvm@@Base+0xa9c>
  40af60:	bl	401ac0 <__errno_location@plt>
  40af64:	mov	x28, x0
  40af68:	mov	x0, x27
  40af6c:	ldr	w27, [x28]
  40af70:	bl	401920 <free@plt>
  40af74:	cmp	w27, #0x2
  40af78:	b.ne	40b084 <_ZdlPvm@@Base+0xa8c>  // b.any
  40af7c:	ldrb	w0, [x19]
  40af80:	cbz	w0, 40b084 <_ZdlPvm@@Base+0xa8c>
  40af84:	add	x20, x19, #0x1
  40af88:	mov	x0, x20
  40af8c:	mov	w1, #0x3a                  	// #58
  40af90:	bl	401930 <strchr@plt>
  40af94:	mov	x19, x0
  40af98:	cbnz	x0, 40aef4 <_ZdlPvm@@Base+0x8fc>
  40af9c:	mov	x0, x20
  40afa0:	bl	4018a0 <strlen@plt>
  40afa4:	add	x19, x20, x0
  40afa8:	b	40aef4 <_ZdlPvm@@Base+0x8fc>
  40afac:	ldrb	w0, [x22, #1]
  40afb0:	cbnz	w0, 40aeb4 <_ZdlPvm@@Base+0x8bc>
  40afb4:	cbz	x23, 40afd8 <_ZdlPvm@@Base+0x9e0>
  40afb8:	cmp	x19, #0x0
  40afbc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40afc0:	add	x1, x1, #0x5e8
  40afc4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1a08>
  40afc8:	add	x0, x0, #0xf38
  40afcc:	csel	x0, x0, x1, ne  // ne = any
  40afd0:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40afd4:	str	x0, [x23]
  40afd8:	cbz	x19, 40b064 <_ZdlPvm@@Base+0xa6c>
  40afdc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40afe0:	ldr	x20, [x0, #3736]
  40afe4:	mov	x0, x20
  40afe8:	ldp	x19, x20, [sp, #16]
  40afec:	ldp	x21, x22, [sp, #32]
  40aff0:	ldp	x23, x24, [sp, #48]
  40aff4:	ldp	x29, x30, [sp], #96
  40aff8:	ret
  40affc:	mov	x1, x21
  40b000:	mov	x0, x22
  40b004:	bl	401b30 <fopen@plt>
  40b008:	mov	x20, x0
  40b00c:	cbz	x0, 40afe4 <_ZdlPvm@@Base+0x9ec>
  40b010:	cbz	x23, 40afe4 <_ZdlPvm@@Base+0x9ec>
  40b014:	mov	x0, x22
  40b018:	bl	40bcc8 <_ZdlPvm@@Base+0x16d0>
  40b01c:	str	x0, [x23]
  40b020:	mov	x0, x20
  40b024:	ldp	x19, x20, [sp, #16]
  40b028:	ldp	x21, x22, [sp, #32]
  40b02c:	ldp	x23, x24, [sp, #48]
  40b030:	ldp	x29, x30, [sp], #96
  40b034:	ret
  40b038:	add	x28, x27, #0x1
  40b03c:	add	x0, x28, x24
  40b040:	add	x0, x0, #0x1
  40b044:	bl	401820 <_Znam@plt>
  40b048:	mov	x1, x20
  40b04c:	mov	x20, x0
  40b050:	mov	x2, x27
  40b054:	bl	401840 <memcpy@plt>
  40b058:	strb	w26, [x20, x27]
  40b05c:	mov	x27, x28
  40b060:	b	40af2c <_ZdlPvm@@Base+0x934>
  40b064:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b068:	ldp	x21, x22, [sp, #32]
  40b06c:	ldr	x20, [x0, #3744]
  40b070:	ldp	x23, x24, [sp, #48]
  40b074:	mov	x0, x20
  40b078:	ldp	x19, x20, [sp, #16]
  40b07c:	ldp	x29, x30, [sp], #96
  40b080:	ret
  40b084:	ldp	x25, x26, [sp, #64]
  40b088:	str	w27, [x28]
  40b08c:	ldp	x27, x28, [sp, #80]
  40b090:	b	40afe4 <_ZdlPvm@@Base+0x9ec>
  40b094:	cbz	x23, 40b0a8 <_ZdlPvm@@Base+0xab0>
  40b098:	ldp	x25, x26, [sp, #64]
  40b09c:	str	x27, [x23]
  40b0a0:	ldp	x27, x28, [sp, #80]
  40b0a4:	b	40afe4 <_ZdlPvm@@Base+0x9ec>
  40b0a8:	mov	x0, x27
  40b0ac:	bl	401920 <free@plt>
  40b0b0:	ldp	x25, x26, [sp, #64]
  40b0b4:	ldp	x27, x28, [sp, #80]
  40b0b8:	b	40afe4 <_ZdlPvm@@Base+0x9ec>
  40b0bc:	nop
  40b0c0:	stp	x29, x30, [sp, #-32]!
  40b0c4:	cmp	w1, w2
  40b0c8:	mov	x29, sp
  40b0cc:	stp	x19, x20, [sp, #16]
  40b0d0:	mov	w19, w2
  40b0d4:	mov	x20, x3
  40b0d8:	b.ge	40b100 <_ZdlPvm@@Base+0xb08>  // b.tcont
  40b0dc:	cbz	x0, 40b0e4 <_ZdlPvm@@Base+0xaec>
  40b0e0:	bl	401ab0 <_ZdaPv@plt>
  40b0e4:	cbz	w19, 40b110 <_ZdlPvm@@Base+0xb18>
  40b0e8:	lsl	w0, w19, #1
  40b0ec:	str	w0, [x20]
  40b0f0:	ldp	x19, x20, [sp, #16]
  40b0f4:	sxtw	x0, w0
  40b0f8:	ldp	x29, x30, [sp], #32
  40b0fc:	b	401820 <_Znam@plt>
  40b100:	str	w1, [x3]
  40b104:	ldp	x19, x20, [sp, #16]
  40b108:	ldp	x29, x30, [sp], #32
  40b10c:	ret
  40b110:	str	wzr, [x20]
  40b114:	mov	x0, #0x0                   	// #0
  40b118:	ldp	x19, x20, [sp, #16]
  40b11c:	ldp	x29, x30, [sp], #32
  40b120:	ret
  40b124:	nop
  40b128:	stp	x29, x30, [sp, #-48]!
  40b12c:	cmp	w1, w3
  40b130:	mov	x29, sp
  40b134:	stp	x19, x20, [sp, #16]
  40b138:	mov	x20, x0
  40b13c:	stp	x21, x22, [sp, #32]
  40b140:	mov	x21, x4
  40b144:	b.ge	40b1b0 <_ZdlPvm@@Base+0xbb8>  // b.tcont
  40b148:	mov	w19, w3
  40b14c:	cbz	w3, 40b18c <_ZdlPvm@@Base+0xb94>
  40b150:	lsl	w0, w3, #1
  40b154:	str	w0, [x4]
  40b158:	mov	w22, w2
  40b15c:	sxtw	x0, w0
  40b160:	bl	401820 <_Znam@plt>
  40b164:	cmp	w22, #0x0
  40b168:	ccmp	w19, w22, #0x4, ne  // ne = any
  40b16c:	mov	x19, x0
  40b170:	b.gt	40b1cc <_ZdlPvm@@Base+0xbd4>
  40b174:	cbnz	x20, 40b1d8 <_ZdlPvm@@Base+0xbe0>
  40b178:	mov	x0, x19
  40b17c:	ldp	x19, x20, [sp, #16]
  40b180:	ldp	x21, x22, [sp, #32]
  40b184:	ldp	x29, x30, [sp], #48
  40b188:	ret
  40b18c:	cbz	x0, 40b194 <_ZdlPvm@@Base+0xb9c>
  40b190:	bl	401ab0 <_ZdaPv@plt>
  40b194:	str	wzr, [x21]
  40b198:	mov	x19, #0x0                   	// #0
  40b19c:	mov	x0, x19
  40b1a0:	ldp	x19, x20, [sp, #16]
  40b1a4:	ldp	x21, x22, [sp, #32]
  40b1a8:	ldp	x29, x30, [sp], #48
  40b1ac:	ret
  40b1b0:	mov	x19, x0
  40b1b4:	str	w1, [x4]
  40b1b8:	mov	x0, x19
  40b1bc:	ldp	x19, x20, [sp, #16]
  40b1c0:	ldp	x21, x22, [sp, #32]
  40b1c4:	ldp	x29, x30, [sp], #48
  40b1c8:	ret
  40b1cc:	sxtw	x2, w22
  40b1d0:	mov	x1, x20
  40b1d4:	bl	401840 <memcpy@plt>
  40b1d8:	mov	x0, x20
  40b1dc:	bl	401ab0 <_ZdaPv@plt>
  40b1e0:	mov	x0, x19
  40b1e4:	ldp	x19, x20, [sp, #16]
  40b1e8:	ldp	x21, x22, [sp, #32]
  40b1ec:	ldp	x29, x30, [sp], #48
  40b1f0:	ret
  40b1f4:	nop
  40b1f8:	stp	xzr, xzr, [x0]
  40b1fc:	ret
  40b200:	stp	x29, x30, [sp, #-48]!
  40b204:	cmp	w2, #0x0
  40b208:	mov	x29, sp
  40b20c:	stp	x19, x20, [sp, #16]
  40b210:	mov	x20, x0
  40b214:	mov	w19, w2
  40b218:	str	x21, [sp, #32]
  40b21c:	mov	x21, x1
  40b220:	str	w2, [x0, #8]
  40b224:	b.lt	40b270 <_ZdlPvm@@Base+0xc78>  // b.tstop
  40b228:	b.eq	40b258 <_ZdlPvm@@Base+0xc60>  // b.none
  40b22c:	lsl	w0, w19, #1
  40b230:	str	w0, [x20, #12]
  40b234:	sxtw	x0, w0
  40b238:	bl	401820 <_Znam@plt>
  40b23c:	mov	x1, x21
  40b240:	sxtw	x2, w19
  40b244:	ldr	x21, [sp, #32]
  40b248:	str	x0, [x20]
  40b24c:	ldp	x19, x20, [sp, #16]
  40b250:	ldp	x29, x30, [sp], #48
  40b254:	b	401840 <memcpy@plt>
  40b258:	ldr	x21, [sp, #32]
  40b25c:	str	xzr, [x0]
  40b260:	str	wzr, [x0, #12]
  40b264:	ldp	x19, x20, [sp, #16]
  40b268:	ldp	x29, x30, [sp], #48
  40b26c:	ret
  40b270:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40b274:	mov	w0, #0x57                  	// #87
  40b278:	add	x1, x1, #0x5f0
  40b27c:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40b280:	b	40b22c <_ZdlPvm@@Base+0xc34>
  40b284:	nop
  40b288:	stp	x29, x30, [sp, #-32]!
  40b28c:	mov	x29, sp
  40b290:	stp	x19, x20, [sp, #16]
  40b294:	mov	x19, x0
  40b298:	cbz	x1, 40b2ec <_ZdlPvm@@Base+0xcf4>
  40b29c:	mov	x20, x1
  40b2a0:	mov	x0, x1
  40b2a4:	bl	4018a0 <strlen@plt>
  40b2a8:	str	w0, [x19, #8]
  40b2ac:	cbz	w0, 40b2d8 <_ZdlPvm@@Base+0xce0>
  40b2b0:	lsl	w0, w0, #1
  40b2b4:	str	w0, [x19, #12]
  40b2b8:	sxtw	x0, w0
  40b2bc:	bl	401820 <_Znam@plt>
  40b2c0:	ldr	w2, [x19, #8]
  40b2c4:	str	x0, [x19]
  40b2c8:	cbnz	w2, 40b2fc <_ZdlPvm@@Base+0xd04>
  40b2cc:	ldp	x19, x20, [sp, #16]
  40b2d0:	ldp	x29, x30, [sp], #32
  40b2d4:	ret
  40b2d8:	str	xzr, [x19]
  40b2dc:	str	wzr, [x19, #12]
  40b2e0:	ldp	x19, x20, [sp, #16]
  40b2e4:	ldp	x29, x30, [sp], #32
  40b2e8:	ret
  40b2ec:	stp	xzr, xzr, [x0]
  40b2f0:	ldp	x19, x20, [sp, #16]
  40b2f4:	ldp	x29, x30, [sp], #32
  40b2f8:	ret
  40b2fc:	mov	x1, x20
  40b300:	sxtw	x2, w2
  40b304:	ldp	x19, x20, [sp, #16]
  40b308:	ldp	x29, x30, [sp], #32
  40b30c:	b	401840 <memcpy@plt>
  40b310:	stp	x29, x30, [sp, #-32]!
  40b314:	mov	x2, #0x1                   	// #1
  40b318:	movk	x2, #0x2, lsl #32
  40b31c:	mov	x29, sp
  40b320:	stp	x19, x20, [sp, #16]
  40b324:	mov	x19, x0
  40b328:	and	w20, w1, #0xff
  40b32c:	mov	x0, #0x2                   	// #2
  40b330:	str	x2, [x19, #8]
  40b334:	bl	401820 <_Znam@plt>
  40b338:	strb	w20, [x0]
  40b33c:	str	x0, [x19]
  40b340:	ldp	x19, x20, [sp, #16]
  40b344:	ldp	x29, x30, [sp], #32
  40b348:	ret
  40b34c:	nop
  40b350:	stp	x29, x30, [sp, #-32]!
  40b354:	mov	x29, sp
  40b358:	stp	x19, x20, [sp, #16]
  40b35c:	mov	x19, x0
  40b360:	ldr	w0, [x1, #8]
  40b364:	str	w0, [x19, #8]
  40b368:	cbz	w0, 40b3ac <_ZdlPvm@@Base+0xdb4>
  40b36c:	lsl	w0, w0, #1
  40b370:	str	w0, [x19, #12]
  40b374:	mov	x20, x1
  40b378:	sxtw	x0, w0
  40b37c:	bl	401820 <_Znam@plt>
  40b380:	ldr	w2, [x19, #8]
  40b384:	str	x0, [x19]
  40b388:	cbnz	w2, 40b398 <_ZdlPvm@@Base+0xda0>
  40b38c:	ldp	x19, x20, [sp, #16]
  40b390:	ldp	x29, x30, [sp], #32
  40b394:	ret
  40b398:	ldr	x1, [x20]
  40b39c:	sxtw	x2, w2
  40b3a0:	ldp	x19, x20, [sp, #16]
  40b3a4:	ldp	x29, x30, [sp], #32
  40b3a8:	b	401840 <memcpy@plt>
  40b3ac:	str	xzr, [x19]
  40b3b0:	str	wzr, [x19, #12]
  40b3b4:	ldp	x19, x20, [sp, #16]
  40b3b8:	ldp	x29, x30, [sp], #32
  40b3bc:	ret
  40b3c0:	ldr	x0, [x0]
  40b3c4:	cbz	x0, 40b3cc <_ZdlPvm@@Base+0xdd4>
  40b3c8:	b	401ab0 <_ZdaPv@plt>
  40b3cc:	ret
  40b3d0:	stp	x29, x30, [sp, #-32]!
  40b3d4:	add	x3, x0, #0xc
  40b3d8:	mov	x29, sp
  40b3dc:	ldr	w2, [x1, #8]
  40b3e0:	stp	x19, x20, [sp, #16]
  40b3e4:	mov	x19, x0
  40b3e8:	mov	x20, x1
  40b3ec:	ldr	w1, [x0, #12]
  40b3f0:	ldr	x0, [x0]
  40b3f4:	bl	40b0c0 <_ZdlPvm@@Base+0xac8>
  40b3f8:	ldr	w2, [x20, #8]
  40b3fc:	str	x0, [x19]
  40b400:	str	w2, [x19, #8]
  40b404:	cbnz	w2, 40b418 <_ZdlPvm@@Base+0xe20>
  40b408:	mov	x0, x19
  40b40c:	ldp	x19, x20, [sp, #16]
  40b410:	ldp	x29, x30, [sp], #32
  40b414:	ret
  40b418:	ldr	x1, [x20]
  40b41c:	sxtw	x2, w2
  40b420:	bl	401840 <memcpy@plt>
  40b424:	mov	x0, x19
  40b428:	ldp	x19, x20, [sp, #16]
  40b42c:	ldp	x29, x30, [sp], #32
  40b430:	ret
  40b434:	nop
  40b438:	stp	x29, x30, [sp, #-48]!
  40b43c:	mov	x29, sp
  40b440:	stp	x19, x20, [sp, #16]
  40b444:	mov	x19, x0
  40b448:	cbz	x1, 40b494 <_ZdlPvm@@Base+0xe9c>
  40b44c:	mov	x20, x1
  40b450:	mov	x0, x1
  40b454:	str	x21, [sp, #32]
  40b458:	bl	4018a0 <strlen@plt>
  40b45c:	ldr	w1, [x19, #12]
  40b460:	mov	x21, x0
  40b464:	mov	w2, w0
  40b468:	add	x3, x19, #0xc
  40b46c:	ldr	x0, [x19]
  40b470:	bl	40b0c0 <_ZdlPvm@@Base+0xac8>
  40b474:	str	x0, [x19]
  40b478:	str	w21, [x19, #8]
  40b47c:	cbnz	w21, 40b4b4 <_ZdlPvm@@Base+0xebc>
  40b480:	mov	x0, x19
  40b484:	ldp	x19, x20, [sp, #16]
  40b488:	ldr	x21, [sp, #32]
  40b48c:	ldp	x29, x30, [sp], #48
  40b490:	ret
  40b494:	ldr	x0, [x0]
  40b498:	cbz	x0, 40b4a0 <_ZdlPvm@@Base+0xea8>
  40b49c:	bl	401ab0 <_ZdaPv@plt>
  40b4a0:	stp	xzr, xzr, [x19]
  40b4a4:	mov	x0, x19
  40b4a8:	ldp	x19, x20, [sp, #16]
  40b4ac:	ldp	x29, x30, [sp], #48
  40b4b0:	ret
  40b4b4:	sxtw	x2, w21
  40b4b8:	mov	x1, x20
  40b4bc:	bl	401840 <memcpy@plt>
  40b4c0:	mov	x0, x19
  40b4c4:	ldp	x19, x20, [sp, #16]
  40b4c8:	ldr	x21, [sp, #32]
  40b4cc:	ldp	x29, x30, [sp], #48
  40b4d0:	ret
  40b4d4:	nop
  40b4d8:	stp	x29, x30, [sp, #-32]!
  40b4dc:	add	x3, x0, #0xc
  40b4e0:	mov	w2, #0x1                   	// #1
  40b4e4:	mov	x29, sp
  40b4e8:	stp	x19, x20, [sp, #16]
  40b4ec:	mov	x19, x0
  40b4f0:	and	w20, w1, #0xff
  40b4f4:	ldr	w1, [x0, #12]
  40b4f8:	ldr	x0, [x0]
  40b4fc:	bl	40b0c0 <_ZdlPvm@@Base+0xac8>
  40b500:	mov	x1, x0
  40b504:	mov	w2, #0x1                   	// #1
  40b508:	str	x1, [x19]
  40b50c:	str	w2, [x19, #8]
  40b510:	mov	x0, x19
  40b514:	strb	w20, [x1]
  40b518:	ldp	x19, x20, [sp, #16]
  40b51c:	ldp	x29, x30, [sp], #32
  40b520:	ret
  40b524:	nop
  40b528:	stp	x29, x30, [sp, #-32]!
  40b52c:	mov	x29, sp
  40b530:	stp	x19, x20, [sp, #16]
  40b534:	mov	x20, x0
  40b538:	mov	x19, x1
  40b53c:	ldr	x0, [x0]
  40b540:	cbz	x0, 40b548 <_ZdlPvm@@Base+0xf50>
  40b544:	bl	401ab0 <_ZdaPv@plt>
  40b548:	ldr	x0, [x19]
  40b54c:	ldr	w1, [x19, #8]
  40b550:	str	x0, [x20]
  40b554:	ldr	w0, [x19, #12]
  40b558:	stp	w1, w0, [x20, #8]
  40b55c:	stp	xzr, xzr, [x19]
  40b560:	ldp	x19, x20, [sp, #16]
  40b564:	ldp	x29, x30, [sp], #32
  40b568:	ret
  40b56c:	nop
  40b570:	stp	x29, x30, [sp, #-32]!
  40b574:	add	x4, x0, #0xc
  40b578:	mov	x29, sp
  40b57c:	ldp	w2, w1, [x0, #8]
  40b580:	str	x19, [sp, #16]
  40b584:	mov	x19, x0
  40b588:	ldr	x0, [x0]
  40b58c:	add	w3, w2, #0x1
  40b590:	bl	40b128 <_ZdlPvm@@Base+0xb30>
  40b594:	str	x0, [x19]
  40b598:	ldr	x19, [sp, #16]
  40b59c:	ldp	x29, x30, [sp], #32
  40b5a0:	ret
  40b5a4:	nop
  40b5a8:	stp	x29, x30, [sp, #-48]!
  40b5ac:	mov	x29, sp
  40b5b0:	stp	x19, x20, [sp, #16]
  40b5b4:	mov	x19, x0
  40b5b8:	cbz	x1, 40b5fc <_ZdlPvm@@Base+0x1004>
  40b5bc:	mov	x20, x1
  40b5c0:	mov	x0, x1
  40b5c4:	stp	x21, x22, [sp, #32]
  40b5c8:	bl	4018a0 <strlen@plt>
  40b5cc:	mov	x21, x0
  40b5d0:	ldp	w4, w1, [x19, #8]
  40b5d4:	add	w22, w4, w0
  40b5d8:	cmp	w1, w22
  40b5dc:	ldr	x0, [x19]
  40b5e0:	b.lt	40b60c <_ZdlPvm@@Base+0x1014>  // b.tstop
  40b5e4:	sxtw	x2, w21
  40b5e8:	mov	x1, x20
  40b5ec:	add	x0, x0, w4, sxtw
  40b5f0:	bl	401840 <memcpy@plt>
  40b5f4:	str	w22, [x19, #8]
  40b5f8:	ldp	x21, x22, [sp, #32]
  40b5fc:	mov	x0, x19
  40b600:	ldp	x19, x20, [sp, #16]
  40b604:	ldp	x29, x30, [sp], #48
  40b608:	ret
  40b60c:	mov	w2, w4
  40b610:	mov	w3, w22
  40b614:	add	x4, x19, #0xc
  40b618:	bl	40b128 <_ZdlPvm@@Base+0xb30>
  40b61c:	ldr	w4, [x19, #8]
  40b620:	str	x0, [x19]
  40b624:	b	40b5e4 <_ZdlPvm@@Base+0xfec>
  40b628:	stp	x29, x30, [sp, #-48]!
  40b62c:	mov	x29, sp
  40b630:	ldr	w2, [x1, #8]
  40b634:	stp	x19, x20, [sp, #16]
  40b638:	mov	x19, x0
  40b63c:	cbz	w2, 40b674 <_ZdlPvm@@Base+0x107c>
  40b640:	mov	x20, x1
  40b644:	ldp	w4, w1, [x0, #8]
  40b648:	ldr	x0, [x0]
  40b64c:	str	x21, [sp, #32]
  40b650:	add	w21, w2, w4
  40b654:	cmp	w1, w21
  40b658:	b.lt	40b684 <_ZdlPvm@@Base+0x108c>  // b.tstop
  40b65c:	ldr	x1, [x20]
  40b660:	sxtw	x2, w2
  40b664:	add	x0, x0, w4, sxtw
  40b668:	bl	401840 <memcpy@plt>
  40b66c:	str	w21, [x19, #8]
  40b670:	ldr	x21, [sp, #32]
  40b674:	mov	x0, x19
  40b678:	ldp	x19, x20, [sp, #16]
  40b67c:	ldp	x29, x30, [sp], #48
  40b680:	ret
  40b684:	mov	w2, w4
  40b688:	mov	w3, w21
  40b68c:	add	x4, x19, #0xc
  40b690:	bl	40b128 <_ZdlPvm@@Base+0xb30>
  40b694:	ldr	w2, [x20, #8]
  40b698:	ldr	w4, [x19, #8]
  40b69c:	str	x0, [x19]
  40b6a0:	b	40b65c <_ZdlPvm@@Base+0x1064>
  40b6a4:	nop
  40b6a8:	cmp	w2, #0x0
  40b6ac:	b.le	40b704 <_ZdlPvm@@Base+0x110c>
  40b6b0:	stp	x29, x30, [sp, #-48]!
  40b6b4:	mov	x29, sp
  40b6b8:	stp	x21, x22, [sp, #32]
  40b6bc:	mov	x21, x1
  40b6c0:	ldp	w4, w1, [x0, #8]
  40b6c4:	stp	x19, x20, [sp, #16]
  40b6c8:	mov	x19, x0
  40b6cc:	add	w22, w4, w2
  40b6d0:	mov	w20, w2
  40b6d4:	cmp	w1, w22
  40b6d8:	ldr	x0, [x0]
  40b6dc:	b.lt	40b708 <_ZdlPvm@@Base+0x1110>  // b.tstop
  40b6e0:	sxtw	x2, w20
  40b6e4:	mov	x1, x21
  40b6e8:	add	x0, x0, w4, sxtw
  40b6ec:	bl	401840 <memcpy@plt>
  40b6f0:	str	w22, [x19, #8]
  40b6f4:	ldp	x19, x20, [sp, #16]
  40b6f8:	ldp	x21, x22, [sp, #32]
  40b6fc:	ldp	x29, x30, [sp], #48
  40b700:	ret
  40b704:	ret
  40b708:	mov	w2, w4
  40b70c:	mov	w3, w22
  40b710:	add	x4, x19, #0xc
  40b714:	bl	40b128 <_ZdlPvm@@Base+0xb30>
  40b718:	ldr	w4, [x19, #8]
  40b71c:	str	x0, [x19]
  40b720:	b	40b6e0 <_ZdlPvm@@Base+0x10e8>
  40b724:	nop
  40b728:	stp	x29, x30, [sp, #-64]!
  40b72c:	mov	x29, sp
  40b730:	stp	x19, x20, [sp, #16]
  40b734:	sxtw	x20, w2
  40b738:	cmp	w20, #0x0
  40b73c:	stp	x21, x22, [sp, #32]
  40b740:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  40b744:	mov	w21, w4
  40b748:	stp	x23, x24, [sp, #48]
  40b74c:	mov	x19, x0
  40b750:	mov	x23, x1
  40b754:	mov	x22, x3
  40b758:	b.lt	40b784 <_ZdlPvm@@Base+0x118c>  // b.tstop
  40b75c:	add	w0, w20, w21
  40b760:	str	w0, [x19, #8]
  40b764:	cbnz	w0, 40b7a0 <_ZdlPvm@@Base+0x11a8>
  40b768:	str	xzr, [x19]
  40b76c:	str	wzr, [x19, #12]
  40b770:	ldp	x19, x20, [sp, #16]
  40b774:	ldp	x21, x22, [sp, #32]
  40b778:	ldp	x23, x24, [sp, #48]
  40b77c:	ldp	x29, x30, [sp], #64
  40b780:	ret
  40b784:	mov	w0, #0xd7                  	// #215
  40b788:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40b78c:	add	x1, x1, #0x5f0
  40b790:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40b794:	add	w0, w20, w21
  40b798:	str	w0, [x19, #8]
  40b79c:	cbz	w0, 40b768 <_ZdlPvm@@Base+0x1170>
  40b7a0:	lsl	w0, w0, #1
  40b7a4:	str	w0, [x19, #12]
  40b7a8:	sxtw	x0, w0
  40b7ac:	bl	401820 <_Znam@plt>
  40b7b0:	str	x0, [x19]
  40b7b4:	mov	x24, x0
  40b7b8:	cbz	w20, 40b7ec <_ZdlPvm@@Base+0x11f4>
  40b7bc:	mov	x1, x23
  40b7c0:	mov	x2, x20
  40b7c4:	bl	401840 <memcpy@plt>
  40b7c8:	cbz	w21, 40b770 <_ZdlPvm@@Base+0x1178>
  40b7cc:	add	x0, x24, x20
  40b7d0:	sxtw	x2, w21
  40b7d4:	mov	x1, x22
  40b7d8:	ldp	x19, x20, [sp, #16]
  40b7dc:	ldp	x21, x22, [sp, #32]
  40b7e0:	ldp	x23, x24, [sp, #48]
  40b7e4:	ldp	x29, x30, [sp], #64
  40b7e8:	b	401840 <memcpy@plt>
  40b7ec:	sxtw	x2, w21
  40b7f0:	mov	x1, x22
  40b7f4:	ldp	x19, x20, [sp, #16]
  40b7f8:	ldp	x21, x22, [sp, #32]
  40b7fc:	ldp	x23, x24, [sp, #48]
  40b800:	ldp	x29, x30, [sp], #64
  40b804:	b	401840 <memcpy@plt>
  40b808:	stp	x29, x30, [sp, #-16]!
  40b80c:	mov	x3, x0
  40b810:	mov	x29, sp
  40b814:	ldr	w2, [x0, #8]
  40b818:	ldr	w0, [x1, #8]
  40b81c:	cmp	w2, w0
  40b820:	b.gt	40b834 <_ZdlPvm@@Base+0x123c>
  40b824:	mov	w0, #0x1                   	// #1
  40b828:	cbnz	w2, 40b854 <_ZdlPvm@@Base+0x125c>
  40b82c:	ldp	x29, x30, [sp], #16
  40b830:	ret
  40b834:	cbz	w0, 40b82c <_ZdlPvm@@Base+0x1234>
  40b838:	sxtw	x2, w0
  40b83c:	ldr	x1, [x1]
  40b840:	ldr	x0, [x3]
  40b844:	bl	401900 <memcmp@plt>
  40b848:	lsr	w0, w0, #31
  40b84c:	ldp	x29, x30, [sp], #16
  40b850:	ret
  40b854:	ldr	x1, [x1]
  40b858:	sxtw	x2, w2
  40b85c:	ldr	x0, [x3]
  40b860:	bl	401900 <memcmp@plt>
  40b864:	cmp	w0, #0x0
  40b868:	cset	w0, le
  40b86c:	ldp	x29, x30, [sp], #16
  40b870:	ret
  40b874:	nop
  40b878:	stp	x29, x30, [sp, #-16]!
  40b87c:	mov	x3, x0
  40b880:	mov	x29, sp
  40b884:	ldr	w2, [x0, #8]
  40b888:	ldr	w0, [x1, #8]
  40b88c:	cmp	w2, w0
  40b890:	b.ge	40b8a4 <_ZdlPvm@@Base+0x12ac>  // b.tcont
  40b894:	mov	w0, #0x1                   	// #1
  40b898:	cbnz	w2, 40b8c4 <_ZdlPvm@@Base+0x12cc>
  40b89c:	ldp	x29, x30, [sp], #16
  40b8a0:	ret
  40b8a4:	cbz	w0, 40b89c <_ZdlPvm@@Base+0x12a4>
  40b8a8:	sxtw	x2, w0
  40b8ac:	ldr	x1, [x1]
  40b8b0:	ldr	x0, [x3]
  40b8b4:	bl	401900 <memcmp@plt>
  40b8b8:	lsr	w0, w0, #31
  40b8bc:	ldp	x29, x30, [sp], #16
  40b8c0:	ret
  40b8c4:	ldr	x1, [x1]
  40b8c8:	sxtw	x2, w2
  40b8cc:	ldr	x0, [x3]
  40b8d0:	bl	401900 <memcmp@plt>
  40b8d4:	cmp	w0, #0x0
  40b8d8:	cset	w0, le
  40b8dc:	ldp	x29, x30, [sp], #16
  40b8e0:	ret
  40b8e4:	nop
  40b8e8:	stp	x29, x30, [sp, #-16]!
  40b8ec:	mov	x3, x0
  40b8f0:	mov	x29, sp
  40b8f4:	ldr	w0, [x0, #8]
  40b8f8:	ldr	w2, [x1, #8]
  40b8fc:	cmp	w0, w2
  40b900:	b.lt	40b914 <_ZdlPvm@@Base+0x131c>  // b.tstop
  40b904:	mov	w0, #0x1                   	// #1
  40b908:	cbnz	w2, 40b938 <_ZdlPvm@@Base+0x1340>
  40b90c:	ldp	x29, x30, [sp], #16
  40b910:	ret
  40b914:	cbz	w0, 40b90c <_ZdlPvm@@Base+0x1314>
  40b918:	sxtw	x2, w0
  40b91c:	ldr	x1, [x1]
  40b920:	ldr	x0, [x3]
  40b924:	bl	401900 <memcmp@plt>
  40b928:	cmp	w0, #0x0
  40b92c:	cset	w0, gt
  40b930:	ldp	x29, x30, [sp], #16
  40b934:	ret
  40b938:	ldr	x1, [x1]
  40b93c:	sxtw	x2, w2
  40b940:	ldr	x0, [x3]
  40b944:	bl	401900 <memcmp@plt>
  40b948:	mvn	w0, w0
  40b94c:	ldp	x29, x30, [sp], #16
  40b950:	lsr	w0, w0, #31
  40b954:	ret
  40b958:	stp	x29, x30, [sp, #-16]!
  40b95c:	mov	x3, x0
  40b960:	mov	x29, sp
  40b964:	ldr	w0, [x0, #8]
  40b968:	ldr	w2, [x1, #8]
  40b96c:	cmp	w0, w2
  40b970:	b.le	40b984 <_ZdlPvm@@Base+0x138c>
  40b974:	mov	w0, #0x1                   	// #1
  40b978:	cbnz	w2, 40b9a8 <_ZdlPvm@@Base+0x13b0>
  40b97c:	ldp	x29, x30, [sp], #16
  40b980:	ret
  40b984:	cbz	w0, 40b97c <_ZdlPvm@@Base+0x1384>
  40b988:	sxtw	x2, w0
  40b98c:	ldr	x1, [x1]
  40b990:	ldr	x0, [x3]
  40b994:	bl	401900 <memcmp@plt>
  40b998:	cmp	w0, #0x0
  40b99c:	cset	w0, gt
  40b9a0:	ldp	x29, x30, [sp], #16
  40b9a4:	ret
  40b9a8:	ldr	x1, [x1]
  40b9ac:	sxtw	x2, w2
  40b9b0:	ldr	x0, [x3]
  40b9b4:	bl	401900 <memcmp@plt>
  40b9b8:	mvn	w0, w0
  40b9bc:	ldp	x29, x30, [sp], #16
  40b9c0:	lsr	w0, w0, #31
  40b9c4:	ret
  40b9c8:	stp	x29, x30, [sp, #-32]!
  40b9cc:	mov	x29, sp
  40b9d0:	stp	x19, x20, [sp, #16]
  40b9d4:	mov	x20, x0
  40b9d8:	mov	w19, w1
  40b9dc:	tbnz	w1, #31, 40b9fc <_ZdlPvm@@Base+0x1404>
  40b9e0:	ldr	w1, [x20, #12]
  40b9e4:	cmp	w1, w19
  40b9e8:	b.lt	40ba18 <_ZdlPvm@@Base+0x1420>  // b.tstop
  40b9ec:	str	w19, [x20, #8]
  40b9f0:	ldp	x19, x20, [sp, #16]
  40b9f4:	ldp	x29, x30, [sp], #32
  40b9f8:	ret
  40b9fc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40ba00:	mov	w0, #0x107                 	// #263
  40ba04:	add	x1, x1, #0x5f0
  40ba08:	bl	40c200 <_ZdlPvm@@Base+0x1c08>
  40ba0c:	ldr	w1, [x20, #12]
  40ba10:	cmp	w1, w19
  40ba14:	b.ge	40b9ec <_ZdlPvm@@Base+0x13f4>  // b.tcont
  40ba18:	ldr	w2, [x20, #8]
  40ba1c:	add	x4, x20, #0xc
  40ba20:	ldr	x0, [x20]
  40ba24:	mov	w3, w19
  40ba28:	bl	40b128 <_ZdlPvm@@Base+0xb30>
  40ba2c:	str	x0, [x20]
  40ba30:	str	w19, [x20, #8]
  40ba34:	ldp	x19, x20, [sp, #16]
  40ba38:	ldp	x29, x30, [sp], #32
  40ba3c:	ret
  40ba40:	str	wzr, [x0, #8]
  40ba44:	ret
  40ba48:	stp	x29, x30, [sp, #-32]!
  40ba4c:	mov	x29, sp
  40ba50:	str	x19, [sp, #16]
  40ba54:	ldr	x19, [x0]
  40ba58:	cbz	x19, 40ba80 <_ZdlPvm@@Base+0x1488>
  40ba5c:	ldrsw	x2, [x0, #8]
  40ba60:	and	w1, w1, #0xff
  40ba64:	mov	x0, x19
  40ba68:	bl	401a00 <memchr@plt>
  40ba6c:	cbz	x0, 40ba80 <_ZdlPvm@@Base+0x1488>
  40ba70:	sub	w0, w0, w19
  40ba74:	ldr	x19, [sp, #16]
  40ba78:	ldp	x29, x30, [sp], #32
  40ba7c:	ret
  40ba80:	mov	w0, #0xffffffff            	// #-1
  40ba84:	b	40ba74 <_ZdlPvm@@Base+0x147c>
  40ba88:	stp	x29, x30, [sp, #-32]!
  40ba8c:	mov	x29, sp
  40ba90:	stp	x19, x20, [sp, #16]
  40ba94:	ldr	w20, [x0, #8]
  40ba98:	ldr	x19, [x0]
  40ba9c:	cmp	w20, #0x0
  40baa0:	add	w3, w20, #0x1
  40baa4:	b.le	40bb18 <_ZdlPvm@@Base+0x1520>
  40baa8:	sub	w2, w20, #0x1
  40baac:	add	x20, x19, #0x1
  40bab0:	mov	x1, x19
  40bab4:	add	x20, x20, x2
  40bab8:	mov	w0, #0x0                   	// #0
  40babc:	nop
  40bac0:	ldrb	w2, [x1], #1
  40bac4:	cmp	w2, #0x0
  40bac8:	cinc	w0, w0, eq  // eq = none
  40bacc:	cmp	x1, x20
  40bad0:	b.ne	40bac0 <_ZdlPvm@@Base+0x14c8>  // b.any
  40bad4:	sub	w0, w3, w0
  40bad8:	sxtw	x0, w0
  40badc:	bl	401b90 <malloc@plt>
  40bae0:	mov	x3, x0
  40bae4:	nop
  40bae8:	ldrb	w2, [x19]
  40baec:	add	x19, x19, #0x1
  40baf0:	mov	x1, x3
  40baf4:	cmp	x19, x20
  40baf8:	cbz	w2, 40bb04 <_ZdlPvm@@Base+0x150c>
  40bafc:	strb	w2, [x1], #1
  40bb00:	mov	x3, x1
  40bb04:	b.ne	40bae8 <_ZdlPvm@@Base+0x14f0>  // b.any
  40bb08:	strb	wzr, [x3]
  40bb0c:	ldp	x19, x20, [sp, #16]
  40bb10:	ldp	x29, x30, [sp], #32
  40bb14:	ret
  40bb18:	sxtw	x0, w3
  40bb1c:	bl	401b90 <malloc@plt>
  40bb20:	mov	x3, x0
  40bb24:	strb	wzr, [x3]
  40bb28:	ldp	x19, x20, [sp, #16]
  40bb2c:	ldp	x29, x30, [sp], #32
  40bb30:	ret
  40bb34:	nop
  40bb38:	stp	x29, x30, [sp, #-32]!
  40bb3c:	mov	x29, sp
  40bb40:	ldr	w1, [x0, #8]
  40bb44:	stp	x19, x20, [sp, #16]
  40bb48:	mov	x20, x0
  40bb4c:	subs	w5, w1, #0x1
  40bb50:	ldr	x0, [x0]
  40bb54:	b.mi	40bbcc <_ZdlPvm@@Base+0x15d4>  // b.first
  40bb58:	sxtw	x2, w5
  40bb5c:	b	40bb6c <_ZdlPvm@@Base+0x1574>
  40bb60:	sub	w3, w2, #0x1
  40bb64:	sub	x2, x2, #0x1
  40bb68:	tbnz	w2, #31, 40bc1c <_ZdlPvm@@Base+0x1624>
  40bb6c:	ldrb	w1, [x0, x2]
  40bb70:	mov	w3, w2
  40bb74:	cmp	w1, #0x20
  40bb78:	b.eq	40bb60 <_ZdlPvm@@Base+0x1568>  // b.none
  40bb7c:	cmp	w2, #0x0
  40bb80:	b.le	40bc1c <_ZdlPvm@@Base+0x1624>
  40bb84:	ldrb	w1, [x0]
  40bb88:	mov	x19, x0
  40bb8c:	cmp	w1, #0x20
  40bb90:	b.ne	40bbd8 <_ZdlPvm@@Base+0x15e0>  // b.any
  40bb94:	nop
  40bb98:	add	x19, x19, #0x1
  40bb9c:	ldrb	w1, [x19]
  40bba0:	sub	w3, w0, w19
  40bba4:	add	w3, w3, w2
  40bba8:	cmp	w1, #0x20
  40bbac:	b.eq	40bb98 <_ZdlPvm@@Base+0x15a0>  // b.none
  40bbb0:	cmp	w3, w5
  40bbb4:	b.eq	40bbcc <_ZdlPvm@@Base+0x15d4>  // b.none
  40bbb8:	tbz	w3, #31, 40bbe0 <_ZdlPvm@@Base+0x15e8>
  40bbbc:	str	wzr, [x20, #8]
  40bbc0:	bl	401ab0 <_ZdaPv@plt>
  40bbc4:	str	xzr, [x20]
  40bbc8:	str	wzr, [x20, #12]
  40bbcc:	ldp	x19, x20, [sp, #16]
  40bbd0:	ldp	x29, x30, [sp], #32
  40bbd4:	ret
  40bbd8:	cmp	w5, w2
  40bbdc:	b.eq	40bbcc <_ZdlPvm@@Base+0x15d4>  // b.none
  40bbe0:	ldrsw	x0, [x20, #12]
  40bbe4:	add	w3, w3, #0x1
  40bbe8:	str	w3, [x20, #8]
  40bbec:	bl	401820 <_Znam@plt>
  40bbf0:	ldrsw	x2, [x20, #8]
  40bbf4:	mov	x1, x19
  40bbf8:	mov	x19, x0
  40bbfc:	bl	401840 <memcpy@plt>
  40bc00:	ldr	x0, [x20]
  40bc04:	cbz	x0, 40bc0c <_ZdlPvm@@Base+0x1614>
  40bc08:	bl	401ab0 <_ZdaPv@plt>
  40bc0c:	str	x19, [x20]
  40bc10:	ldp	x19, x20, [sp, #16]
  40bc14:	ldp	x29, x30, [sp], #32
  40bc18:	ret
  40bc1c:	mov	x19, x0
  40bc20:	b	40bbb0 <_ZdlPvm@@Base+0x15b8>
  40bc24:	nop
  40bc28:	stp	x29, x30, [sp, #-48]!
  40bc2c:	mov	x29, sp
  40bc30:	stp	x19, x20, [sp, #16]
  40bc34:	ldr	x19, [x0]
  40bc38:	str	x21, [sp, #32]
  40bc3c:	ldr	w21, [x0, #8]
  40bc40:	cmp	w21, #0x0
  40bc44:	b.le	40bc6c <_ZdlPvm@@Base+0x1674>
  40bc48:	sub	w0, w21, #0x1
  40bc4c:	add	x21, x19, #0x1
  40bc50:	mov	x20, x1
  40bc54:	add	x21, x21, x0
  40bc58:	ldrb	w0, [x19], #1
  40bc5c:	mov	x1, x20
  40bc60:	bl	4018c0 <putc@plt>
  40bc64:	cmp	x19, x21
  40bc68:	b.ne	40bc58 <_ZdlPvm@@Base+0x1660>  // b.any
  40bc6c:	ldp	x19, x20, [sp, #16]
  40bc70:	ldr	x21, [sp, #32]
  40bc74:	ldp	x29, x30, [sp], #48
  40bc78:	ret
  40bc7c:	nop
  40bc80:	stp	x29, x30, [sp, #-32]!
  40bc84:	mov	w2, w0
  40bc88:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40bc8c:	mov	x29, sp
  40bc90:	stp	x19, x20, [sp, #16]
  40bc94:	adrp	x20, 426000 <stderr@@GLIBC_2.17+0x1158>
  40bc98:	add	x20, x20, #0x4b8
  40bc9c:	mov	x19, x8
  40bca0:	mov	x0, x20
  40bca4:	add	x1, x1, #0x138
  40bca8:	bl	4019b0 <sprintf@plt>
  40bcac:	mov	x1, x20
  40bcb0:	mov	x0, x19
  40bcb4:	bl	40b288 <_ZdlPvm@@Base+0xc90>
  40bcb8:	mov	x0, x19
  40bcbc:	ldp	x19, x20, [sp, #16]
  40bcc0:	ldp	x29, x30, [sp], #32
  40bcc4:	ret
  40bcc8:	stp	x29, x30, [sp, #-32]!
  40bccc:	mov	x29, sp
  40bcd0:	stp	x19, x20, [sp, #16]
  40bcd4:	cbz	x0, 40bd0c <_ZdlPvm@@Base+0x1714>
  40bcd8:	mov	x19, x0
  40bcdc:	bl	4018a0 <strlen@plt>
  40bce0:	add	x20, x0, #0x1
  40bce4:	mov	x0, x20
  40bce8:	bl	401b90 <malloc@plt>
  40bcec:	mov	x2, x20
  40bcf0:	mov	x1, x19
  40bcf4:	mov	x19, x0
  40bcf8:	bl	401840 <memcpy@plt>
  40bcfc:	mov	x0, x19
  40bd00:	ldp	x19, x20, [sp, #16]
  40bd04:	ldp	x29, x30, [sp], #32
  40bd08:	ret
  40bd0c:	mov	x19, #0x0                   	// #0
  40bd10:	mov	x0, x19
  40bd14:	ldp	x19, x20, [sp, #16]
  40bd18:	ldp	x29, x30, [sp], #32
  40bd1c:	ret
  40bd20:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40bd24:	ldr	x0, [x0, #1224]
  40bd28:	cbz	x0, 40bd30 <_ZdlPvm@@Base+0x1738>
  40bd2c:	b	401ab0 <_ZdaPv@plt>
  40bd30:	ret
  40bd34:	nop
  40bd38:	stp	x29, x30, [sp, #-80]!
  40bd3c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40bd40:	mov	x29, sp
  40bd44:	stp	x19, x20, [sp, #16]
  40bd48:	ldr	x19, [x0, #1232]
  40bd4c:	cbz	x19, 40bdd0 <_ZdlPvm@@Base+0x17d8>
  40bd50:	stp	x21, x22, [sp, #32]
  40bd54:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bd58:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bd5c:	add	x21, x21, #0xf78
  40bd60:	b	40bd84 <_ZdlPvm@@Base+0x178c>
  40bd64:	ldp	x0, x20, [x19]
  40bd68:	cbz	x0, 40bd70 <_ZdlPvm@@Base+0x1778>
  40bd6c:	bl	401ab0 <_ZdaPv@plt>
  40bd70:	mov	x0, x19
  40bd74:	mov	x1, #0x10                  	// #16
  40bd78:	bl	40a5f8 <_ZdlPvm@@Base>
  40bd7c:	cbz	x20, 40bdcc <_ZdlPvm@@Base+0x17d4>
  40bd80:	mov	x19, x20
  40bd84:	ldr	x0, [x19]
  40bd88:	bl	4019d0 <unlink@plt>
  40bd8c:	tbz	w0, #31, 40bd64 <_ZdlPvm@@Base+0x176c>
  40bd90:	ldr	x1, [x19]
  40bd94:	add	x0, sp, #0x30
  40bd98:	bl	404de0 <feof@plt+0x3170>
  40bd9c:	bl	401ac0 <__errno_location@plt>
  40bda0:	ldr	w0, [x0]
  40bda4:	bl	401980 <strerror@plt>
  40bda8:	mov	x1, x0
  40bdac:	add	x0, sp, #0x40
  40bdb0:	bl	404de0 <feof@plt+0x3170>
  40bdb4:	mov	x3, x21
  40bdb8:	add	x2, sp, #0x40
  40bdbc:	add	x1, sp, #0x30
  40bdc0:	add	x0, x22, #0x610
  40bdc4:	bl	405238 <feof@plt+0x35c8>
  40bdc8:	b	40bd64 <_ZdlPvm@@Base+0x176c>
  40bdcc:	ldp	x21, x22, [sp, #32]
  40bdd0:	ldp	x19, x20, [sp, #16]
  40bdd4:	ldp	x29, x30, [sp], #80
  40bdd8:	ret
  40bddc:	nop
  40bde0:	stp	x29, x30, [sp, #-48]!
  40bde4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bde8:	add	x0, x0, #0x630
  40bdec:	mov	x29, sp
  40bdf0:	stp	x19, x20, [sp, #16]
  40bdf4:	stp	x21, x22, [sp, #32]
  40bdf8:	bl	401bb0 <getenv@plt>
  40bdfc:	mov	x20, x0
  40be00:	cbz	x0, 40bed8 <_ZdlPvm@@Base+0x18e0>
  40be04:	mov	x0, x20
  40be08:	bl	4018a0 <strlen@plt>
  40be0c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2a08>
  40be10:	mov	x19, x0
  40be14:	add	x0, x1, #0xb88
  40be18:	add	x1, x20, x19
  40be1c:	ldurb	w1, [x1, #-1]
  40be20:	bl	401930 <strchr@plt>
  40be24:	add	x1, x19, #0x1
  40be28:	cbz	x0, 40beb4 <_ZdlPvm@@Base+0x18bc>
  40be2c:	mov	x0, x1
  40be30:	bl	401820 <_Znam@plt>
  40be34:	mov	x1, x20
  40be38:	mov	x20, x0
  40be3c:	bl	401990 <strcpy@plt>
  40be40:	mov	x0, x20
  40be44:	bl	40c540 <_ZdlPvm@@Base+0x1f48>
  40be48:	cmp	x0, #0xe
  40be4c:	b.ls	40be98 <_ZdlPvm@@Base+0x18a0>  // b.plast
  40be50:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1a08>
  40be54:	adrp	x22, 426000 <stderr@@GLIBC_2.17+0x1158>
  40be58:	add	x19, x19, #0x5
  40be5c:	add	x21, x21, #0x968
  40be60:	add	x1, x22, #0x4c8
  40be64:	add	x0, x19, #0x1
  40be68:	str	x19, [x1, #24]
  40be6c:	bl	401820 <_Znam@plt>
  40be70:	str	x0, [x22, #1224]
  40be74:	mov	x1, x20
  40be78:	bl	401c30 <stpcpy@plt>
  40be7c:	mov	x1, x21
  40be80:	bl	401990 <strcpy@plt>
  40be84:	mov	x0, x20
  40be88:	ldp	x19, x20, [sp, #16]
  40be8c:	ldp	x21, x22, [sp, #32]
  40be90:	ldp	x29, x30, [sp], #48
  40be94:	b	401ab0 <_ZdaPv@plt>
  40be98:	adrp	x22, 426000 <stderr@@GLIBC_2.17+0x1158>
  40be9c:	add	x1, x22, #0x4c8
  40bea0:	adrp	x21, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bea4:	mov	w0, #0x1                   	// #1
  40bea8:	add	x21, x21, #0x6d0
  40beac:	str	w0, [x1, #16]
  40beb0:	b	40be64 <_ZdlPvm@@Base+0x186c>
  40beb4:	add	x0, x19, #0x2
  40beb8:	mov	x19, x1
  40bebc:	bl	401820 <_Znam@plt>
  40bec0:	mov	x1, x20
  40bec4:	mov	x20, x0
  40bec8:	bl	401c30 <stpcpy@plt>
  40becc:	mov	w1, #0x2f                  	// #47
  40bed0:	strh	w1, [x0]
  40bed4:	b	40be40 <_ZdlPvm@@Base+0x1848>
  40bed8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bedc:	add	x0, x0, #0x640
  40bee0:	bl	401bb0 <getenv@plt>
  40bee4:	mov	x20, x0
  40bee8:	cbnz	x0, 40be04 <_ZdlPvm@@Base+0x180c>
  40beec:	adrp	x20, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bef0:	mov	x0, #0x6                   	// #6
  40bef4:	add	x20, x20, #0x628
  40bef8:	mov	x19, #0x5                   	// #5
  40befc:	b	40bebc <_ZdlPvm@@Base+0x18c4>
  40bf00:	stp	x29, x30, [sp, #-48]!
  40bf04:	mov	x29, sp
  40bf08:	stp	x21, x22, [sp, #32]
  40bf0c:	adrp	x22, 426000 <stderr@@GLIBC_2.17+0x1158>
  40bf10:	add	x2, x22, #0x4c8
  40bf14:	stp	x19, x20, [sp, #16]
  40bf18:	ldr	w3, [x2, #16]
  40bf1c:	ldr	x19, [x2, #24]
  40bf20:	cmp	w3, #0x0
  40bf24:	csel	x20, x0, x1, eq  // eq = none
  40bf28:	add	x19, x19, #0x7
  40bf2c:	cbz	x20, 40bf98 <_ZdlPvm@@Base+0x19a0>
  40bf30:	mov	x0, x20
  40bf34:	bl	4018a0 <strlen@plt>
  40bf38:	mov	x21, x0
  40bf3c:	add	x0, x19, w0, sxtw
  40bf40:	bl	401820 <_Znam@plt>
  40bf44:	mov	x19, x0
  40bf48:	ldr	x1, [x22, #1224]
  40bf4c:	bl	401c30 <stpcpy@plt>
  40bf50:	cmp	w21, #0x0
  40bf54:	b.le	40bf60 <_ZdlPvm@@Base+0x1968>
  40bf58:	mov	x1, x20
  40bf5c:	bl	401990 <strcpy@plt>
  40bf60:	mov	x0, x19
  40bf64:	bl	4018a0 <strlen@plt>
  40bf68:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40bf6c:	add	x1, x1, #0x648
  40bf70:	add	x2, x19, x0
  40bf74:	ldr	w3, [x1]
  40bf78:	str	w3, [x19, x0]
  40bf7c:	ldur	w0, [x1, #3]
  40bf80:	stur	w0, [x2, #3]
  40bf84:	mov	x0, x19
  40bf88:	ldp	x19, x20, [sp, #16]
  40bf8c:	ldp	x21, x22, [sp, #32]
  40bf90:	ldp	x29, x30, [sp], #48
  40bf94:	ret
  40bf98:	mov	x0, x19
  40bf9c:	bl	401820 <_Znam@plt>
  40bfa0:	ldr	x1, [x22, #1224]
  40bfa4:	mov	x19, x0
  40bfa8:	bl	401990 <strcpy@plt>
  40bfac:	b	40bf60 <_ZdlPvm@@Base+0x1968>
  40bfb0:	stp	x29, x30, [sp, #-80]!
  40bfb4:	mov	x4, x1
  40bfb8:	mov	x1, x2
  40bfbc:	mov	x29, sp
  40bfc0:	stp	x19, x20, [sp, #16]
  40bfc4:	stp	x21, x22, [sp, #32]
  40bfc8:	mov	x22, x0
  40bfcc:	mov	x0, x4
  40bfd0:	str	x23, [sp, #48]
  40bfd4:	mov	w23, w3
  40bfd8:	bl	40bf00 <_ZdlPvm@@Base+0x1908>
  40bfdc:	mov	x19, x0
  40bfe0:	bl	401ac0 <__errno_location@plt>
  40bfe4:	mov	x20, x0
  40bfe8:	mov	x0, x19
  40bfec:	str	wzr, [x20]
  40bff0:	bl	401a10 <mkstemp@plt>
  40bff4:	mov	w21, w0
  40bff8:	tbnz	w0, #31, 40c098 <_ZdlPvm@@Base+0x1aa0>
  40bffc:	str	wzr, [x20]
  40c000:	mov	w0, w21
  40c004:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c008:	add	x1, x1, #0x678
  40c00c:	bl	401c20 <fdopen@plt>
  40c010:	mov	x21, x0
  40c014:	cbz	x0, 40c0e4 <_ZdlPvm@@Base+0x1aec>
  40c018:	cbnz	w23, 40c03c <_ZdlPvm@@Base+0x1a44>
  40c01c:	cbz	x22, 40c078 <_ZdlPvm@@Base+0x1a80>
  40c020:	str	x19, [x22]
  40c024:	mov	x0, x21
  40c028:	ldp	x19, x20, [sp, #16]
  40c02c:	ldp	x21, x22, [sp, #32]
  40c030:	ldr	x23, [sp, #48]
  40c034:	ldp	x29, x30, [sp], #80
  40c038:	ret
  40c03c:	mov	x0, x19
  40c040:	bl	4018a0 <strlen@plt>
  40c044:	add	x0, x0, #0x1
  40c048:	bl	401820 <_Znam@plt>
  40c04c:	mov	x1, x19
  40c050:	mov	x20, x0
  40c054:	bl	401990 <strcpy@plt>
  40c058:	mov	x0, #0x10                  	// #16
  40c05c:	bl	40a590 <_Znwm@@Base>
  40c060:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c064:	add	x1, x1, #0x4c8
  40c068:	ldr	x2, [x1, #8]
  40c06c:	stp	x20, x2, [x0]
  40c070:	str	x0, [x1, #8]
  40c074:	cbnz	x22, 40c020 <_ZdlPvm@@Base+0x1a28>
  40c078:	mov	x0, x19
  40c07c:	bl	401ab0 <_ZdaPv@plt>
  40c080:	mov	x0, x21
  40c084:	ldp	x19, x20, [sp, #16]
  40c088:	ldp	x21, x22, [sp, #32]
  40c08c:	ldr	x23, [sp, #48]
  40c090:	ldp	x29, x30, [sp], #80
  40c094:	ret
  40c098:	ldr	w0, [x20]
  40c09c:	bl	401980 <strerror@plt>
  40c0a0:	mov	x1, x0
  40c0a4:	add	x0, sp, #0x40
  40c0a8:	bl	404de0 <feof@plt+0x3170>
  40c0ac:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c0b0:	add	x3, x3, #0xf78
  40c0b4:	mov	x2, x3
  40c0b8:	add	x1, sp, #0x40
  40c0bc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c0c0:	add	x0, x0, #0x650
  40c0c4:	bl	405298 <feof@plt+0x3628>
  40c0c8:	str	wzr, [x20]
  40c0cc:	mov	w0, w21
  40c0d0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c0d4:	add	x1, x1, #0x678
  40c0d8:	bl	401c20 <fdopen@plt>
  40c0dc:	mov	x21, x0
  40c0e0:	cbnz	x0, 40c018 <_ZdlPvm@@Base+0x1a20>
  40c0e4:	ldr	w0, [x20]
  40c0e8:	bl	401980 <strerror@plt>
  40c0ec:	mov	x1, x0
  40c0f0:	add	x0, sp, #0x40
  40c0f4:	bl	404de0 <feof@plt+0x3170>
  40c0f8:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c0fc:	add	x3, x3, #0xf78
  40c100:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c104:	add	x1, sp, #0x40
  40c108:	mov	x2, x3
  40c10c:	add	x0, x0, #0x680
  40c110:	bl	405298 <feof@plt+0x3628>
  40c114:	cbz	w23, 40c01c <_ZdlPvm@@Base+0x1a24>
  40c118:	b	40c03c <_ZdlPvm@@Base+0x1a44>
  40c11c:	nop
  40c120:	ldrb	w1, [x0]
  40c124:	cmp	w1, #0x75
  40c128:	b.ne	40c1b8 <_ZdlPvm@@Base+0x1bc0>  // b.any
  40c12c:	add	x0, x0, #0x1
  40c130:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c134:	adrp	x9, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c138:	adrp	x11, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c13c:	mov	x12, x0
  40c140:	add	x8, x8, #0x808
  40c144:	add	x9, x9, #0x708
  40c148:	add	x11, x11, #0x508
  40c14c:	mov	w10, #0x10ffff              	// #1114111
  40c150:	mov	w14, #0xffff2800            	// #-55296
  40c154:	mov	w15, #0xffff                	// #65535
  40c158:	ldrb	w13, [x12]
  40c15c:	mov	x3, x12
  40c160:	mov	w2, #0x0                   	// #0
  40c164:	mov	w1, w13
  40c168:	b	40c190 <_ZdlPvm@@Base+0x1b98>
  40c16c:	add	w2, w7, w2, lsl #4
  40c170:	cmp	w2, w10
  40c174:	b.gt	40c1b8 <_ZdlPvm@@Base+0x1bc0>
  40c178:	ldrb	w1, [x3, #1]
  40c17c:	add	x4, x3, #0x1
  40c180:	cmp	w1, #0x5f
  40c184:	cbz	w1, 40c1c0 <_ZdlPvm@@Base+0x1bc8>
  40c188:	b.eq	40c1c0 <_ZdlPvm@@Base+0x1bc8>  // b.none
  40c18c:	mov	x3, x4
  40c190:	ldrb	w4, [x8, w1, sxtw]
  40c194:	sub	w5, w1, #0x37
  40c198:	sub	w7, w1, #0x30
  40c19c:	sxtw	x6, w1
  40c1a0:	cbz	w4, 40c1b8 <_ZdlPvm@@Base+0x1bc0>
  40c1a4:	ldrb	w1, [x9, w1, sxtw]
  40c1a8:	cbnz	w1, 40c16c <_ZdlPvm@@Base+0x1b74>
  40c1ac:	ldrb	w1, [x11, x6]
  40c1b0:	add	w2, w5, w2, lsl #4
  40c1b4:	cbnz	w1, 40c170 <_ZdlPvm@@Base+0x1b78>
  40c1b8:	mov	x0, #0x0                   	// #0
  40c1bc:	ret
  40c1c0:	add	w5, w2, w14
  40c1c4:	cmp	w5, #0x7ff
  40c1c8:	b.ls	40c1b8 <_ZdlPvm@@Base+0x1bc0>  // b.plast
  40c1cc:	cmp	w2, w15
  40c1d0:	b.le	40c1e8 <_ZdlPvm@@Base+0x1bf0>
  40c1d4:	cmp	w13, #0x30
  40c1d8:	b.eq	40c1b8 <_ZdlPvm@@Base+0x1bc0>  // b.none
  40c1dc:	cbz	w1, 40c1bc <_ZdlPvm@@Base+0x1bc4>
  40c1e0:	add	x12, x3, #0x2
  40c1e4:	b	40c158 <_ZdlPvm@@Base+0x1b60>
  40c1e8:	sub	x4, x4, x12
  40c1ec:	cmp	x4, #0x4
  40c1f0:	b.eq	40c1dc <_ZdlPvm@@Base+0x1be4>  // b.none
  40c1f4:	mov	x0, #0x0                   	// #0
  40c1f8:	b	40c1bc <_ZdlPvm@@Base+0x1bc4>
  40c1fc:	nop
  40c200:	stp	x29, x30, [sp, #-48]!
  40c204:	adrp	x2, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c208:	mov	x29, sp
  40c20c:	ldr	x2, [x2, #1200]
  40c210:	stp	x19, x20, [sp, #16]
  40c214:	mov	w19, w0
  40c218:	str	x21, [sp, #32]
  40c21c:	mov	x20, x1
  40c220:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c224:	cbz	x2, 40c238 <_ZdlPvm@@Base+0x1c40>
  40c228:	ldr	x0, [x21, #3752]
  40c22c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c230:	add	x1, x1, #0x6a0
  40c234:	bl	4018b0 <fprintf@plt>
  40c238:	ldr	x0, [x21, #3752]
  40c23c:	mov	x3, x20
  40c240:	mov	w2, w19
  40c244:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4a08>
  40c248:	add	x1, x1, #0x6a8
  40c24c:	bl	4018b0 <fprintf@plt>
  40c250:	ldr	x0, [x21, #3752]
  40c254:	bl	401a90 <fflush@plt>
  40c258:	bl	401ba0 <abort@plt>
  40c25c:	nop
  40c260:	stp	x29, x30, [sp, #-128]!
  40c264:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c268:	mov	w1, #0x1                   	// #1
  40c26c:	mov	x29, sp
  40c270:	stp	x21, x22, [sp, #32]
  40c274:	add	x22, x0, #0x500
  40c278:	add	x4, x22, #0xa08
  40c27c:	add	x3, x22, #0x8
  40c280:	add	x6, x22, #0x408
  40c284:	add	x5, x22, #0x608
  40c288:	stp	x19, x20, [sp, #16]
  40c28c:	mov	w20, w1
  40c290:	stp	x23, x24, [sp, #48]
  40c294:	add	x24, x22, #0x208
  40c298:	add	x23, x22, #0x808
  40c29c:	stp	x25, x26, [sp, #64]
  40c2a0:	add	x26, x22, #0x508
  40c2a4:	add	x25, x22, #0x708
  40c2a8:	stp	x27, x28, [sp, #80]
  40c2ac:	add	x28, x22, #0x108
  40c2b0:	add	x27, x22, #0x308
  40c2b4:	add	x22, x22, #0x908
  40c2b8:	str	w1, [x0, #1280]
  40c2bc:	mov	x19, #0x0                   	// #0
  40c2c0:	tst	w19, #0xffffff80
  40c2c4:	mov	w21, w19
  40c2c8:	b.ne	40c410 <_ZdlPvm@@Base+0x1e18>  // b.any
  40c2cc:	stp	x4, x3, [sp, #96]
  40c2d0:	stp	x6, x5, [sp, #112]
  40c2d4:	bl	401a60 <__ctype_b_loc@plt>
  40c2d8:	lsl	x1, x19, #1
  40c2dc:	ldr	x2, [x0]
  40c2e0:	ldp	x4, x3, [sp, #96]
  40c2e4:	ldrh	w2, [x2, x1]
  40c2e8:	ldp	x6, x5, [sp, #112]
  40c2ec:	tbz	w2, #10, 40c440 <_ZdlPvm@@Base+0x1e48>
  40c2f0:	strb	w20, [x19, x4]
  40c2f4:	ldr	x2, [x0]
  40c2f8:	ldrh	w2, [x2, x1]
  40c2fc:	tbnz	w2, #8, 40c450 <_ZdlPvm@@Base+0x1e58>
  40c300:	strb	wzr, [x19, x3]
  40c304:	ldr	x2, [x0]
  40c308:	ldrh	w2, [x2, x1]
  40c30c:	tbnz	w2, #9, 40c460 <_ZdlPvm@@Base+0x1e68>
  40c310:	strb	wzr, [x19, x28]
  40c314:	sub	w21, w21, #0x30
  40c318:	mov	w2, #0x0                   	// #0
  40c31c:	cmp	w21, #0xa
  40c320:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  40c324:	strb	w2, [x19, x24]
  40c328:	ldr	x2, [x0]
  40c32c:	ldrh	w2, [x2, x1]
  40c330:	tbnz	w2, #12, 40c3f8 <_ZdlPvm@@Base+0x1e00>
  40c334:	strb	wzr, [x19, x27]
  40c338:	ldr	x2, [x0]
  40c33c:	ldrh	w2, [x2, x1]
  40c340:	tbnz	w2, #13, 40c408 <_ZdlPvm@@Base+0x1e10>
  40c344:	strb	wzr, [x19, x6]
  40c348:	ldr	x2, [x0]
  40c34c:	ldrh	w2, [x2, x1]
  40c350:	tbnz	w2, #2, 40c3c0 <_ZdlPvm@@Base+0x1dc8>
  40c354:	strb	wzr, [x19, x26]
  40c358:	ldr	x2, [x0]
  40c35c:	ldrh	w2, [x2, x1]
  40c360:	tbnz	w2, #3, 40c3d0 <_ZdlPvm@@Base+0x1dd8>
  40c364:	strb	wzr, [x19, x5]
  40c368:	ldr	x2, [x0]
  40c36c:	ldrh	w2, [x2, x1]
  40c370:	tbnz	w2, #14, 40c3e0 <_ZdlPvm@@Base+0x1de8>
  40c374:	strb	wzr, [x19, x25]
  40c378:	ldr	x2, [x0]
  40c37c:	ldrsh	w2, [x2, x1]
  40c380:	tbnz	w2, #31, 40c3f0 <_ZdlPvm@@Base+0x1df8>
  40c384:	strb	wzr, [x19, x23]
  40c388:	ldr	x0, [x0]
  40c38c:	ldrh	w0, [x0, x1]
  40c390:	ubfx	x0, x0, #1, #1
  40c394:	strb	w0, [x19, x22]
  40c398:	add	x19, x19, #0x1
  40c39c:	cmp	x19, #0x100
  40c3a0:	b.ne	40c2c0 <_ZdlPvm@@Base+0x1cc8>  // b.any
  40c3a4:	ldp	x19, x20, [sp, #16]
  40c3a8:	ldp	x21, x22, [sp, #32]
  40c3ac:	ldp	x23, x24, [sp, #48]
  40c3b0:	ldp	x25, x26, [sp, #64]
  40c3b4:	ldp	x27, x28, [sp, #80]
  40c3b8:	ldp	x29, x30, [sp], #128
  40c3bc:	ret
  40c3c0:	strb	w20, [x19, x26]
  40c3c4:	ldr	x2, [x0]
  40c3c8:	ldrh	w2, [x2, x1]
  40c3cc:	tbz	w2, #3, 40c364 <_ZdlPvm@@Base+0x1d6c>
  40c3d0:	strb	w20, [x19, x5]
  40c3d4:	ldr	x2, [x0]
  40c3d8:	ldrh	w2, [x2, x1]
  40c3dc:	tbz	w2, #14, 40c374 <_ZdlPvm@@Base+0x1d7c>
  40c3e0:	strb	w20, [x19, x25]
  40c3e4:	ldr	x2, [x0]
  40c3e8:	ldrsh	w2, [x2, x1]
  40c3ec:	tbz	w2, #31, 40c384 <_ZdlPvm@@Base+0x1d8c>
  40c3f0:	strb	w20, [x19, x23]
  40c3f4:	b	40c388 <_ZdlPvm@@Base+0x1d90>
  40c3f8:	strb	w20, [x19, x27]
  40c3fc:	ldr	x2, [x0]
  40c400:	ldrh	w2, [x2, x1]
  40c404:	tbz	w2, #13, 40c344 <_ZdlPvm@@Base+0x1d4c>
  40c408:	strb	w20, [x19, x6]
  40c40c:	b	40c348 <_ZdlPvm@@Base+0x1d50>
  40c410:	mov	w0, #0x0                   	// #0
  40c414:	strb	wzr, [x19, x4]
  40c418:	strb	wzr, [x19, x3]
  40c41c:	strb	wzr, [x19, x28]
  40c420:	strb	wzr, [x19, x24]
  40c424:	strb	wzr, [x19, x27]
  40c428:	strb	wzr, [x19, x6]
  40c42c:	strb	wzr, [x19, x26]
  40c430:	strb	wzr, [x19, x5]
  40c434:	strb	wzr, [x19, x25]
  40c438:	strb	wzr, [x19, x23]
  40c43c:	b	40c394 <_ZdlPvm@@Base+0x1d9c>
  40c440:	strb	wzr, [x19, x4]
  40c444:	ldr	x2, [x0]
  40c448:	ldrh	w2, [x2, x1]
  40c44c:	tbz	w2, #8, 40c300 <_ZdlPvm@@Base+0x1d08>
  40c450:	strb	w20, [x19, x3]
  40c454:	ldr	x2, [x0]
  40c458:	ldrh	w2, [x2, x1]
  40c45c:	tbz	w2, #9, 40c310 <_ZdlPvm@@Base+0x1d18>
  40c460:	strb	w20, [x19, x28]
  40c464:	b	40c314 <_ZdlPvm@@Base+0x1d1c>
  40c468:	add	x1, x0, #0x100
  40c46c:	nop
  40c470:	strb	wzr, [x0], #1
  40c474:	cmp	x0, x1
  40c478:	b.ne	40c470 <_ZdlPvm@@Base+0x1e78>  // b.any
  40c47c:	ret
  40c480:	add	x1, x0, #0x100
  40c484:	nop
  40c488:	strb	wzr, [x0], #1
  40c48c:	cmp	x0, x1
  40c490:	b.ne	40c488 <_ZdlPvm@@Base+0x1e90>  // b.any
  40c494:	ret
  40c498:	mov	x2, x0
  40c49c:	add	x3, x0, #0x100
  40c4a0:	strb	wzr, [x2], #1
  40c4a4:	cmp	x2, x3
  40c4a8:	b.ne	40c4a0 <_ZdlPvm@@Base+0x1ea8>  // b.any
  40c4ac:	ldrb	w2, [x1]
  40c4b0:	cbz	w2, 40c4c4 <_ZdlPvm@@Base+0x1ecc>
  40c4b4:	mov	w3, #0x1                   	// #1
  40c4b8:	strb	w3, [x0, w2, sxtw]
  40c4bc:	ldrb	w2, [x1, #1]!
  40c4c0:	cbnz	w2, 40c4b8 <_ZdlPvm@@Base+0x1ec0>
  40c4c4:	ret
  40c4c8:	mov	x2, x0
  40c4cc:	add	x3, x0, #0x100
  40c4d0:	strb	wzr, [x2], #1
  40c4d4:	cmp	x2, x3
  40c4d8:	b.ne	40c4d0 <_ZdlPvm@@Base+0x1ed8>  // b.any
  40c4dc:	ldrb	w2, [x1]
  40c4e0:	cbz	w2, 40c4f4 <_ZdlPvm@@Base+0x1efc>
  40c4e4:	mov	w3, #0x1                   	// #1
  40c4e8:	strb	w3, [x0, w2, sxtw]
  40c4ec:	ldrb	w2, [x1, #1]!
  40c4f0:	cbnz	w2, 40c4e8 <_ZdlPvm@@Base+0x1ef0>
  40c4f4:	ret
  40c4f8:	ret
  40c4fc:	nop
  40c500:	mov	x2, #0x0                   	// #0
  40c504:	mov	w4, #0x1                   	// #1
  40c508:	ldrb	w3, [x1, x2]
  40c50c:	cbz	w3, 40c514 <_ZdlPvm@@Base+0x1f1c>
  40c510:	strb	w4, [x0, x2]
  40c514:	add	x2, x2, #0x1
  40c518:	cmp	x2, #0x100
  40c51c:	b.ne	40c508 <_ZdlPvm@@Base+0x1f10>  // b.any
  40c520:	ret
  40c524:	nop
  40c528:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1158>
  40c52c:	ldr	w0, [x0, #1280]
  40c530:	cbnz	w0, 40c538 <_ZdlPvm@@Base+0x1f40>
  40c534:	b	40c260 <_ZdlPvm@@Base+0x1c68>
  40c538:	ret
  40c53c:	nop
  40c540:	mov	w1, #0x3                   	// #3
  40c544:	b	401aa0 <pathconf@plt>
  40c548:	stp	x29, x30, [sp, #-64]!
  40c54c:	mov	x29, sp
  40c550:	stp	x19, x20, [sp, #16]
  40c554:	adrp	x20, 422000 <_ZdlPvm@@Base+0x17a08>
  40c558:	add	x20, x20, #0xd68
  40c55c:	stp	x21, x22, [sp, #32]
  40c560:	adrp	x21, 422000 <_ZdlPvm@@Base+0x17a08>
  40c564:	add	x21, x21, #0xd08
  40c568:	sub	x20, x20, x21
  40c56c:	mov	w22, w0
  40c570:	stp	x23, x24, [sp, #48]
  40c574:	mov	x23, x1
  40c578:	mov	x24, x2
  40c57c:	bl	4017e0 <_Znam@plt-0x40>
  40c580:	cmp	xzr, x20, asr #3
  40c584:	b.eq	40c5b0 <_ZdlPvm@@Base+0x1fb8>  // b.none
  40c588:	asr	x20, x20, #3
  40c58c:	mov	x19, #0x0                   	// #0
  40c590:	ldr	x3, [x21, x19, lsl #3]
  40c594:	mov	x2, x24
  40c598:	add	x19, x19, #0x1
  40c59c:	mov	x1, x23
  40c5a0:	mov	w0, w22
  40c5a4:	blr	x3
  40c5a8:	cmp	x20, x19
  40c5ac:	b.ne	40c590 <_ZdlPvm@@Base+0x1f98>  // b.any
  40c5b0:	ldp	x19, x20, [sp, #16]
  40c5b4:	ldp	x21, x22, [sp, #32]
  40c5b8:	ldp	x23, x24, [sp, #48]
  40c5bc:	ldp	x29, x30, [sp], #64
  40c5c0:	ret
  40c5c4:	nop
  40c5c8:	ret

Disassembly of section .fini:

000000000040c5cc <.fini>:
  40c5cc:	stp	x29, x30, [sp, #-16]!
  40c5d0:	mov	x29, sp
  40c5d4:	ldp	x29, x30, [sp], #16
  40c5d8:	ret
