// Seed: 1473689141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_21;
  assign id_21 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1)
    for (id_3 = id_6; 1'd0; module_1 = id_10) begin
      id_8 <= #id_7 1 - 1;
    end
  module_0(
      id_2,
      id_7,
      id_7,
      id_9,
      id_7,
      id_10,
      id_6,
      id_6,
      id_9,
      id_11,
      id_9,
      id_9,
      id_6,
      id_2,
      id_10,
      id_9,
      id_3,
      id_7,
      id_5,
      id_3
  );
endmodule
