

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_shift'
================================================================
* Date:           Sun Mar 15 23:18:27 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      5.01|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2072995|  2072995|  2072995|  2072995|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LB2D_shift      |  2072994|  2072994|      1923|          -|          -|  1078|    no    |
        | + LB1D_shiftreg  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      76|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     234|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     310|    146|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |i_fu_133_p2                       |     +    |      0|  38|  16|          11|           1|
    |n1_1_fu_121_p2                    |     +    |      0|  38|  16|          11|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |icmp_fu_149_p2                    |   icmp   |      0|   0|   5|          10|           1|
    |tmp_5_fu_115_p2                   |   icmp   |      0|   0|   6|          11|          11|
    |tmp_7_fu_127_p2                   |   icmp   |      0|   0|   6|          11|           9|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  76|  59|          59|          30|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |i_0_i_i_reg_104               |   9|          2|   11|         22|
    |n1_reg_93                     |   9|          2|   11|         22|
    |out_stream_V_value_V_blk_n    |   9|          2|    1|          2|
    |slice_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  87|         18|   27|         58|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |buffer_0_value_V_fu_76   |  96|   0|   96|          0|
    |buffer_1_value_V_fu_72   |  96|   0|   96|          0|
    |i_0_i_i_reg_104          |  11|   0|   11|          0|
    |icmp_reg_300             |   1|   0|    1|          0|
    |n1_1_reg_286             |  11|   0|   11|          0|
    |n1_reg_93                |  11|   0|   11|          0|
    |tmp_7_reg_291            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 234|   0|  234|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|slice_stream_V_value_V_dout     |  in |   96|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_read     | out |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|out_stream_V_value_V_din        | out |  288|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_full_n     |  in |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_write      | out |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
3 --> 
	5  / (tmp_7)
	4  / (!tmp_7)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: buffer_1_value_V (3)  [1/1] 0.00ns
newFuncRoot:0  %buffer_1_value_V = alloca i96

ST_1: buffer_0_value_V (4)  [1/1] 0.00ns
newFuncRoot:1  %buffer_0_value_V = alloca i96

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecMemCore(i96* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecMemCore(i288* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i96* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i288* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %.preheader


 <State 2>: 5.01ns
ST_2: n1 (11)  [1/1] 0.00ns
.preheader:0  %n1 = phi i11 [ %n1_1, %"linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit" ], [ 0, %newFuncRoot ]

ST_2: tmp_5 (12)  [1/1] 2.94ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:1  %tmp_5 = icmp eq i11 %n1, -970

ST_2: empty (13)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078)

ST_2: n1_1 (14)  [1/1] 2.33ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:3  %n1_1 = add i11 %n1, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:4  br i1 %tmp_5, label %.exitStub, label %1

ST_2: StgValue_18 (17)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind

ST_2: tmp_3 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str20)

ST_2: StgValue_20 (19)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  br label %0

ST_2: StgValue_21 (59)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 3.02ns
ST_3: i_0_i_i (21)  [1/1] 0.00ns
:0  %i_0_i_i = phi i11 [ 0, %1 ], [ %i, %._crit_edge.i.i ]

ST_3: tmp_7 (22)  [1/1] 2.94ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_7 = icmp eq i11 %i_0_i_i, -128

ST_3: empty_19 (23)  [1/1] 0.00ns
:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_3: i (24)  [1/1] 2.33ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %i = add i11 %i_0_i_i, 1

ST_3: StgValue_26 (25)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  br i1 %tmp_7, label %"linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit", label %2

ST_3: tmp (31)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  %tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_0_i_i, i32 1, i32 10)

ST_3: icmp (32)  [1/1] 3.02ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:5  %icmp = icmp eq i10 %tmp, 0

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:6  br i1 %icmp, label %._crit_edge.i.i, label %.preheader.i.i.preheader.0


 <State 4>: 4.90ns
ST_4: StgValue_30 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str21) nounwind

ST_4: tmp_9 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str21)

ST_4: StgValue_32 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:35->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: tmp_value_V_1 (30)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %tmp_value_V_1 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* %slice_stream_V_value_V)

ST_4: buffer_1_value_V_lo_1 (35)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:0  %buffer_1_value_V_lo_1 = load i96* %buffer_1_value_V

ST_4: buffer_0_value_V_lo (36)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:1  %buffer_0_value_V_lo = load i96* %buffer_0_value_V

ST_4: tmp_1 (37)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:2  %tmp_1 = trunc i96 %buffer_0_value_V_lo to i32

ST_4: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:3  %tmp_2 = trunc i96 %buffer_1_value_V_lo_1 to i32

ST_4: tmp_4 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:4  %tmp_4 = trunc i96 %tmp_value_V_1 to i32

ST_4: p_Result_20_1 (40)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:5  %p_Result_20_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_0_value_V_lo, i32 32, i32 63)

ST_4: p_Result_20_1_1 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:6  %p_Result_20_1_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_1_value_V_lo_1, i32 32, i32 63)

ST_4: p_Result_20_1_2 (42)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:7  %p_Result_20_1_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_value_V_1, i32 32, i32 63)

ST_4: p_Result_20_2 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:8  %p_Result_20_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_0_value_V_lo, i32 64, i32 95)

ST_4: p_Result_20_2_1 (44)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:9  %p_Result_20_2_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_1_value_V_lo_1, i32 64, i32 95)

ST_4: p_Result_20_2_2 (45)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:10  %p_Result_20_2_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_value_V_1, i32 64, i32 95)

ST_4: tmp_value_V (46)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:11  %tmp_value_V = call i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %p_Result_20_2_2, i32 %p_Result_20_2_1, i32 %p_Result_20_2, i32 %p_Result_20_1_2, i32 %p_Result_20_1_1, i32 %p_Result_20_1, i32 %tmp_4, i32 %tmp_2, i32 %tmp_1)

ST_4: StgValue_46 (47)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i288P(i288* %out_stream_V_value_V, i288 %tmp_value_V)

ST_4: StgValue_47 (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:53->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:13  br label %._crit_edge.i.i

ST_4: buffer_1_value_V_lo (50)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:0  %buffer_1_value_V_lo = load i96* %buffer_1_value_V

ST_4: empty_20 (51)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:54->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str21, i32 %tmp_9)

ST_4: StgValue_50 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:2  store i96 %buffer_1_value_V_lo, i96* %buffer_0_value_V

ST_4: StgValue_51 (53)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:3  store i96 %tmp_value_V_1, i96* %buffer_1_value_V

ST_4: StgValue_52 (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:4  br label %0


 <State 5>: 0.00ns
ST_5: empty_18 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:218
linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str20, i32 %tmp_3)

ST_5: StgValue_54 (57)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ slice_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer_1_value_V      (alloca           ) [ 001111]
buffer_0_value_V      (alloca           ) [ 001111]
StgValue_8            (specmemcore      ) [ 000000]
StgValue_9            (specmemcore      ) [ 000000]
StgValue_10           (specinterface    ) [ 000000]
StgValue_11           (specinterface    ) [ 000000]
StgValue_12           (br               ) [ 011111]
n1                    (phi              ) [ 001000]
tmp_5                 (icmp             ) [ 001111]
empty                 (speclooptripcount) [ 000000]
n1_1                  (add              ) [ 011111]
StgValue_17           (br               ) [ 000000]
StgValue_18           (specloopname     ) [ 000000]
tmp_3                 (specregionbegin  ) [ 000111]
StgValue_20           (br               ) [ 001111]
StgValue_21           (ret              ) [ 000000]
i_0_i_i               (phi              ) [ 000100]
tmp_7                 (icmp             ) [ 001111]
empty_19              (speclooptripcount) [ 000000]
i                     (add              ) [ 001111]
StgValue_26           (br               ) [ 000000]
tmp                   (partselect       ) [ 000000]
icmp                  (icmp             ) [ 000110]
StgValue_29           (br               ) [ 000000]
StgValue_30           (specloopname     ) [ 000000]
tmp_9                 (specregionbegin  ) [ 000000]
StgValue_32           (specpipeline     ) [ 000000]
tmp_value_V_1         (read             ) [ 000000]
buffer_1_value_V_lo_1 (load             ) [ 000000]
buffer_0_value_V_lo   (load             ) [ 000000]
tmp_1                 (trunc            ) [ 000000]
tmp_2                 (trunc            ) [ 000000]
tmp_4                 (trunc            ) [ 000000]
p_Result_20_1         (partselect       ) [ 000000]
p_Result_20_1_1       (partselect       ) [ 000000]
p_Result_20_1_2       (partselect       ) [ 000000]
p_Result_20_2         (partselect       ) [ 000000]
p_Result_20_2_1       (partselect       ) [ 000000]
p_Result_20_2_2       (partselect       ) [ 000000]
tmp_value_V           (bitconcatenate   ) [ 000000]
StgValue_46           (write            ) [ 000000]
StgValue_47           (br               ) [ 000000]
buffer_1_value_V_lo   (load             ) [ 000000]
empty_20              (specregionend    ) [ 000000]
StgValue_50           (store            ) [ 000000]
StgValue_51           (store            ) [ 000000]
StgValue_52           (br               ) [ 001111]
empty_18              (specregionend    ) [ 000000]
StgValue_54           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="slice_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slice_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="buffer_1_value_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_value_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buffer_0_value_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_0_value_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_value_V_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="96" slack="0"/>
<pin id="82" dir="0" index="1" bw="96" slack="0"/>
<pin id="83" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_46_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="288" slack="0"/>
<pin id="89" dir="0" index="2" bw="288" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="n1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="1"/>
<pin id="95" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="n1 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="n1_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n1/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_i_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="1"/>
<pin id="106" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_i_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_5_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="11" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="n1_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n1_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_7_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="5" slack="0"/>
<pin id="144" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buffer_1_value_V_lo_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="96" slack="3"/>
<pin id="157" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_value_V_lo_1/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buffer_0_value_V_lo_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="96" slack="3"/>
<pin id="160" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_0_value_V_lo/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="96" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="96" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="96" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_20_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="96" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_1/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_20_1_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="96" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_1_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_20_1_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="96" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_1_2/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_20_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="96" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="0" index="3" bw="8" slack="0"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_2/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_20_2_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="96" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="0" index="3" bw="8" slack="0"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_2_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_20_2_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="96" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="0" index="3" bw="8" slack="0"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_2_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_value_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="288" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="32" slack="0"/>
<pin id="238" dir="0" index="4" bw="32" slack="0"/>
<pin id="239" dir="0" index="5" bw="32" slack="0"/>
<pin id="240" dir="0" index="6" bw="32" slack="0"/>
<pin id="241" dir="0" index="7" bw="32" slack="0"/>
<pin id="242" dir="0" index="8" bw="32" slack="0"/>
<pin id="243" dir="0" index="9" bw="32" slack="0"/>
<pin id="244" dir="1" index="10" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_value_V/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buffer_1_value_V_lo_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="96" slack="3"/>
<pin id="258" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_value_V_lo/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="StgValue_50_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="96" slack="0"/>
<pin id="261" dir="0" index="1" bw="96" slack="3"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_51_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="96" slack="0"/>
<pin id="266" dir="0" index="1" bw="96" slack="3"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="buffer_1_value_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="96" slack="3"/>
<pin id="271" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="buffer_1_value_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="buffer_0_value_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="96" slack="3"/>
<pin id="278" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0_value_V "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_5_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="286" class="1005" name="n1_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="n1_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_7_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="97" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="97" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="108" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="108" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="108" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="153"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="80" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="158" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="155" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="80" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="158" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="155" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="80" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="223" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="247"><net_src comp="213" pin="4"/><net_sink comp="233" pin=2"/></net>

<net id="248"><net_src comp="203" pin="4"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="193" pin="4"/><net_sink comp="233" pin=4"/></net>

<net id="250"><net_src comp="183" pin="4"/><net_sink comp="233" pin=5"/></net>

<net id="251"><net_src comp="173" pin="4"/><net_sink comp="233" pin=6"/></net>

<net id="252"><net_src comp="169" pin="1"/><net_sink comp="233" pin=7"/></net>

<net id="253"><net_src comp="165" pin="1"/><net_sink comp="233" pin=8"/></net>

<net id="254"><net_src comp="161" pin="1"/><net_sink comp="233" pin=9"/></net>

<net id="255"><net_src comp="233" pin="10"/><net_sink comp="86" pin=2"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="80" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="72" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="76" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="285"><net_src comp="115" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="121" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="294"><net_src comp="127" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="133" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="303"><net_src comp="149" pin="2"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_value_V | {4 }
 - Input state : 
	Port: call_Loop_LB2D_shift : slice_stream_V_value_V | {4 }
	Port: call_Loop_LB2D_shift : out_stream_V_value_V | {}
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		n1_1 : 1
		StgValue_17 : 2
	State 3
		tmp_7 : 1
		i : 1
		StgValue_26 : 2
		tmp : 1
		icmp : 2
		StgValue_29 : 3
	State 4
		tmp_1 : 1
		tmp_2 : 1
		p_Result_20_1 : 1
		p_Result_20_1_1 : 1
		p_Result_20_2 : 1
		p_Result_20_2_1 : 1
		tmp_value_V : 2
		StgValue_46 : 3
		empty_20 : 1
		StgValue_50 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        n1_1_fu_121       |    38   |    16   |
|          |         i_fu_133         |    38   |    16   |
|----------|--------------------------|---------|---------|
|          |       tmp_5_fu_115       |    0    |    6    |
|   icmp   |       tmp_7_fu_127       |    0    |    6    |
|          |        icmp_fu_149       |    0    |    5    |
|----------|--------------------------|---------|---------|
|   read   | tmp_value_V_1_read_fu_80 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_46_write_fu_86 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_139        |    0    |    0    |
|          |   p_Result_20_1_fu_173   |    0    |    0    |
|          |  p_Result_20_1_1_fu_183  |    0    |    0    |
|partselect|  p_Result_20_1_2_fu_193  |    0    |    0    |
|          |   p_Result_20_2_fu_203   |    0    |    0    |
|          |  p_Result_20_2_1_fu_213  |    0    |    0    |
|          |  p_Result_20_2_2_fu_223  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_161       |    0    |    0    |
|   trunc  |       tmp_2_fu_165       |    0    |    0    |
|          |       tmp_4_fu_169       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|    tmp_value_V_fu_233    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    76   |    49   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|buffer_0_value_V_reg_276|   96   |
|buffer_1_value_V_reg_269|   96   |
|     i_0_i_i_reg_104    |   11   |
|        i_reg_295       |   11   |
|      icmp_reg_300      |    1   |
|      n1_1_reg_286      |   11   |
|        n1_reg_93       |   11   |
|      tmp_5_reg_282     |    1   |
|      tmp_7_reg_291     |    1   |
+------------------------+--------+
|          Total         |   239  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   76   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   239  |    -   |
+-----------+--------+--------+
|   Total   |   315  |   49   |
+-----------+--------+--------+
