#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 20 23:39:51 2019
# Process ID: 8596
# Current directory: /home/2018csb1111/Desktop/cs203FinalProject
# Command line: vivado
# Log file: /home/2018csb1111/Desktop/cs203FinalProject/vivado.log
# Journal file: /home/2018csb1111/Desktop/cs203FinalProject/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/neeraj/eda/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/qm.xdc w ]
add_files -fileset constrs_1 /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/qm.xdc
set_property is_enabled false [get_files  /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc]
set_property target_constrs_file /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/qm.xdc [current_fileset -constrset]
set_property top qm [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 20 23:50:54 2019] Launched synth_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 20 23:51:26 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 20 23:52:12 2019] Launched synth_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 20 23:52:43 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 20 23:53:25 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BE7A
set_property PROGRAM.FILE {/home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/qm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/qm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BE7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BE7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 21 00:08:07 2019] Launched synth_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov 21 00:08:45 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 21 00:09:39 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/qm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top main [current_fileset]
set_property is_enabled false [get_files  /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/qm.xdc]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc]
set_property target_constrs_file /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 21 00:13:11 2019] Launched synth_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov 21 00:13:42 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 21 00:14:25 2019] Launched impl_1...
Run output will be captured here: /home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/2018csb1111/Desktop/cs203FinalProject/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 00:15:53 2019...
