# do i2c_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/user/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/user/Projects/cyclone_iv/i2c/hw_test {/home/user/Projects/cyclone_iv/i2c/hw_test/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:20 on May 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Projects/cyclone_iv/i2c/hw_test" /home/user/Projects/cyclone_iv/i2c/hw_test/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:34:20 on May 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
