/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:12 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_PM_AON_H__
#define BCHP_PM_AON_H__

/***************************************************************************
 *PM_AON - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_AON_CONFIG                       0x00417040 /* [RW] Peripheral Module Configuration Register */
#define BCHP_PM_AON_CLK_CTRL                     0x00417044 /* [RW] UPG Clock Control Register */
#define BCHP_PM_AON_RST_CTRL                     0x00417048 /* [RW] UPG Reset Control Register */

/***************************************************************************
 *CONFIG - Peripheral Module Configuration Register
 ***************************************************************************/
/* PM_AON :: CONFIG :: reserved0 [31:10] */
#define BCHP_PM_AON_CONFIG_reserved0_MASK                          0xfffffc00
#define BCHP_PM_AON_CONFIG_reserved0_SHIFT                         10

/* PM_AON :: CONFIG :: bicap1_sel [09:08] */
#define BCHP_PM_AON_CONFIG_bicap1_sel_MASK                         0x00000300
#define BCHP_PM_AON_CONFIG_bicap1_sel_SHIFT                        8
#define BCHP_PM_AON_CONFIG_bicap1_sel_DEFAULT                      0x00000000
#define BCHP_PM_AON_CONFIG_bicap1_sel_IR_IN0                       0
#define BCHP_PM_AON_CONFIG_bicap1_sel_IR_IN1                       1
#define BCHP_PM_AON_CONFIG_bicap1_sel_UHF_RX1                      2
#define BCHP_PM_AON_CONFIG_bicap1_sel_None                         3

/* PM_AON :: CONFIG :: bicap0_sel [07:06] */
#define BCHP_PM_AON_CONFIG_bicap0_sel_MASK                         0x000000c0
#define BCHP_PM_AON_CONFIG_bicap0_sel_SHIFT                        6
#define BCHP_PM_AON_CONFIG_bicap0_sel_DEFAULT                      0x00000000
#define BCHP_PM_AON_CONFIG_bicap0_sel_IR_IN0                       0
#define BCHP_PM_AON_CONFIG_bicap0_sel_IR_IN1                       1
#define BCHP_PM_AON_CONFIG_bicap0_sel_UHF_RX1                      2
#define BCHP_PM_AON_CONFIG_bicap0_sel_None                         3

/* PM_AON :: CONFIG :: irr2_in [05:04] */
#define BCHP_PM_AON_CONFIG_irr2_in_MASK                            0x00000030
#define BCHP_PM_AON_CONFIG_irr2_in_SHIFT                           4
#define BCHP_PM_AON_CONFIG_irr2_in_DEFAULT                         0x00000000
#define BCHP_PM_AON_CONFIG_irr2_in_UHF_RX1                         0
#define BCHP_PM_AON_CONFIG_irr2_in_AON_GPIO_12                     1
#define BCHP_PM_AON_CONFIG_irr2_in_IR_IN0                          2
#define BCHP_PM_AON_CONFIG_irr2_in_IR_IN1                          3

/* PM_AON :: CONFIG :: irr1_in [03:02] */
#define BCHP_PM_AON_CONFIG_irr1_in_MASK                            0x0000000c
#define BCHP_PM_AON_CONFIG_irr1_in_SHIFT                           2
#define BCHP_PM_AON_CONFIG_irr1_in_DEFAULT                         0x00000000
#define BCHP_PM_AON_CONFIG_irr1_in_IR_IN1                          0
#define BCHP_PM_AON_CONFIG_irr1_in_UHF_RX1                         1
#define BCHP_PM_AON_CONFIG_irr1_in_AON_GPIO_12                     2
#define BCHP_PM_AON_CONFIG_irr1_in_IR_IN0                          3

/* PM_AON :: CONFIG :: irr0_in [01:00] */
#define BCHP_PM_AON_CONFIG_irr0_in_MASK                            0x00000003
#define BCHP_PM_AON_CONFIG_irr0_in_SHIFT                           0
#define BCHP_PM_AON_CONFIG_irr0_in_DEFAULT                         0x00000000
#define BCHP_PM_AON_CONFIG_irr0_in_IR_IN0                          0
#define BCHP_PM_AON_CONFIG_irr0_in_IR_IN1                          1
#define BCHP_PM_AON_CONFIG_irr0_in_UHF_RX1                         2
#define BCHP_PM_AON_CONFIG_irr0_in_AON_GPIO_12                     3

/***************************************************************************
 *CLK_CTRL - UPG Clock Control Register
 ***************************************************************************/
/* PM_AON :: CLK_CTRL :: reserved0 [31:10] */
#define BCHP_PM_AON_CLK_CTRL_reserved0_MASK                        0xfffffc00
#define BCHP_PM_AON_CLK_CTRL_reserved0_SHIFT                       10

/* PM_AON :: CLK_CTRL :: bicap [09:09] */
#define BCHP_PM_AON_CLK_CTRL_bicap_MASK                            0x00000200
#define BCHP_PM_AON_CLK_CTRL_bicap_SHIFT                           9
#define BCHP_PM_AON_CLK_CTRL_bicap_DEFAULT                         0x00000001

/* PM_AON :: CLK_CTRL :: gpio [08:08] */
#define BCHP_PM_AON_CLK_CTRL_gpio_MASK                             0x00000100
#define BCHP_PM_AON_CLK_CTRL_gpio_SHIFT                            8
#define BCHP_PM_AON_CLK_CTRL_gpio_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: icap [07:07] */
#define BCHP_PM_AON_CLK_CTRL_icap_MASK                             0x00000080
#define BCHP_PM_AON_CLK_CTRL_icap_SHIFT                            7
#define BCHP_PM_AON_CLK_CTRL_icap_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: mspi [06:06] */
#define BCHP_PM_AON_CLK_CTRL_mspi_MASK                             0x00000040
#define BCHP_PM_AON_CLK_CTRL_mspi_SHIFT                            6
#define BCHP_PM_AON_CLK_CTRL_mspi_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: ldk [05:05] */
#define BCHP_PM_AON_CLK_CTRL_ldk_MASK                              0x00000020
#define BCHP_PM_AON_CLK_CTRL_ldk_SHIFT                             5
#define BCHP_PM_AON_CLK_CTRL_ldk_DEFAULT                           0x00000001

/* PM_AON :: CLK_CTRL :: kbd3 [04:04] */
#define BCHP_PM_AON_CLK_CTRL_kbd3_MASK                             0x00000010
#define BCHP_PM_AON_CLK_CTRL_kbd3_SHIFT                            4
#define BCHP_PM_AON_CLK_CTRL_kbd3_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: kbd2 [03:03] */
#define BCHP_PM_AON_CLK_CTRL_kbd2_MASK                             0x00000008
#define BCHP_PM_AON_CLK_CTRL_kbd2_SHIFT                            3
#define BCHP_PM_AON_CLK_CTRL_kbd2_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: kbd1 [02:02] */
#define BCHP_PM_AON_CLK_CTRL_kbd1_MASK                             0x00000004
#define BCHP_PM_AON_CLK_CTRL_kbd1_SHIFT                            2
#define BCHP_PM_AON_CLK_CTRL_kbd1_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: bscc [01:01] */
#define BCHP_PM_AON_CLK_CTRL_bscc_MASK                             0x00000002
#define BCHP_PM_AON_CLK_CTRL_bscc_SHIFT                            1
#define BCHP_PM_AON_CLK_CTRL_bscc_DEFAULT                          0x00000001

/* PM_AON :: CLK_CTRL :: bscb [00:00] */
#define BCHP_PM_AON_CLK_CTRL_bscb_MASK                             0x00000001
#define BCHP_PM_AON_CLK_CTRL_bscb_SHIFT                            0
#define BCHP_PM_AON_CLK_CTRL_bscb_DEFAULT                          0x00000001

/***************************************************************************
 *RST_CTRL - UPG Reset Control Register
 ***************************************************************************/
/* PM_AON :: RST_CTRL :: reserved0 [31:10] */
#define BCHP_PM_AON_RST_CTRL_reserved0_MASK                        0xfffffc00
#define BCHP_PM_AON_RST_CTRL_reserved0_SHIFT                       10

/* PM_AON :: RST_CTRL :: bicap [09:09] */
#define BCHP_PM_AON_RST_CTRL_bicap_MASK                            0x00000200
#define BCHP_PM_AON_RST_CTRL_bicap_SHIFT                           9
#define BCHP_PM_AON_RST_CTRL_bicap_DEFAULT                         0x00000000

/* PM_AON :: RST_CTRL :: gpio [08:08] */
#define BCHP_PM_AON_RST_CTRL_gpio_MASK                             0x00000100
#define BCHP_PM_AON_RST_CTRL_gpio_SHIFT                            8
#define BCHP_PM_AON_RST_CTRL_gpio_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: icap [07:07] */
#define BCHP_PM_AON_RST_CTRL_icap_MASK                             0x00000080
#define BCHP_PM_AON_RST_CTRL_icap_SHIFT                            7
#define BCHP_PM_AON_RST_CTRL_icap_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: mspi [06:06] */
#define BCHP_PM_AON_RST_CTRL_mspi_MASK                             0x00000040
#define BCHP_PM_AON_RST_CTRL_mspi_SHIFT                            6
#define BCHP_PM_AON_RST_CTRL_mspi_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: ldk [05:05] */
#define BCHP_PM_AON_RST_CTRL_ldk_MASK                              0x00000020
#define BCHP_PM_AON_RST_CTRL_ldk_SHIFT                             5
#define BCHP_PM_AON_RST_CTRL_ldk_DEFAULT                           0x00000000

/* PM_AON :: RST_CTRL :: kbd3 [04:04] */
#define BCHP_PM_AON_RST_CTRL_kbd3_MASK                             0x00000010
#define BCHP_PM_AON_RST_CTRL_kbd3_SHIFT                            4
#define BCHP_PM_AON_RST_CTRL_kbd3_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: kbd2 [03:03] */
#define BCHP_PM_AON_RST_CTRL_kbd2_MASK                             0x00000008
#define BCHP_PM_AON_RST_CTRL_kbd2_SHIFT                            3
#define BCHP_PM_AON_RST_CTRL_kbd2_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: kbd1 [02:02] */
#define BCHP_PM_AON_RST_CTRL_kbd1_MASK                             0x00000004
#define BCHP_PM_AON_RST_CTRL_kbd1_SHIFT                            2
#define BCHP_PM_AON_RST_CTRL_kbd1_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: bscc [01:01] */
#define BCHP_PM_AON_RST_CTRL_bscc_MASK                             0x00000002
#define BCHP_PM_AON_RST_CTRL_bscc_SHIFT                            1
#define BCHP_PM_AON_RST_CTRL_bscc_DEFAULT                          0x00000000

/* PM_AON :: RST_CTRL :: bscb [00:00] */
#define BCHP_PM_AON_RST_CTRL_bscb_MASK                             0x00000001
#define BCHP_PM_AON_RST_CTRL_bscb_SHIFT                            0
#define BCHP_PM_AON_RST_CTRL_bscb_DEFAULT                          0x00000000

#endif /* #ifndef BCHP_PM_AON_H__ */

/* End of File */
