Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 09:46:39 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   770 |
| Unused register locations in slices containing registers |  1396 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |           15 |
|      6 |            9 |
|      8 |          116 |
|     10 |           37 |
|     12 |           41 |
|     14 |           17 |
|    16+ |          528 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2308 |          434 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            3086 |          670 |
| Yes          | No                    | No                     |           16484 |         2341 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           11886 |         1584 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                     Enable Signal                                                                                     |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift   |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_3                                                                       |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/p_0_in_1                                                                                                   |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_2                                                                       |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_1                                                                       |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                       |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/p_0_in                                                                                                                                  |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                               |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                  |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                               |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_4                                                                       |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                       |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                 |                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                          |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                        |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                        |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                          |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                            |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/p_0_in                                                                                                                             |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/p_0_in                                                                |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/we01                                                                                                                | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/x_fu_50                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                          |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_3_4_fu_116[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/q0_reg[0][0]                                                                                               |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/s_i8_fu_92_reg[31]_0[0]                                                                                                                 |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_state41                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/i_reg_103                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_state45                                                                                           |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_NS_fsm112_out_1                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/minDistPhase_reg_1570[3]_i_1_n_36                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state18                                                                                                                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_36                                                                                          | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/edgeColor_1_U/toCubieCube_edgeChbi_rom_U/E[0]                                                                                      | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/edgeColor_1_U/toCubieCube_edgeChbi_rom_U/SR[0]                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i_35_reg_26480                                                                    |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/p_0_in_0                                                                                                   |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/ap_NS_fsm119_out                                                                                           | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_NS_fsm112_out                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/p_0_reg_34_0                                                                                               |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/ap_NS_fsm13_out                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233[30]_i_1_n_36                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_3_5_fu_140[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/ap_NS_fsm13_out                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233[30]_i_1_n_36                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/ap_CS_fsm_state2                                                                                           | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/grp_convert_edge_fu_430/ap_NS_fsm112_out                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state7                                                                                                                        |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state11                                                                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state10                                                                                                                       | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm114_out                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state13                                                                                                                       | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm110_out                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/i_reg_3500                                                                                                                         | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/i_reg_350                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state5                                                                                                                        |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm[31]_i_1__1_n_36                                                                                                               |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state14                                                                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/i_1_reg_3610                                                                                                                       | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_NS_fsm114_out                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm11_out                                                                                                                         | design_1_i/solution_0/inst/grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/SR[0]                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state46                                                                                           |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_reg[16]_0[3]                                                                                                             | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_NS_fsm113_out                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/edgeCount_U/verify_edgeCount_ram_U/E[0]                                                                                                 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm115_out                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/cornerCount_U/verify_cornerCount_ram_U/i_2_reg_312_reg[0][0]                                                                            | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm17_out                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_NS_fsm[17]                                                                                                                      |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/grp_verify_fu_1495_cubiecube_0_co_ce0                                                                                                   |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/invdar_reg_2340                                                                                                                         | design_1_i/solution_0/inst/grp_verify_fu_1495/invdar_reg_234                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state32                                                                                                                       |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/cornerColor_2_U/toCubieCube_cornedEe_rom_U/E[0]                                                                                    | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/cornerColor_2_U/toCubieCube_cornedEe_rom_U/SR[0]                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state4                                                                                                                   |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift              |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state11                                                                                                                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state6                                                                                                                        | design_1_i/solution_0/inst/grp_verify_fu_1495/e_reg_256[3]_i_1_n_36                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift              |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state27                                                                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state4                                                                                                                        |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_i_reg_136                                                                                                 |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/Q[0]                                                                                                        |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/ap_CS_fsm_state8                                                                                            |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/tmp_22_reg_1116_reg0                                                                                                               |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/p_0_in                                                                        |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/edge6_ce0                                                                     |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/temp_fu_78[3]_i_1_n_36                                                                                      |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_state45                                                                                           |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/Q[1]                                                                                                      |                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_state41                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/i_reg_107                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/D[1]                                                                                  |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_CS_fsm_state42                                                                                         | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/i_reg_150                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_CS_fsm_state8                                                                                                                 |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_36                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/arr_load_phi_i_reg_306                                                                                      |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_7                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state16                                                                                                                                          |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/a_1_fu_74212_out                                                                                            | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/edge3_2_8_fu_70                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/a_1_fu_742                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/edge3_2_7_fu_66                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state22                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15] |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state12                                                                                                                                          | design_1_i/solution_0/inst/complete_reg_1230[0]_i_1_n_36                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/a_1_fu_741                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/edge3_2_6_fu_62                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state26                                                                                                                                          | design_1_i/solution_0/inst/solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/slice_reg_2270_reg[15]                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/Q[1]                                                                                                        | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/j_reg_129                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_5                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_3_3_fu_112[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/a_1_fu_1201                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_3_1_40_fu_104                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/i_22_reg_469_reg[3]_0[1]                                                                                                         |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/a_1_1_fu_70210_out                                                                                          | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/edge3_2_3_fu_66                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_36                                                                                          | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/temp_fu_128[3]_i_1_n_36                                                                                     |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_27680                                                                     |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/a_1_1_fu_702                                                                                                | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/edge3_2_2_fu_62                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/temp_fu_82[3]_i_1_n_36                                                                                      |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_i_reg_140                                                                                                 |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q0_reg[0]_6                                                                       |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_3_2_fu_108[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_2_5_fu_136[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_i_reg_183                                                                                               |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/edge4_1_5_fu_132[3]_i_1_n_36                                                                                |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_CS_fsm[7]_i_1__1_n_36                                                                                                         |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                    |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_CS_fsm_state5                                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/i_i1_reg_146                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/arr4_i_reg_272[3]_i_1_n_36                                                                                  |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/label3_0_U/P2_label3_0_rom_U/i1_reg_833_reg[0]                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i1_reg_833                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/edge3_2_1_fu_58[3]_i_2_n_36                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/edge3_2_1_fu_58                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                           | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/minDistPhase2_reg_27740                                                           |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/ap_NS_fsm142_out                                                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/p_reg_1267                                                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state4                                                                                               | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i_i_reg_1535                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                           | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i_33_reg_2329[4]_i_1_n_36                                                         |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state3                                                                                               |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/Q[1]                                                                                                        |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/ap_CS_fsm_state3                                                                                                                       |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state49                                                                 |                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg           |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift         |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state14                                                                 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state12                                              |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_parallel_v2_fu_1456_P1Buffer_0_i_we0                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i_i1_reg_1580                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state18                                                                                              |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_105_reg_2893_reg[0][0]                                              |                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i2_reg_8440                                                                       |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/tmp_i_45_reg_1508_reg0                                                                                             |                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state42                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_NS_fsm117_out                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i_18_reg_26280                                                                                                 |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/label3_0_U/P2_label3_0_rom_U/E[0]                                                 |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_RREADY                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i17_reg_1547                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift           |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg           |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg             |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift         |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state42                                                                                              |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state28                                                                                                                       |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/start0                                                                              |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_i_reg_201                                                                                                 |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/Q[0]                                                                                                        |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm[27]_i_1_n_36                                                                                                                  |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_93_reg_2770_reg0                                                                             |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/depthPhase1_reg_12640                                                                                                                                      | design_1_i/solution_0/inst/depthPhase1_reg_1264                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/Q[1]                                                                                                        |                                                                                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state19                                                                                              |                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_facecube_fromstr_fu_1507/ap_CS_fsm[2]_i_1__17_n_36                                                                                                 |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/cornerFacelet_U/toCubieCube_cornebkb_rom_U/q1_reg[2]_0                                                                             |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/cornerFacelet_U/toCubieCube_cornebkb_rom_U/cornerFacelet_ce0                                                                       |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state15                                                                                                                                          | design_1_i/solution_0/inst/ap_NS_fsm110_out                                                                                                                        |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/label3_0_U/P2_label3_0_rom_U/mv_reg_2657_reg[0][0]                                |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state13                                                                                                                                          |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_facecube_fromstr_fu_1507/Q[0]                                                                                                                      | design_1_i/solution_0/inst/grp_get_facecube_fromstr_fu_1507/i_reg_120                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_facecube_fromstr_fu_1507/grp_get_facecube_fromstr_fu_1507_cubeString_ce0                                                                           |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                           |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                           |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/edgeFacelet_1_U/toCubieCube_edgeFfYi_rom_U/q1_reg[1]                                                                               |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/p_13_in                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/p_13_in                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_reg[16]_0[0]                                                                                                             |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/reg_442                                                                                                                            |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                           |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/iSol_s_fu_2200                                                                    |                                                                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/edgeFacelet_1_U/toCubieCube_edgeFfYi_rom_U/q1_reg[1]_0                                                                             |                                                                                                                                                                    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                           |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ori_reg_3830                                                                                                                       |                                                                                                                                                                    |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                  |                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state19                                                                                |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm154_out                                                                                 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/i_1_reg_1612[6]_i_1_n_36                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                         |                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state17                                                                                |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/p_9_in                                                                                                         |                                                                                                                                                                    |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/i_reg_15030                                                                                                        |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                         |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/i_i_reg_956_reg[6]_0[1]                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/i_i_reg_956                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                  |                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state18                                                                                | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/i_reg_1548                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_7_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_21_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_9_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_4_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_5_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_1_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_6_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_20_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_22_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_8_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state6                                                                                               |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state26                                                                                              |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                         |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_26_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_25_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_27_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_24_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/Q[0]                                                                                                        |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_0_i_U/parallel_v2_searcpcA_ram_U/search_0_i_ce1                            |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_3_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/grp_getURtoUL_fu_201_cubiecube_0_ep_ce0                                                                     |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/edge3_2_4_fu_86                                                                                             |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_29_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_0_i_U/parallel_v2_searcpcA_ram_U/search_0_i_ce0                            |                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/arr2_i_reg_208                                                                                              |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_23_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_2_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_30_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i1_2_reg_15910                                                                                                 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i1_2_reg_1591                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/grp_phase2_fu_967_search_sol_depthPhas_ap_vld                                     | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/s_fu_224                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/grp_phase2_fu_967_ap_ready                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_reg[0][0]                                                                       | design_1_i/solution_0/inst/ap_NS_fsm[27]                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                         | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/s_reg_1424_reg[0][0]                                                              |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_36                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_depthPhas_reg[0][0]                                                    |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/E[0]                                                                    |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/p_i1_reg_28790                                                                                                 |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_36                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_18_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                        |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/aw_hs                                                                                                                            |                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm128_out                                                                                 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/depthPhase2_reg_1623                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/encode_length_ap_vld                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_maxDepth[7]_i_1_n_36                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/reg_15270                                                                                                                                                  |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state16                                                                                |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state16                                                                                | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/maxDepthPhase2_reg_2755                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                         | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_19_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_17_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_NS_fsm123_out                                                                  |                                                                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_15_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_14_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_13_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/E[0]                                                                              |                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state15                                                                 |                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/grp_getURFtoDLF_fu_207_cubiecube_0_cp_ce0                                                                 |                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_12_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_11_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/edge3_2_9_fu_90                                                                                             |                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/pop                                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/arr2_i_reg_212                                                                                              |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_0_fifo_U/pop                                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_depthPhas_fifo_U/pop                                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state44                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/i1_reg_1559                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                             |                                                                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/search_new_0_i_U/parallel_v2_searcpcA_ram_U/search_new_0_i_ce0                                                 |                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/we01                                                                                             |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/search_new_0_i_U/parallel_v2_searcpcA_ram_U/search_new_0_i_ce1                                                 |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state17                                                                                                                  |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state10                                                                                                                  |                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/ap_CS_fsm_state4                                                                                                   |                                                                                                                                                                    |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state47                                                                                |                                                                                                                                                                    |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state45                                                                                           |                                                                                                                                                                    |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state20                                                                                |                                                                                                                                                                    |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_CS_fsm_state17                                                                                                                       | design_1_i/solution_0/inst/grp_verify_fu_1495/ap_NS_fsm16_out                                                                                                      |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_URtoDF_fifo_U/usedw[9]_i_1_n_36                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_21_fifo_U/usedw[9]_i_1__15_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_5_fifo_U/usedw[9]_i_1__25_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_20_fifo_U/usedw[9]_i_1__14_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_1_fifo_U/usedw[9]_i_1__2_n_36                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_19_fifo_U/usedw[9]_i_1__12_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_18_fifo_U/usedw[9]_i_1__11_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_17_fifo_U/usedw[9]_i_1__10_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/usedw[9]_i_1__9_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_15_fifo_U/usedw[9]_i_1__8_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_14_fifo_U/usedw[9]_i_1__7_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_13_fifo_U/usedw[9]_i_1__6_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_12_fifo_U/usedw[9]_i_1__5_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_11_fifo_U/usedw[9]_i_1__4_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/usedw[9]_i_1__3_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_0_fifo_U/usedw[9]_i_1__1_n_36                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_flip_fifo_U/usedw[9]_i_1__35_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_depthPhas_fifo_U/usedw[9]_i_1__0_n_36                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_URFtoDLF_fifo_U/usedw[9]_i_1__36_n_36                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_FRtoBR_fifo_U/usedw[9]_i_1__37_n_36                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i2_1_reg_28330                                                                    |                                                                                                                                                                    |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/i1_2_reg_22740                                                                    |                                                                                                                                                                    |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/usedw[9]_i_1__30_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_22_fifo_U/usedw[9]_i_1__16_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_9_fifo_U/usedw[9]_i_1__21_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_3_fifo_U/usedw[9]_i_1__28_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_8_fifo_U/usedw[9]_i_1__22_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_n_fifo_U/usedw[9]_i_1__20_n_36                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_slice_fifo_U/usedw[9]_i_1__19_n_36                                                                                          | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_twist_fifo_U/usedw[9]_i_1__18_n_36                                                                                          | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_30_fifo_U/usedw[9]_i_1__27_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_2_fifo_U/usedw[9]_i_1__13_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_29_fifo_U/usedw[9]_i_1__29_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_23_fifo_U/usedw[9]_i_1__17_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_6_fifo_U/usedw[9]_i_1__24_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_7_fifo_U/usedw[9]_i_1__23_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_4_fifo_U/usedw[9]_i_1__26_n_36                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_27_fifo_U/usedw[9]_i_1__31_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_26_fifo_U/usedw[9]_i_1__32_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_25_fifo_U/usedw[9]_i_1__33_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_i_24_fifo_U/usedw[9]_i_1__34_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                     |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/ap_CS_fsm_state2                                                                                                                       |                                                                                                                                                                    |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P2Buffer_V_parity_fifo_U/mOutPtr[10]_i_1_n_36                                                                                          | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_i_reg_201                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_i_reg_201[12]_i_1_n_36                                                                 |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                       |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_NS_fsm[44]                                                                                               |                                                                                                                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_NS_fsm[44]                                                                                               |                                                                                                                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state22                                                                                              |                                                                                                                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state2                                                                                            |                                                                                                                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                    |                                                                                                                                                                    |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_NS_fsm113_out                                                                                            | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/p_0_i_reg_213                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                     |                                                                                                                                                                    |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                       |                                                                                                                                                                    |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm[22]_i_1__1_n_36                                                         |                                                                                                                                                                    |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/ap_CS_fsm_state6                                                                                                   |                                                                                                                                                                    |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_NS_fsm112_out                                                                                            | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/p_0_i_reg_148                                                                            |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_NS_fsm114_out                                                                                            | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/p_0_i_reg_152                                                                            |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_NS_fsm172_out                                                                  |                                                                                                                                                                    |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0][0]                                                                                                | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_NS_fsm[4]                                                                                                                     |                                                                                                                                                                    |                2 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_288_reg_28110                                                                 |                                                                                                                                                                    |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state34                                                                                              |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state33                                                                                              |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state32                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state28                                                                                              |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/search_new_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg_0_15_0_0_i_2__2_n_36                                       |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/search_new_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg_0_15_0_0__0_i_1__1_n_36                                    |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state31                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state30                                                                                              |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state40                                                                                              |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state27                                                                                              |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state29                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state39                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state35                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state36                                                                                              |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state38                                                                                              |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state37                                                                                              |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rdata/bus_wide_gen.data_buf_reg[31]                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/result_flip_0_reg[0][0]                                                                                                          |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/result_twist_0_reg[0][0]                                                                                                         |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_toCubieCube_fu_1467/ap_CS_fsm_state14                                                                                                                  |                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rdata/bus_wide_gen.data_buf_reg[31]                                                              |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rdata/table_addr_read_reg_241_reg[15][0]                                                                            |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rdata/table_addr_read_reg_249_reg[0][0]                                                                             |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/grp_getFRtoBR_fu_189_ap_ready                                                                               | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rdata/table_addr_read_reg_241_reg[15][0]                                                                            |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rdata/table_addr_read_reg_249_reg[0][0]                                                                             |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                  | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/rs_rdata/bus_wide_gen.data_buf_reg[31]                                                              |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                        |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                        |                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state25                                                                                                                                          |                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/p_0_i_reg_1950                                                                                            | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/p_0_i_reg_195                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm150_out                                                                                 |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state44                                                                                           |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_NS_fsm1                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/k_reg_249                                                                                |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/nOld0                                                                             |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/p_s_reg_28010                                                                     |                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/tmp_176_fu_490_p2[0]                                                                                        |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/grp_getUBtoDF_fu_195_ap_ready                                                                               | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_NS_fsm1                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/k_reg_200                                                                                |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q1_reg[0]_0                                                                       |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/q1_reg[7]                                                                         |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg_0_15_0_0_i_2__7_n_36              |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg_0_15_0_0__0_i_1__4_n_36           |                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_state43                                                                                           |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/result_URtoUL_0_reg[0][0]                                                                                   |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_state43                                                                                           |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/result_UBtoDF_0_reg[0][0]                                                                                   |                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_NS_fsm1                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/k_reg_196                                                                                |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/k_reg_231_reg[15]                                                     | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_NS_fsm14_out                                                                        |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/grp_getURtoUL_fu_201_ap_ready                                                                               | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_CS_fsm_state49                                                                                         |                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_CS_fsm_state45                                                                                         |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/a_1_fu_680                                                                                                | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/a_1_fu_68                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_NS_fsm[3]                                                                                                                     | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ret_i2_reg_157[15]_i_1_n_36                                                                                   |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/p_28_in                                                                           |                                                                                                                                                                    |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm130_out                                                                                 |                                                                                                                                                                    |                3 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_16[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_28[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_27[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_0[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_1[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_10[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_11[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_12[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_13[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_14[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_15[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_3[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_17[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_18[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_19[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_2[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_20[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_21[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_22[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_23[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_24[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_25[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_26[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_29[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_state46                                                                                           |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_NS_fsm[40]                                                                                                  |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_state46                                                                                           |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Q[0]                                                                              |                                                                                                                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state47                                                                                           |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state48                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_NS_fsm116_out                                                                         |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/i2_reg_29800                                                                                     |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_9[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_8[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_NS_fsm136_out                                                                                               |                                                                                                                                                                    |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_7[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_6[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_5[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_4[0]                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/waddr_reg[0]_30[0]                                                                                             | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/CEC                                                                                                       | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_NS_fsm18_out                                                                        |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/ap_CS_fsm_state3                                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/i_i_reg_135                                                                                                   |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_state47                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_NS_fsm115_out                                                                         |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_state47                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_NS_fsm117_out                                                                         |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/Q[0]                                                                                                           |                                                                                                                                                                    |                5 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/ap_NS_fsm13_out                                                         |                                                                                                                                                                    |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/ap_NS_fsm13_out                                                       |                                                                                                                                                                    |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state41                                                                                |                                                                                                                                                                    |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state31                                                                                |                                                                                                                                                                    |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state42                                                                                |                                                                                                                                                                    |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/Q[1]                                                                                                           |                                                                                                                                                                    |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/ap_NS_fsm13_out                                                                         |                                                                                                                                                                    |                6 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_i_reg_201                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/j_i_reg_180                                                                              |                7 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/ap_NS_fsm13_out                                                                       |                                                                                                                                                                    |                6 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                            |                                                                                                                                                                    |                5 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                       |                                                                                                                                                                    |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                         |                                                                                                                                                                    |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                            |                                                                                                                                                                    |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state17                                                                                              |                                                                                                                                                                    |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_NS_fsm111_out                                                                                               |                                                                                                                                                                    |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[49][1]                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/P3Start_reg_1658_reg[31]_0                                     |               10 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/ap_CS_fsm_state2                                                                        |                                                                                                                                                                    |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/ap_CS_fsm_state2                                                      |                                                                                                                                                                    |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/ap_CS_fsm_state2                                                        |                                                                                                                                                                    |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/Slice_URtoDF_Parity_3_reg_2897_reg[0][0]                                |                                                                                                                                                                    |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/ap_CS_fsm_state2                                                                      |                                                                                                                                                                    |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/E[0]                                                                                                                |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/E[0]                                                                                                        | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/j_i_reg_115_reg[1][0]                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/x_1_reg_777_reg[0][0]                                                                                               |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/x_4_reg_803_reg[31][0]                                                                                              |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_0_0_i_2__4_n_36                                                                                                   |                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/s_i_fu_72                                                                                                                        | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/s_i_fu_72[0]_i_1_n_36                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/grp_fu_391_ap_start                                                                                       |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/Q[2]                                                                                                      | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/j_i_reg_162                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2[31]_i_1_n_36                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/quot_reg[0][0]             |                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URFtoDLF_Move2[31]_i_1_n_36                                                                                                  | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/quot_reg[0][0]           |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/grp_fu_482_ap_start                                                                                         |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ap_NS_fsm16_out                                                       | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/x_fu_72                                                                                |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/P1Start_1_reg_1871_reg[31]_0[0]                                                                                |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456_ap_start_reg0                                                                                                  | design_1_i/solution_0/inst/grp_blockP1_fu_1276/P1End_2_reg_1866                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/E[0]                                                                                                        | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/SR[0]                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/grp_fu_712_ap_start                                                                                         |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_MergeURtoULandUBtoDF2[31]_i_1_n_36                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/P1Start_fu_838[31]_i_1_n_36                                                                                    |                                                                                                                                                                    |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state17                                                                                              | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_138_reg_2867                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/s_i_fu_88                                                                                                                               | design_1_i/solution_0/inst/grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/s_i_fu_88_reg[31]                                                |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/edgeCount_U/verify_edgeCount_ram_U/p_0_in                                                                                               |                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/edgeCount_U/verify_edgeCount_ram_U/edgeCount_ce0                                                                                        |                                                                                                                                                                    |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/cornerCount_U/verify_cornerCount_ram_U/E[0]                                                                                             |                                                                                                                                                                    |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_verify_fu_1495/cornerCount_U/verify_cornerCount_ram_U/p_0_in                                                                                           |                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/E[0]                                                                                                                |                                                                                                                                                                    |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_FRtoBR_Move2[31]_i_1_n_36                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ap_NS_fsm116_out                                                                                                    |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_Slice_Flip_Prun2[31]_i_1_n_36                                                                                                | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_Slice_Twist_Prun2[31]_i_1_n_36                                                                                               | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_Slice_URFtoDLF_Parity_Prun2[31]_i_1_n_36                                                                                     | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_Slice_URtoDF_Parity_Prun2[31]_i_1_n_36                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                       |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/s_i8_fu_92                                                                                                          | design_1_i/solution_0/inst/grp_verify_fu_1495/s_i8_fu_92[0]_i_1_n_36                                                                                               |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/E[0]                                                                                                                |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ap_NS_fsm114_out                                                                                                    |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_CS_fsm_state41                                                                                           | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/j_i_reg_180                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/rdata_reg[31]_i_6_n_36                                                                                                                                     |                                                                                                                                                                    |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm153_out                                                                                 |                                                                                                                                                                    |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/rdata_reg[31]_i_13_n_36                                                                                                                                    |                                                                                                                                                                    |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/reg_1527_reg[7]_i_6_n_36                                                                                                                                   |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/ap_NS_fsm115_out                                                                                            |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/rdata[31]_i_1_n_36                                                                                                               |                                                                                                                                                                    |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/p_s_reg_28010                                                                     | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/p_s_reg_2801[31]_i_1_n_36                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/P3Start_fu_228[31]_i_1_n_36                                                       |                                                                                                                                                                    |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_twistMove2[31]_i_1_n_36                                                                                                      | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URFtoDLF_Parit_17_reg_27630                                                 |                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/quot_reg[0][0]             |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_flipMove2[31]_i_1_n_36                                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/grp_fu_498_ap_start                                                                                         |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/quot_reg[0][0]             |                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoDF_Move2[31]_i_1_n_36                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2[31]_i_1_n_36                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state20                                                                 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_239_reg_2619                                               |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_NS_fsm1                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/clear                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                    |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/E[0]                                                                                                           |                                                                                                                                                                    |               14 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                    |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/flipMove3_U/parallel_v2_twistmb6_ram_U/E[0]                                                                    |                                                                                                                                                                    |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                    |               13 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/tmp_i_reg_560_reg[0][0]                                                                                             |                                                                                                                                                                    |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/buff_rdata/pop                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_CS_fsm_state21                                                                                              |                                                                                                                                                                    |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/buff_rdata/pop                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/buff_rdata/pop                                                                                                         | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/data_p2_reg[33][0]                                                                    |                                                                                                                                                                    |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/data_p2_reg[33][0]                                                                      |                                                                                                                                                                    |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/grp_parallel_v2_fu_1456_P1Buffer_0_flip_we0                                                                    |                                                                                                                                                                    |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/push                                                                                                           |                                                                                                                                                                    |                5 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/push                                                                                                           |                                                                                                                                                                    |                5 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                            | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                         |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                         |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/push                                                                                                           |                                                                                                                                                                    |                5 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state16                                                                 |                                                                                                                                                                    |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state17                                                                 |                                                                                                                                                                    |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state18                                                                 |                                                                                                                                                                    |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/i_i_reg_956_reg[6]_0[0]                                                                                            |                                                                                                                                                                    |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state19                                                                 |                                                                                                                                                                    |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                   | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                           |                5 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                           |                                                                                                                                                                    |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_NS_fsm[30]                                                                                    |                                                                                                                                                                    |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                           |                                                                                                                                                                    |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                6 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                             |                                                                                                                                                                    |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                               |                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0             |                                                                                                                                                                    |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                               |                                                                                                                                                                    |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                 |                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                           | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0               |                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                    |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0             |                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                    |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                        |                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                       |                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                        |                                                                                                                                                                    |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                            |                                                                                                                                                                    |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                          |                                                                                                                                                                    |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                        |                                                                                                                                                                    |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                          |                                                                                                                                                                    |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                          |                                                                                                                                                                    |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                |                                                                                                                                                                    |               10 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               18 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |               16 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |               17 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/buff_rdata/push                                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/buff_rdata/push                                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |                9 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/buff_rdata/push                                                                                                        | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               10 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_i_reg_140                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/i_i_reg_131[31]_i_1_n_36                                                                 |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_i_reg_136                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/i_i_reg_127[31]_i_1_n_36                                                                 |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                              |                                                                                                                                                                    |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                             |                                                                                                                                                                    |               16 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                             |                                                                                                                                                                    |               15 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                    |               10 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_i_reg_183                                                                                               | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/i_i_reg_174[31]_i_1_n_36                                                               |               13 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                              |                                                                                                                                                                    |               12 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/a_1_fu_1200                                                                                                 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/a_1_fu_120                                                                               |               11 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                     |                                                                                                                                                                    |               10 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                       |                                                                                                                                                                    |               11 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                    |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/a_1_1_fu_700                                                                                                | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/a_1_1_fu_70                                                                              |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                    |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                    |               19 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/a_1_fu_740                                                                                                  | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/a_1_fu_74                                                                                |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                    |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                    |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                    |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/flipOld0                                                                                                       |                                                                                                                                                                    |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/grp_P2_fu_1689_m_axi_FRtoBR_Move2_RREADY                                          |                                                                                                                                                                    |               13 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/URFtoDLF_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[15]_0                          |                                                                                                                                                                    |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/URFtoDLF_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[0]_0                           |                                                                                                                                                                    |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/flipMove3_U/parallel_v2_twistmb6_ram_U/q0_reg[0]_0                                                             |                                                                                                                                                                    |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/URtoDF_Move3_U/parallel_v2_twistmb6_ram_U/E[0]                                    |                                                                                                                                                                    |               17 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/FRtoBR_reg_26890                                                                  |                                                                                                                                                                    |               14 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/flipMove3_U/parallel_v2_twistmb6_ram_U/q0_reg[15]_3                                                            |                                                                                                                                                                    |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_re_reg_26430                                                                                 |                                                                                                                                                                    |               18 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/i_30_reg_11740                                                                                              |                                                                                                                                                                    |               12 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_NS_fsm[4]                                                                                                |                                                                                                                                                                    |               13 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_pp0_stage3                                                              |                                                                                                                                                                    |               20 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_NS_fsm[4]                                                                                                |                                                                                                                                                                    |               15 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/ap_NS_fsm_0[5]                                                                                            |                                                                                                                                                                    |               14 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               12 |            106 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |               10 |            108 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               14 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               11 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               16 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               13 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |               12 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                               |               15 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_reg_26180                                                                                    |                                                                                                                                                                    |               19 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                             | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                             | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URFtoDLF_Parit_15_reg_27520                                                 |                                                                                                                                                                    |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/P1Start_reg_1290_reg[0]                                                                                            | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/SR[0]                                                                                           |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/start0                                                  |                                                                                                                                                                    |               15 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p_0                                     |                                                                                                                                                                    |               26 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/start0                                                |                                                                                                                                                                    |               13 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/start0                                                  |                                                                                                                                                                    |               13 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/start0                                                  |                                                                                                                                                                    |               15 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                               |                                                                                                                                                                    |               14 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                             |                                                                                                                                                                    |               16 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                    |               12 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                              |                                                                                                                                                                    |               11 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                    |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                             |                                                                                                                                                                    |               15 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                    |                9 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                    |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                              |                                                                                                                                                                    |               15 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                               |                                                                                                                                                                    |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                             |                                                                                                                                                                    |               13 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                             |                                                                                                                                                                    |               16 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                    |               11 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               33 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               31 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                     |               34 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               17 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               24 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                    |               16 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                    | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |               18 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                    |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               16 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                    |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                    |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                    |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/parity_reg_26940                                                                  |                                                                                                                                                                    |               22 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_NS_fsm129_out                                                                  |                                                                                                                                                                    |               29 |            186 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/ap_CS_fsm_state26                                                                                                                                          |                                                                                                                                                                    |               30 |            186 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                    |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                    |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/i_1_reg_1612[6]_i_1_n_36                                                                         |                                                                                                                                                                    |               35 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/ap_CS_fsm_state21                                                                                |                                                                                                                                                                    |               33 |            250 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_state20                                                                 |                                                                                                                                                                    |               68 |            418 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/search_0_i_U/phase2_search_0_i_ram_U/grp_phase2_fu_967_P2Buffer_V_flip_read                      |                                                                                                                                                                    |               78 |            480 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_NS_fsm112_out                                                                                                                 |                                                                                                                                                                    |              119 |            760 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_CS_fsm_reg[1]_0                                             |              466 |           2120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       |                                                                                                                                                                    |              444 |           2334 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


