// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx ZynqMP SC k24 RevA
 *
 * (C) Copyright 2020 - 2021, Xilinx, Inc.
 * (C) Copyright 2023 - 2024, Advanced Micro Devices, Inc.
 *
 * Michal Simek <michal.simek@amd.com>
 */

#include <dt-bindings/net/ti-dp83867.h>
#include "zynqmp-sm-k24-revA.dts"

/delete-node/ &optee;
/delete-node/ &eeprom_cc;

/ {
	model = "ZynqMP SC K24 RevA";
	compatible = "xlnx,zynqmp-sc-k24-revA", "xlnx,zynqmp-sc-k24",
		     "xlnx,zynqmp";

	aliases {
		nvmem1 = &eeprom_cc;
	};
};

&gem1 { /* MDIO MIO50/51 */
	status = "okay";
	phy-mode = "sgmii";
	phy-handle = <&phy0>;

	mdio: mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@1 {
			#phy-cells = <1>;
			compatible = "ethernet-phy-id2000.a231";
			reg = <1>;
			ti,dp83867-rxctrl-strap-quirk;
			reset-gpios = <&gpio 77 GPIO_ACTIVE_LOW>;
			reset-assert-us = <2500>;
			reset-deassert-us = <500>;
		};
	};
};

/* i2c via PL */
/* u192 0x10 SLG7XL46528 */
/* u195 0x69 SIT95211 */

&i2c1 {
	status = "okay";
	bootph-all;
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1_default>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio 24 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 25 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;

	eeprom_cc: eeprom@54 { /* on CC defined by spec */
		bootph-all;
		compatible = "atmel,24c64";
		label = "eeprom_cc";
		reg = <0x54>;
	};

	/* 0x33 - u167 DA9131 */
	/* 0x32 - u166 DA9130 */
	/* 0x30-0x31 - u170 DA9062 */
	/* 0x70 - u168 SLG7XL44091 */
	/* 0x68 - u169 SLG7XL44092 */
	/* 0x10-0x11 - slg7xl46528 */
};

&gpio {
	status = "okay";
	gpio-line-names =
		/*   0 -   4 */ "QSPI_CLK", "QSPI_DQ1", "QSPI_DQ2", "QSPI_DQ3", "QSPI_DQ0",
		/*   5 -   9 */ "QSPI_CS_B", "SPI_CLK", "LED1", "LED2", "SPI_CS_B",
		/*  10 -  14 */ "SPI_MISO", "SPI_MOSI", "FWUEN", "EMMC_DAT0", "EMMC_DAT1",
		/*  15 -  19 */ "EMMC_DAT2", "EMMC_DAT3", "EMMC_DAT4", "EMMC_DAT5", "EMMC_DAT6",
		/*  20 -  24 */ "EMMC_DAT7", "EMMC_CMD", "EMMC_CLK", "EMMC_RST", "I2C1_SCL",
		/*  25 -  29 */ "I2C1_SDA", "SYSCTLR_JTAG_S0", "SYSCTLR_JTAG_S1", "VERSAL_ERROR_OUT_LS", "VERSAL_DONE",
		/*  30 -  34 */ "SYSCTLR_POR_B_LS", "SHUTDOWN", "FPD_PWR_EN", "PL_PWR_EN", "PS_PWR_EN",
		/*  35 -  39 */ "PMU_RST", "UART1_TXD", "UART1_RXD", "SYSCTLR_VERSAL_MODE0", "SYSCTLR_VERSAL_MODE1",
		/*  40 -  44 */ "SYSCTLR_VERSAL_MODE2", "SYSCTLR_VERSAL_MODE3", "SYSCTLR_VERSAL_MODE0_READBACK", "SYSCTLR_VERSAL_MODE1_READBACK", "SYSCTLR_VERSAL_MODE2_READBACK",
		/*  45 -  49 */ "SYSCTLR_VERSAL_MODE3_READBACK", "SYSCTLR_VERSAL_POR_B_READBACK", "FAN_PWM", "UART_MUXSEL0", "UART_MUXSEL1",
		/*  50 -  54 */ "GEM_MDC", "GEM_MDIO", "USB0_CLK", "USB0_DIR", "USB0_DATA2",
		/*  55 -  59 */ "USB0_NXT", "USB0_DATA0", "USB0_DATA1", "USB0_STP", "USB0_DATA3",
		/*  60 -  64 */ "USB0_DATA4", "USB0_DATA5", "USB0_DATA6", "USB0_DATA7", "",
		/*  65 -  69 */ "I2C0_SW_SEL", "I2C0_SCL", "I2C0_SDA", "I2C0_ALERT", "I2C1_ALERT",
		/*  70 -  74 */ "UART0_TXD", "UART0_RXD", "I2C1_SW_INT_B", "I2C0I2C1_SW_INT_BI2C1_SW_INT_B_SW_INT_B", "SYSCTLR_IIC_MUX0_RESET_B",
		/*  75 -  77 */ "SYSCTLR_IIC_MUX1_RESET_B", "USB_RESET_B", "ETH_RESET_B",
		/* MIO end and EMIO start */
		/*  78 -  79 */ "", "",
		/*  80 -  84 */ "", "", "", "", "",
		/*  85 -  89 */ "", "", "", "", "",
		/*  90 -  94 */ "", "", "", "", "",
		/*  95 -  99 */ "", "", "", "", "",
		/* 100 - 104 */ "", "", "", "", "",
		/* 105 - 109 */ "", "", "", "", "",
		/* 110 - 114 */ "", "", "", "", "",
		/* 115 - 119 */ "", "", "", "", "",
		/* 120 - 124 */ "", "", "", "", "",
		/* 125 - 129 */ "", "", "", "", "",
		/* 130 - 134 */ "", "", "", "", "",
		/* 135 - 139 */ "", "", "", "", "",
		/* 140 - 144 */ "", "", "", "", "",
		/* 145 - 149 */ "", "", "", "", "",
		/* 150 - 154 */ "", "", "", "", "",
		/* 155 - 159 */ "", "", "", "", "",
		/* 160 - 164 */ "", "", "", "", "",
		/* 165 - 169 */ "", "", "", "", "",
		/* 170 - 173 */ "", "", "", "";
};

&usb0 { /* mio52 - mio63 */
	status = "okay";
	reset-gpios = <&gpio 76 GPIO_ACTIVE_LOW>;
};

&dwc3_0 {
	status = "okay";
	dr_mode = "host";
	snps,usb3_lpm_capable;
	maximum-speed = "super-speed";
};

&pinctrl0 {
	status = "okay";
	pinctrl_i2c1_default: i2c1-default {
		conf {
			groups = "i2c1_6_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		mux {
			groups = "i2c1_6_grp";
			function = "i2c1";
		};
	};

	pinctrl_i2c1_gpio: i2c1-gpio-grp {
		conf {
			groups = "gpio0_24_grp", "gpio0_25_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		mux {
			groups = "gpio0_24_grp", "gpio0_25_grp";
			function = "gpio0";
		};
	};
};
