#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Dec 15 11:56:00 2017
# Process ID: 11424
# Current directory: E:/project_5/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9128 E:\project_5\project_5\project_5.xpr
# Log file: E:/project_5/project_5/vivado.log
# Journal file: E:/project_5/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project_5/project_5/project_5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ee-student/Desktop/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 782.691 ; gain = 227.961
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AcuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/project_5/project_5/project_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj AcuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_3/project_3.srcs/sources_1/new/7dd_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SevenDD_d
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/Reg_ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_ff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_3/project_3.srcs/sources_1/new/ALU_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_d
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sources_1/new/AcuData.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AcuData
INFO: [VRFC 10-163] Analyzing VHDL file "E:/project_5/project_5/project_5.srcs/sim_1/new/AcuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AcuTB
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project_5/project_5/project_5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 460beb7f3bfc4746b1f342cc8e322d5a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AcuTB_behav xil_defaultlib.AcuTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_ff [reg_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_d [alu_d_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenDD_d [sevendd_d_default]
Compiling architecture behavioral of entity xil_defaultlib.AcuData [acudata_default]
Compiling architecture behavioral of entity xil_defaultlib.acutb
Built simulation snapshot AcuTB_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/project_5/project_5/project_5.sim/sim_1/behav/xsim.dir/AcuTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 15 11:58:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.949 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project_5/project_5/project_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AcuTB_behav -key {Behavioral:sim_1:Functional:AcuTB} -tclbatch {AcuTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source AcuTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AcuTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 785.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 12:00:47 2017...
