Design Assistant report for tile
Mon Feb 09 22:27:22 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Mon Feb 09 22:27:22 2015 ;
; Revision Name                     ; tile                                ;
; Top-level Entity Name             ; tile                                ;
; Family                            ; Stratix V                           ;
; Total Critical Violations         ; 10                                  ;
; - Rule C101                       ; 10                                  ;
; Total High Violations             ; 690                                 ;
; - Rule C105                       ; 11                                  ;
; - Rule R101                       ; 4                                   ;
; - Rule S102                       ; 21                                  ;
; - Rule S104                       ; 442                                 ;
; - Rule D101                       ; 208                                 ;
; - Rule D103                       ; 4                                   ;
; Total Medium Violations           ; 18                                  ;
; - Rule C103                       ; 8                                   ;
; - Rule C104                       ; 2                                   ;
; - Rule C106                       ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; - Rule R105                       ; 5                                   ;
; - Rule D102                       ; 1                                   ;
; Total Information only Violations ; 2526                                ;
; - Rule T101                       ; 2476                                ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.59        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  19.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Option                                                                                                                                                                                                                                                                                                                                                                                                                      ; Setting      ; To                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Design Assistant mode                                                                                                                                                                                                                                                                                                                                                                                                       ; Post-Fitting ;                            ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                                                                                                                                                               ; 25           ;                            ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                                                                                                                                                           ; 30           ;                            ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                                                                                                                                                              ; 30           ;                            ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                                                                                                                                                           ; 50           ;                            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                                                                                                                                                        ; On           ;                            ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                                                                                                                                                               ; On           ;                            ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                                                                                                                                                                 ; On           ;                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                                                                                                                                                          ; On           ;                            ;
; Rule C105: Clock signal should be a global signal (You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals.) ; On           ;                            ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                                                                                                                                                                ; On           ;                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                                                                                                                ; On           ;                            ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                                                                                                                                                       ; On           ;                            ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                                                                                                                                                           ; On           ;                            ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                                                                                                                                                         ; On           ;                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                                                                                                                                                                   ; On           ;                            ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                                                                                                                                                            ; On           ;                            ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                                                                                                                                                    ; On           ;                            ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                                                                                                                                                    ; On           ;                            ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                                                                                                                                                                  ; On           ;                            ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                                                                                                                                                           ; On           ;                            ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                                                                                                                                                                ; On           ;                            ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                                                                                                                                                                  ; On           ;                            ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                                                                                                                                                                ; On           ;                            ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                                                                                                                                                             ; On           ;                            ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                                                                                                                                                                ; On           ;                            ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                                                                                                                                                    ; On           ;                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                       ; On           ;                            ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                                     ; On           ;                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                                       ; On           ;                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                               ; On           ;                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                                                                                                                                                        ; On           ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                     ; On           ;                            ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                                                                                                                                                               ; Off          ;                            ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                                                                                                                                                          ; Off          ;                            ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                                                                                                                                                            ; Off          ;                            ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                                                                                                                                                                ; Off          ;                            ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                                                                                                                                                               ; Off          ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                     ; Off          ; resync_chains[0].sync_r[1] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                     ; Off          ; resync_chains[0].sync_r[0] ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                            ; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg            ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg            ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data_l   ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_l ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data_h   ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_h ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data_l   ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_l ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data_h   ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_h ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data_l   ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_l ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_os_oct_reg                       ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_oct_int                          ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_oct_alignment                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_os_oe_reg                        ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_oe_int                           ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_oe_alignment                         ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_os_l                             ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_alignment_l                          ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|aligned_os_h                             ;
;  Gated clock destination node(s) list                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_alignment_h                          ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                      ; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                              ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                   ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_read~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|short_end                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                   ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|flash[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|altsyncram_sbe1:fifo_ram|q_b[391]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                   ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[38]~DUPLICATE                                                                                                                                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                   ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|altsyncram_8be1:fifo_ram|q_b[187]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                            ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                      ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]                                                                                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[7].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[6].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[4].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[5].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[0].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[3].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[2].read_enable_r                                                                                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[1].read_enable_r~_Duplicate_1                                                                                                                                                                                                              ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][15]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][31]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][7]                                                                                                                                                            ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][23]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][14]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][30]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][6]                                                                                                                                                            ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][22]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][13]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][29]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][5]                                                                                                                                                            ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][21]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][12]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][28]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][4]                                                                                                                                                            ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][20]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][11]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][27]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][3]                                                                                                                                                            ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][19]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][10]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][26]                                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                             ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][2]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][18]                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][9]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][25]                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][1]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][17]                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][8]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][24]                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][0]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][16]                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_non_ldc_pad:ureset_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0] ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_non_ldc_pad:ureset_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1] ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][16]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][17]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][2]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][18]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][3]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][19]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][4]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][20]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][5]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][21]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][6]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][22]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][7]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][23]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][8]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][24]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][9]     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][25]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][10]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][26]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][11]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][27]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][12]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][28]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][13]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][29]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][14]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][30]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][15]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][31]    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][3]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][4]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][2]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][5]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][2]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][3]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][2]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][3]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][2]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][3]         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][64]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][192]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][0]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][128]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][0]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][8]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][65]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][193]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][1]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][129]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][66]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][194]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][2]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][130]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][67]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][195]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][3]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][131]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][68]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][196]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][4]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][132]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][69]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][197]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][5]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][133]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][70]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][198]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][6]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][134]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][71]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][199]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][7]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][135]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][72]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][200]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][8]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][136]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][1]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][9]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][73]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][201]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][9]                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][137]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][74]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][202]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][10]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][138]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][75]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][203]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][11]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][139]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][76]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][204]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][12]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][140]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][77]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][205]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][13]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][141]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][78]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][206]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][14]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][142]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][79]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][207]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][15]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][143]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][80]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][208]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][16]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][144]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][2]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][10]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][81]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][209]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][17]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][145]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][82]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][210]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][18]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][146]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][83]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][211]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][19]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][147]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][84]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][212]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][20]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][148]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][85]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][213]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][21]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][149]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][86]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][214]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][22]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][150]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][87]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][215]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][23]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][151]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][88]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][216]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][24]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][152]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][3]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][11]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][89]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][217]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][25]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][153]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][90]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][218]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][26]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][154]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][91]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][219]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][27]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][155]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][92]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][220]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][28]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][156]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][93]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][221]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][29]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][157]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][94]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][222]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][30]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][158]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][95]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][223]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][31]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][159]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][96]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][224]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][32]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][160]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][4]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][12]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][97]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][225]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][33]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][161]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][98]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][226]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][34]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][162]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][99]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][227]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][35]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][163]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][100]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][228]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][36]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][164]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][101]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][229]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][37]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][165]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][102]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][230]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][38]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][166]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][103]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][231]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][39]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][167]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][104]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][232]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][40]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][168]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][5]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][13]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][105]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][233]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][41]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][169]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][106]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][234]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][42]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][170]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][107]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][235]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][43]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][171]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][108]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][236]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][44]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][172]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][109]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][237]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][45]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][173]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][110]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][238]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][46]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][174]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][111]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][239]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][47]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][175]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][112]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][240]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][48]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][176]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][6]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][14]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][113]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][241]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][49]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][177]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][114]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][242]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][50]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][178]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][115]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][243]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][51]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][179]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][116]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][244]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][52]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][180]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][117]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][245]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][53]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][181]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][118]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][246]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][54]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][182]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][119]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][247]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][55]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][183]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][120]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][248]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][56]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][184]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][7]                                                                                                                                                              ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][15]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][121]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][249]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][57]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][185]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][122]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][250]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][58]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][186]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][123]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][251]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][59]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][187]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][124]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][252]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][60]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][188]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][125]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][253]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][61]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][189]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][126]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][254]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][62]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][190]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][127]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][255]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][63]                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dq_qr_to_hr|dataout_r[0][191]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][0]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][8]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][0]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][8]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][1]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][9]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][1]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][9]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][2]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][10]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][2]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][10]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][3]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][11]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][3]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][11]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][4]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][12]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][4]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][12]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][5]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][13]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][5]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][13]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][6]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][14]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][6]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][14]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][7]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][15]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][7]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][15]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[7].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[7].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[7].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[6].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[6].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[6].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[5].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[5].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[5].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[4].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[4].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[4].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[3].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[3].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[3].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[2].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[2].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[2].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[1].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[1].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[1].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[0].vfifo_out_qr_to_hr|dataout_r[0][0]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[0].vfifo_out_qr_to_hr|dataout_r[0][1]                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_valid_predict[0].vfifo_rank_out_qr_to_hr|dataout_r[0][1]                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][0]       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:qr_to_hr|dataout_r[0][1]       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][7]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][15]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][6]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][14]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][5]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][13]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][4]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][12]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][3]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][11]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][2]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][10]                                                                                                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][1]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][9]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][0]                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                          ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:write_rank_qr_to_hr|dataout_r[0][8]                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "ref_clk"                                                                                                                                                                                                           ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "ref_clk"                                                                                                                                                                                                           ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "ref_clk"                                                                                                                                                                                                           ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|usedw_is_2_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_u37:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|flush_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|rd_preread_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]                                                                                                                                                                                                                                                                                                 ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]                                                                                                                                                                                                                                                                                                 ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|wrstat_dreg[7]                                                                                                                                                                                                                                                                                                                                                 ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8]                                                                                                                                                                                                                                                                                                                                                                    ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2]                                                                                                                                                                                                                                                                                                                                                             ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8]                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0]                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "ref_clk"                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00564                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|enable_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|max_delta                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|$00017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                                                                  ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00562|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00562|g_rise:$00000|$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_count[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_count[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_count[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00558                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|ram_select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|rdempty~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00564                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|wen                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|was_mem_read_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_rd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                            ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|first_burst~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 31                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_ff[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 32                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|rdempty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 33                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 34                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00565|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 35                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00565|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 36                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 37                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_fifo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 38                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_empty[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 39                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_fill                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 40                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|user_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 41                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_ff[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 42                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_ff[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 43                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 44                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_ff[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 45                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00556|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 46                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00556|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 47                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00562|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 48                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00562|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 49                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_is_zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 50                                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|short_end                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 51                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 52                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 53                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 54                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 55                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 56                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 57                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 58                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 59                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 60                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 61                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 62                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 63                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 64                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 65                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 66                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 67                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 68                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 69                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 70                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 71                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 72                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 73                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 74                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 75                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 76                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 77                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 78                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 79                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 80                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 81                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 82                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 83                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 84                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 85                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 86                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|busy_delay_reg                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 87                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|write_rstat_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 88                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_wrdata_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 89                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_control_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 90                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_addr_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 91                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_status_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 92                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_rdid_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 93                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_rd_intstatus_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 94                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|sec_erase_reg                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 95                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|bulk_erase_reg                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 96                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|sprot_rstat_reg                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 97                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|sel_epc_rddata_freg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 98                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[25]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 99                                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 100                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[23]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 101                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[19]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 102                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 103                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[17]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 104                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 105                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 106                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[27]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 107                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 108                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[28]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 109                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 110                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[31]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 111                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[16]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 112                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 113                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[29]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 114                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 115                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 116                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[21]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 117                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[20]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 118                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 119                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 120                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[22]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 121                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[30]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 122                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 123                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 124                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[26]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 125                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 126                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[24]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 127                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[18]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 128                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 129                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_read_puls|g_rise:$00002|$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 130                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_read_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 131                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_read_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 132                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_ready                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 133                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 134                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[14]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 135                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 136                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 137                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 138                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 139                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 140                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 141                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 142                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 143                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 144                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE                                                                                                                                                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 145                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 146                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 147                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 148                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED                                                                                                                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 149                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 150                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 151                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 152                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 153                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 154                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                                                                                                                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 155                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                                                                                                                                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 156                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 157                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 158                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 159                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 160                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 161                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[12]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 162                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_illegal_write_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 163                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[2]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 164                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 165                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 166                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|statreg_out[1]                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 167                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[1]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 168                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[6]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 169                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|statreg_out[6]                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 170                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 171                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[6]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 172                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 173                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[7]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 174                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 175                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|statreg_out[7]                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 176                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[7]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 177                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 178                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 179                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[5]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 180                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|statreg_out[5]                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 181                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 182                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[5]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 183                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[4]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 184                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 185                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 186                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[9]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 187                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 188                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[11]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 189                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 190                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 191                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 192                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 193                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[10]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 194                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[0]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 195                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 196                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 197                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[15]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 198                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 199                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13]                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 200                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 201                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[13]                                                                                                                                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 202                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 203                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|read_add_reg[8]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 204                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 205                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|rdid_out_reg[3]                                                                                                                                                                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 206                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_illegal_erase_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 207                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3]                                                                                                                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Structure 208                                                                                                                                                                                                                                 ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_is_zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|flush_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_rise:$00572|$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                 ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|short_end                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|flush_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_rise:$00572|$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "ref_clk"                                                                                                                                                                                                           ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_i2c_cntr:g_i2c_spd|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|g_i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_i2c_cntr:g_i2c_spd|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|g_i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"       ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|lpm_ff:data_node[0][2]|dffs[4]                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                  ; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout                     ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[4].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[12]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[4]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[1].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[9]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[1]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[5].capture_reg ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[13]             ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|read_data_out[5]              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|input_path_gen[2].capture_reg ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                         ; ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|in_ff                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|g_rise:$00002|$00000                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|out_ck_ff                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|state.S_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll:user_pll_cmp|user_pll_0002:user_pll_inst|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll|altera_stratixv_pll_base:fpll_0|fpll                                                                                                                                                                                                                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|db_id_l[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                      ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|a_graycounter_p07:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[7].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[6].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[4].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[5].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[0].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[3].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[2].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:read_buffering[1].read_enable_from_lfifo_qr_to_hr|dataout[0]~0                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                  ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                               ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench|d_write                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]~DUPLICATE                                                                                                                                                                                                                                            ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_parallel                                                                                                                                                                                                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_parallel_r                                                                                                                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[7]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[6]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[5]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[4]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[3]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[2]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[1]                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                    ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[0]                                                                                                                                                                                                                                                    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                      ; pcie_perst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                      ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|state.S_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                                                                                               ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ggn1:auto_generated|a_graycounter_p07:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                                                   ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_dreq[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|tile_wrif:tile_ifw|sel_reset_singlea_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|tile_wrif:tile_ifw|sel_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|tile_wrif:tile_ifw|sel_gmode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; tile_if:if_tile|tile_wrif:tile_ifw|sel_read_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|rst_start_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|$00007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|rst_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|$00003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|was_mem_read_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|was_second_mem_read_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mem_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count_end[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mem_clk_flash[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                  ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|dev_clrn                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  Reset signal destination node(s) from clock "ref_clk"                                                                                                                                                                                                     ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                     ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                     ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                      ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                  ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                         ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                                            ;
;  Reset signal destination node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                           ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                                             ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "altera_reserved_tck" - (Bus)                                                                                                                                                                                                   ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer                                                                                                                          ;
;  Synchronizer node(s) from clock "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                                               ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0                                                                                                                                                                                                                                                                                                                                                    ; 938     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2958    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 6012    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2907    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[2]                                                                                                                                                                                                                                                                                                                                                                 ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|altpcierd_hip_rs:rs_hip|npor_sync_pld_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pcie_refclk~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 943     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 296     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].csr_write~0                                                                                                                                                                                                                      ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[11]                                                                                                                                                                                                                                                                                                                                      ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; 417     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_valid~0                                                                                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                                        ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[6]                                                                                                                                                                                                                                                                                                                      ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                                        ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                              ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                     ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_new_inst                                                                                                                                                                                                                                                                                                                           ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_alu_sub                                                                                                                                                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_alu_result~1                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|WideOr0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                                                      ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[3]                                                                                                                                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|always1~1                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[3].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[2]                                                                                                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[2].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[1]                                                                                                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[1].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[0]                                                                                                                                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[0].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[5].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[5]                                                                                                                                                                                                                                                                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[6]                                                                                                                                                                                                                                                                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[6].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_rwdata[12]~3                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[7]                                                                                                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_ena[8]                                                                                                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[8].pif_arb|grant[0]                                                                                                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[7].pif_arb|grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[6].csr_avmm_n_sel_r                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|upper_16_sel~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ; 127     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sel_enabled_and_granted[6]~5                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[0]                                                                                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sel_enabled_and_granted[5]~4                                                                                                                                                                                                                                                                                                                                                  ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sel_enabled_and_granted[3]~3                                                                                                                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sel_enabled_and_granted[2]~2                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sel_enabled_and_granted[0]~0                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_soft_reset.altpcie_rs_serdes|sd_state[0]                                                                                                                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_soft_reset.altpcie_rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                                                                ; 190     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_soft_reset.altpcie_rs_serdes|any_rstn_rr                                                                                                                                                                                                                                                                                                              ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_state.S_TX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_sv_pcie_lb_rx:g_sv_pcie_lb_rx_cmp|clrn_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 246     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_sv_pcie_lb_rx:g_sv_pcie_lb_rx_cmp|lrx_state.S_LRX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_rdbyteena[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|dcfifo:txcmd_fifo|dcfifo_vl02:auto_generated|altsyncram_98e1:fifo_ram|q_b[74]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|dcfifo:txcmd_fifo|dcfifo_vl02:auto_generated|altsyncram_98e1:fifo_ram|q_b[73]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 269     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_data_reg[187]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 175     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_pld|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 676     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|dcfifo:rx_data_fifo|dcfifo_qb02:auto_generated|altsyncram_obe1:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rxfifo_rreq~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_state.S_RX_HEADER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 157     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ref_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 1207    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_state.S_RX_SEND_SUSPENDED_RDCMD_FIRST_WORD                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|seq_calib_init_reg[1]~1                                                                                                                                                                                                                                                                     ; 183     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_state.S_RX_DATA~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_data_reg[128]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|hdrrx_qword_aligned                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 250     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|hdrrx_3dw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 246     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|ltxd_i[47]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|wr_sm.WSM_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|Selector207~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 168     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|host_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|data~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_data_reg[120]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|big_wd_timer_data_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|wait_l_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|dma_rd_not_inorder~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 263     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|dma_rx_transfer_stop~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|dma_rd_not_inorder~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rx_data_o[62]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 259     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|q_d_CMD_BUFFER[256]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rx_data_o[62]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 248     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 251     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 251     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|rx_error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|lrxd_d[255]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|tx_sm.TX_RECEIVE_DESCRIPTOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|tx_sm.TX_DESCRIPTOR_REQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|reset_channel_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|rx_sm.RX_RECEIVE_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|done_int_enable_rx~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|send_rd_cmnd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_2bus_arbiter:dpr_arbiter|dbus_in[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|g_descriptor_write:g_descriptor_write_p2l|Selector9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|reset_channel_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|DMALADR_reg[18]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|word_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_2bus_arbiter:packetaser_arbiter|ack[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|regs_sm.REGS_INC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|l2p_need_descriptor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|end_of_chain~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|end_of_transaction_rx~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|regs_sm.REGS_INC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|tx_sm.TX_READ_REGS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|word_count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|channel_start~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wrsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_rise:$00023|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 249     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|DMALADR_reg_rx[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|end_of_transaction_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|end_of_chain~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|f_dreq~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6446    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 7536    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_temp_ctrl:g_temp_ctrl_cmp|g_i2c_cntr:g_i2c_cntr_cmp|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|g_i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|internal_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|internal_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|internal_rd_select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_ready                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 143     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_sv_pcie_lb_rx:g_sv_pcie_lb_rx_cmp|recieved_length[10]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_rdbyteena[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wren~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 235     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dreq_pe:g_dreq_pe_cmp|g_rise:$00000|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wraddress[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wraddress[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|ad_o_w[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wraddress[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|wrrx_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|active_channel_number_rx[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|active_channel_number_rx[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|active_channel[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|active_channel_number_rx[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_2bus_arbiter:dpr_arbiter|dbus_in[45]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32211   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|flash[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6835    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|dcfifo:fifo|dcfifo_9qu1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|g_rst_sync:afi_rst_sync|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                              ; 224     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                  ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 869     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; 245     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1304    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                               ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                         ; 805     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                         ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                 ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~1                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                 ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                   ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0                                                                                                                                                           ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                                                                                     ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~2                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|F_valid~1                                                                                                                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[0]                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1                                                                                                                                                                   ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[48]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[50]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_alu_result~0                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                                                                                                         ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[47]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                                                                         ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[49]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                                                                                          ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[51]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                                                                                                                          ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_dst_regnum[1]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                                                                                                  ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                               ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_dst_regnum[0]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_dst_regnum[4]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_dst_regnum[3]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_dst_regnum[2]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 759     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                    ; 551     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[4]                                                                                                                                                                                                                                                                          ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[1]                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_tm32:auto_generated|rdaddr_reg[2]                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[40]                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_tm32:auto_generated|rdaddr_reg[3]                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[41]                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[39]                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                                                                                                                          ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005|src0_valid                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~0                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src0_valid~0                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[38]                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_tm32:auto_generated|rdaddr_reg[0]                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_tm32:auto_generated|rdaddr_reg[1]                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                      ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                    ; 1834    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[2]                                                                                                                                                                                                                                                                                         ; 148     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr.STATE_PHY_DONE                                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_rfile_wr                                                                                                                                                                                                                                                                                                        ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_issue_wr                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[1]                                                                                                                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[0]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[1]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                          ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|Equal0~0                                                                                                                                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[5]                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[4]                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]~DUPLICATE                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_j202:auto_generated|rdaddr_reg[0]                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]                                                                                                                                                                                                                                     ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_j202:auto_generated|rdaddr_reg[1]                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2]                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                        ; 392     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                     ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[2]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[3]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[0]~DUPLICATE                                                                                                                                                                                                                           ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[4]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_7b42:auto_generated|rdaddr_reg[5]                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_hr_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 812     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_rdata_en_full[0]~0                                                                                                                                                                                                                                                                                                                                                   ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|i_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 578     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|select[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 563     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|lpm_counter:int_add_count|cntr_hmj:auto_generated|_~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|select[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                         ; 760     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 157     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[1][511]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 514     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|tile_wrif:tile_ifw|go                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:3:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[3]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:3:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:1:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|Selector1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:2:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|fifo_buffer:\COMM_FIFOs:4:RD_BUFFER_i|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_SEND_BUFFER|scfifo:scfifo_component|scfifo_qni1:auto_generated|a_dpfifo_dfi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:2:U_ARBITER_i|gnt_o[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:4:U_ARBITER_i|gnt_o[3]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:1:U_ARBITER_i|gnt_o[3]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[3]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|commBEO:U_COMM_BEO|arbiter:\U_ARBITER_ROUTER_i:0:U_ARBITER_i|gnt_o[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|fifo_buffer:U_RECV_BUFFER|scfifo:scfifo_component|scfifo_kni1:auto_generated|a_dpfifo_7fi1:dpfifo|cntr_i3b:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|recv_done~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|wr_bk_sel~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_REGISTERi|output[33]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[3]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[4]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[5]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[6]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[7]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[8]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[9]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[10]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[11]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[12]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[13]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[14]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[15]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[16]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[17]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[18]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[19]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[20]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[21]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[22]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[23]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[24]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[25]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[26]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[27]~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[28]~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[29]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[30]~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[31]~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[32]~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[33]~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|valid_in[34]~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|REG:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_VALID_REGISTERi|output[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|mgmtObj:U_MANAGEMENT_BUFFER|fifo_buffer:U_TOKEN_BUFFER|scfifo:scfifo_component|scfifo_hpi1:auto_generated|a_dpfifo_4hi1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                                                ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|ac_ROM_wren                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[4]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[5]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[2]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[3]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[0]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[3]~DUPLICATE                                                                                                                                                                                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[2]                                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_8462:auto_generated|rdaddr_reg[1]                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode122w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode112w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode102w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode81w[3]~0  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode21w[3]~0  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode162w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode41w[3]~0  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode91w[3]~0  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode61w[3]~0  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode142w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode132w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode152w[3]~0 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_select[1]                                                                                                                                                                                                                                        ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_select[0]                                                                                                                                                                                                                                        ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_select[2]                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode51w[2]          ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_valid_selector:read_buffering[0].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select|decode_b6f:auto_generated|w_anode31w[2]~0  ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode                                                                                                                                                                                                                                          ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                                                                     ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|Equal0~1                                                                                                                                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|write_en_sr0                                                                                                                                                                                                                                                                                                        ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_active_rank[1]                                                                                                                                                                                                                                                                                                  ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~1                                                                                                                                                                                                                                                                                                              ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~0                                                                                                                                                                                                                                                                                                              ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~2                                                                                                                                                                                                                                                                                                              ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]~0                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done                                                                                                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[1]~1                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[2]~2                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[3]~3                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[4]~4                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[5]~5                                                                                                                                                                                                                                                                                                      ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux56~0                                                                                                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux58~0                                                                                                                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux59~0                                                                                                                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux57~0                                                                                                                                                                                                                                                                                                             ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]                                                                                                                                                                  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|write_en_sr1                                                                                                                                                                                                                                                                                                        ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1]                                                                                                                                                                  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3]                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                  ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                            ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005|src1_valid                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src1_valid                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 445     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 285     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|timer_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|datapath:U_DATAPATH|LessThan0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dreq_pe:g_dreq_pe_cmp|g_rise:$00002|$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|always7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wraddress[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wraddress[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|channel_abort~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|Equal73~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|dma_interp_count_rx_loaded                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_rdbyteena[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 228     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|_~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 220     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|ad_i_r_node[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 254     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|tx_command[79]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|WideOr5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|WideOr5~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|sel_pcie_status                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|sel_user_pll_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|sel_spi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_i2c_cntr:g_i2c_spd|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|g_i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|state.S_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|state.S_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|spi_top:spi_cmp|spi_shift:shift|rx_bit_pos[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|spi_top:spi_cmp|spi_shift:shift|rx_clk~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|spi_top:spi_cmp|spi_shift:shift|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|spi_top:spi_cmp|spi_shift:shift|rx_bit_pos[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|spi_top:spi_cmp|spi_shift:shift|data~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|sel_epc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|g_rst_sync:g_rst_sync_epc|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                   ; 442     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|stage3_reg                                                                                                                                                                                                                                                                                                        ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|wire_read_add_reg_ena[0]~0                                                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|wire_addr_reg_ena[0]~1                                                                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|busy_det_reg                                                                                                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_sm.EPCSM_RDY                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|comb~7                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|add_rollover_reg                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|comb~6                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|select_eth_test~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|internal_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|internal_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|local_data_rdreq~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|tx_command[255]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_st_data_reg[254]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|compl_addr_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|suspended_read_requested                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_st_data_reg[254]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_st_data_reg[114]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|g_descriptor_write:g_descriptor_write_l2p|Selector9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|demand_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                                                                                                                                                                                                                  ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|int_npor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                                                                                                                                                              ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                                                                                                                                                                                                                                                                              ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                                                                                                        ; 522     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~13                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                                                                                                                                                                   ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~12                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7                                                                                                                                                                                                                                                                                                                               ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2                                                                                                                                                                                                                                                                                                                          ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3                                                                                                                                                                                                                                                                                                                               ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8                                                                                                                                                                                                                                                                                                                               ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4                                                                                                                                                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0                                                                                                                                                                                                                                                                                                                            ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                                                                                                                                                                                                                                                                         ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11                                                                                                                                                                                                                                                                                                                              ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6                                                                                                                                                                                                                                                                                                                               ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10                                                                                                                                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12                                                                                                                                                                                                                                                                                                                              ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14                                                                                                                                                                                                                                                                                                                              ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16                                                                                                                                                                                                                                                                                                                              ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13                                                                                                                                                                                                                                                                                                                              ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4                                                                                                                                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23                                                                                                                                                                                                                                                                                                                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24                                                                                                                                                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                                                                                                                                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~49                                                                                                                                                                                                                                                                                                                              ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5                                                                                                                                                                                                                                                                                                                               ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                                                                                                                                        ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5                                                                                                                                                                                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2                                                                                                                                                                                                                                                                                                                               ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0                                                                                                                                                                                                                                                                                                                  ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21                                                                                                                                                                                                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~55                                                                                                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17                                                                                                                                                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18                                                                                                                                                                                                                                                                                                                              ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15                                                                                                                                                                                                                                                                                                                              ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0                                                                                                                                                                                                                                                                                                                               ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                                                                                                                                                                                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_st_data_reg[165]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 900     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_dm[63]~1                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_dm[47]~0                                                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][63]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][511]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][383]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                    ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][319]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][255]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][191]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][127]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[0][447]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|active_rank[1]                                                                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_wdata_valid[31]~0                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_dqs_burst[7]~3                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_dqs_burst[23]~1                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_dqs_burst[15]~2                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[0]                                                                                                                                                                                                                                                                                                ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]                                                                                                                                                                                                                                                                                                     ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[3]                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~0                                                                                                                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                           ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_data[0]                                                                                                                                                                                                                                                                                                         ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][66]~2                                                                                                                                                                                                                                                                                         ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][66]~1                                                                                                                                                                                                                                                                                         ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                           ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[48]~0                                                                                                                                                                                                                                                                                              ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_hr_clk|reset_reg[14]                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|afi_mux_ddr3_ddrx_use_shadow_regs:m0|phy_mux_wrank[63]~0                                                                                                                                                                                                                                                                                                                                                          ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[19]~0                                                                                                                                                                                                                                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                        ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32211   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 7536    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6835    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6446    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 6012    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2958    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2907    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                    ; 1834    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1304    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ref_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 1207    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pcie_refclk~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 943     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0                                                                                                                                                                                                                                                                                                                                                    ; 938     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 900     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 869     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_hr_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 812     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                         ; 805     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                         ; 760     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 759     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_pld|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 676     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|i_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 578     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|select[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 563     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                    ; 551     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                                                                                                        ; 522     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[1][511]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 514     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 445     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|g_rst_sync:g_rst_sync_epc|reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                   ; 442     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; 417     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                        ; 392     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; 296     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 285     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|dcfifo:txcmd_fifo|dcfifo_vl02:auto_generated|altsyncram_98e1:fifo_ram|q_b[73]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 269     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 263     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rx_data_o[62]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 259     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 258     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|internal_rd_select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 258     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|q_d_CMD_BUFFER[256]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|lrxd_d[255]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|ad_i_r_node[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 254     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 251     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_buffer[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 251     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|hdrrx_qword_aligned                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 250     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_rise:$00023|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 249     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rx_data_o[62]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 248     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|hdrrx_3dw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 246     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_sv_pcie_lb_rx:g_sv_pcie_lb_rx_cmp|clrn_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 246     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; 245     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_wren~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 235     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_rdbyteena[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 228     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                              ; 224     ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon Feb 09 22:25:51 2015
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off tile -c tile
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_14s1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_4b02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_9qu1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_ap02
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_ggn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_l0s1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_nd9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_md9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_lpu1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_qb02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_vl02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/run_me_first.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 10.000 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}
    Info (332110): create_clock -period 10.000 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}
    Info (332110): create_clock -period 10.000 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 25 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc} -divide_by 5 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc} -divide_by 5 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc} -divide_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc} -divide_by 20 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc} -divide_by 40 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6dn} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6dn[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsexnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpxnup} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[0]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[1]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkxnup[2]} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|refiqclk10} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|refiqclk10} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|refiqclk10} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 8.000 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk33pcs} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|vco1ph[0]} -divide_by 4 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|refclkin} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|refclkin} -divide_by 10 -multiply_by 64 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 4 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 2 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 8 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 32 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|vco1ph[0]} -phase 269.86 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|vco1ph[0]} -phase 180.00 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 2 -phase 67.39 -duty_cycle 50.00 -name {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk} {g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at g_glob_def_proceV.sdc(37): *|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|clk2 could not be matched with a register
Warning (332049): Ignored create_clock at g_glob_def_proceV.sdc(37): Argument <targets> is an empty collection
    Info (332050): create_clock -period 10.000 -name clk2 [get_registers $clk2]
Warning (332174): Ignored filter at g_glob_def_proceV.sdc(67): *|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[1].output_counter|divclk could not be matched with a clock
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(67): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks $lb_clock] -to [get_clocks $clk]
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks $clk0] -to [get_clocks $clk]
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(77): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks $clk] -to [get_clocks $lb_clock]
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(78): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks $clk] -to [get_clocks $clk0]
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(79): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks $clk] -to [get_clocks {ref_clk}]
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks {ref_clk}] -to [get_clocks $clk]
Warning (332174): Ignored filter at g_glob_def_proceV.sdc(102): *|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|altpcie_reconfig_driver:pcie_reconfig_driver_0|g_reconfig_ip.adce_on_r[0] could not be matched with a register
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(102): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|altpcie_reconfig_driver:pcie_reconfig_driver_0|g_reconfig_ip.adce_on_r[0]}]
Warning (332174): Ignored filter at g_glob_def_proceV.sdc(273): *altpcie_rs_serdes|fifo_err_sync_r[0] could not be matched with a register
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(273): Argument <to> is an empty collection
    Info (332050): set_false_path -to   [get_registers *altpcie_rs_serdes|fifo_err_sync_r[0]]
Warning (332174): Ignored filter at g_glob_def_proceV.sdc(277): *hip_ctrl* could not be matched with a pin
Warning (332049): Ignored set_false_path at g_glob_def_proceV.sdc(277): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_pins -compatibility_mode *hip_ctrl*]
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_pipen1b.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_rs_serdes.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc'
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): *hip_reconfig_clk* could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): Argument <targets> is not an object ID
    Info (332050): create_clock -period "250 MHz" -name {hip_reconfig_clk} {*hip_reconfig_clk*}
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at alt_xcvr_reconfig.sdc(25): $reconfig_xcvr_clk could not be matched with a port
Warning (332049): Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Incorrect assignment for clock.  Source node: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[0].pif_arb|grant[0] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_generated_clock -name sv_reconfig_pma_testbus_clk -source [get_ports {$reconfig_xcvr_clk}] -divide_by 1  [get_registers *sv_xcvr_reconfig_basic:s5|*alt_xcvr_arbiter:pif*|*grant*]
Warning (332049): Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Argument -source is an empty collection
Warning (332174): Ignored filter at alt_xcvr_reconfig.sdc(70): sv_reconfig_pma_testbus_clk could not be matched with a clock
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc'
Warning (332049): Ignored set_false_path at altpcied_sv.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_pins -compatibility_mode *hip_ctrl*]
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc'
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): *altpcie_hip_256_pipen1b|g_npor_int.dly_cnt[9] could not be matched with a register
Warning (332049): Ignored set_false_path at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers *altpcie_hip_256_pipen1b|g_npor_int.dly_cnt[9]  ]
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc'
Warning (332174): Ignored filter at g_mp_def_sv.sdc(42): *|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[1].output_counter|divclk could not be matched with a clock
Warning (332049): Ignored set_false_path at g_mp_def_sv.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks $mem_clk] -to [get_clocks $clk]
Warning (332049): Ignored set_false_path at g_mp_def_sv.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks $clk] -to [get_clocks $mem_clk]
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0
Info: Finding port-to-pin mapping for CORE: uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0 INSTANCE: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'g_psdb_default.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|rankclkout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~MULTIRANK_FF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_Duplicate|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~_DuplicateMULTIRANK_FF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~PHASE_TRANSFER_DFF
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqs_enable_ctrl~IN0_DFF
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_2  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_2  from: datain  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_ena|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_ena~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFLO_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_rank~_Duplicate|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|hr_to_fr_rank~DFFHI0_Duplicate
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].the_ddio_data  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].the_ddio_data  from: muxsel  to: dataout
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|sdr_to_ddr_os  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[10].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[10].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[10].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[10].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[11].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[11].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[11].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[11].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[12].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[12].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[12].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[12].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[13].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[13].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[13].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[13].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[14].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[14].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[14].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[14].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[15].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[15].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[15].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[15].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[2].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[2].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[2].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[2].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[3].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[3].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[3].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[3].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[4].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[4].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[4].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[4].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[5].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[5].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[5].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[5].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[6].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[6].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[6].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[6].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[7].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[7].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[7].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[7].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[8].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[8].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[8].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[8].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[9].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[9].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|hr_to_fr|ddio_group[0].sig[9].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[9].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[2].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[2].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|hr_to_fr|ddio_group[0].sig[2].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[2].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucas_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucas_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucke_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucke_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucke_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucke_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucs_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucs_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucs_n_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucs_n_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uodt_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uodt_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uodt_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uodt_pad|hr_to_fr|ddio_group[0].sig[1].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[1].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uras_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uras_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): Cell: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|fr_ddio_out|ddio_group[0].sig[0].ddio_o  from: muxsel  to: dataout
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uwe_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFLO
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uwe_n_pad|hr_to_fr|ddio_group[0].sig[0].ddio_o|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr|ddio_group[0].sig[0].ddio_o~DFFHI0
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[0].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[1].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[1].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[2].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[2].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[3].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[3].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[4].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[4].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[5].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[5].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[6].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[6].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[0].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[0].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[0].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[0].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[1].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[1].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[1].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[1].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[2].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[2].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[2].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[2].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[3].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[3].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[3].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[3].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[4].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[4].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[4].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[4].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[5].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[5].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[5].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[5].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[6].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[6].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[6].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[6].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[7].fifo|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[7].fifo~READ_LOAD_DFF_4
    Info (332098): From: IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|p0|umemphy|uread_datapath|read_buffering[7].uread_read_fifo_hard|read_fifos[7].fifo|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering[7].uread_read_fifo_hard|read_fifos[7].fifo~WRITE_LOAD_DFF_3
    Info (332098): From: g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|refclkin  to: g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLLFBCLKID
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|refclkin  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|refclkin  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll:user_pll_cmp|user_pll_0002:user_pll_inst|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll|altera_stratixv_pll_base:fpll_0|fpll~FBCLKID
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): Cell: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys  from: txpmalocalclk  to: clkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|avmmclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|avmmclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|avmmclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv  to: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout
    Info (332098): From: if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|pldclk  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG101
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from dqs_b[0]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[0]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[1]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[1]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[2]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[2]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[3]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[3]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[4]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[4]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[5]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[5]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[6]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[6]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from dqs_b[7]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from dqs_b[7]_IN (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Fall) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Fall) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Rise) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Fall) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk (Fall) to g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ck_b[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ck_b[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ck_b[1] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ck_b[1] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[0]_IN (Rise) to dqs_b[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[0]_IN (Rise) to dqs_b[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[0]_IN (Fall) to dqs_b[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[1]_IN (Rise) to dqs_b[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[1]_IN (Rise) to dqs_b[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[1]_IN (Fall) to dqs_b[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[2]_IN (Rise) to dqs_b[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[2]_IN (Rise) to dqs_b[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[2]_IN (Fall) to dqs_b[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[3]_IN (Rise) to dqs_b[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[3]_IN (Rise) to dqs_b[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[3]_IN (Fall) to dqs_b[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[4]_IN (Rise) to dqs_b[4]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[4]_IN (Rise) to dqs_b[4]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[4]_IN (Fall) to dqs_b[4]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[5]_IN (Rise) to dqs_b[5]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[5]_IN (Rise) to dqs_b[5]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[5]_IN (Fall) to dqs_b[5]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[6]_IN (Rise) to dqs_b[6]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[6]_IN (Rise) to dqs_b[6]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[6]_IN (Fall) to dqs_b[6]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[7]_IN (Rise) to dqs_b[7]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[7]_IN (Rise) to dqs_b[7]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from dqs_b[7]_IN (Fall) to dqs_b[7]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[0]_OUT (Fall) to dqs_b[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[1]_OUT (Fall) to dqs_b[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[2]_OUT (Fall) to dqs_b[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[3]_OUT (Fall) to dqs_b[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[4]_OUT (Fall) to dqs_b[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[5]_OUT (Fall) to dqs_b[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[6]_OUT (Fall) to dqs_b[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqs_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from dqs_b[7]_OUT (Fall) to dqs_b[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Rise) to dqsn_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk (Fall) to dqsn_b[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 10 node(s) related to this rule.
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[1]"
    Critical Warning (308012): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[0]"
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 11 node(s) related to this rule.
    Info (308076): You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals.
    Critical Warning (308012): Node  "altera_internal_jtag~TCKUTAP"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Critical Warning (308012): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[1]"
    Critical Warning (308012): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[0]"
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_read~2"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|flash[0]~2"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|_~35"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 21 node(s) related to this rule.
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[1]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[6]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra_dcfifo:fifo1|dcfifo:fifo|dcfifo_lpu1:auto_generated|wrptr_g[4]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[0]"
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 442 node(s) related to this rule.
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[7].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[6].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[4].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[5].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[0].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[3].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[2].read_enable_r"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath|read_buffering[1].read_enable_r~_Duplicate_1"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][15]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][31]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][7]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][23]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][14]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][30]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][6]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][22]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][13]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][29]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][5]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][21]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][12]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][28]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][4]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][20]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][11]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][27]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][3]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][19]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][10]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr|dataout_r[0][26]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 208 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|out_ck_ff"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_ready_puls|in_ff"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|out_ck_ff"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_pulser:user_pll_write_puls|in_ff"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|flush_ff"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[8]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_wr"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|enable_write"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|max_delta"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[2]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|ram_select"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|g_ra_dcfifo:fifo|rdempty~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|$00608"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|out_ck_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00549|in_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|start_count[0][1]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|wen"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|was_mem_read_cmd"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[3]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[1]~DUPLICATE"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[4]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|sdram_ss[0]"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|out_ck_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00551|in_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|out_ck_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_pulser:$00567|in_ff"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|start_rd"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|first_burst~DUPLICATE"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|delta_is_zero"
    Critical Warning (308012): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_mega_fifo:SingleA|short_end"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|shift_reg[0]"
    Critical Warning (308012): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|wr_data_reg[19]"
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 8 node(s) related to this rule.
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst|dqsbusout"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule.
    Warning (308010): Node  "ref_clk"
    Warning (308010): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "pcie_perst"
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 5 node(s) related to this rule.
    Warning (308010): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out"
    Warning (308010): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out"
    Warning (308010): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|dev_clrn"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n"
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer (Bus)"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2476 node(s) with highest fan-out.
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0"
    Info (308011): Node  "~GND"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|outclk_wire[1]~CLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out~CLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[2]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|altpcierd_hip_rs:rs_hip|npor_sync_pld_clk"
    Info (308011): Node  "pcie_refclk~input~FITTER_INSERTEDCLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].csr_write~0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[11]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[3]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[0]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_valid~0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_logic_op[0]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_rf_wren"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[6]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_logic_op[1]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[3]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[2]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[4]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator|read_latency_shift_reg[0]~DUPLICATE"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_ld"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_shift_rot"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_src2_use_imm"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[1]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[0]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_dst_regnum[4]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|clk0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out"
    Info (308011): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|afi_clk~CLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_cmp|reset_synchronizer_int_chain_out~CLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|altera_pll:internal_pll|outclk_wire[1]~CLKENA0"
    Info (308011): Node  "~GND"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_local|reset_synchronizer_int_chain_out~CLKENA0"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk|reset_reg[17]"
    Info (308011): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_avl_clk~CLKENA0"
    Info (308011): Node  "ref_clk~inputCLKENA0"
    Info (308011): Node  "pcie_refclk~input~FITTER_INSERTEDCLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0"
    Info (308011): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|out_phyclk[2]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_hr_clk~CLKENA0"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel"
    Info (308011): Node  "g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_config_clk~CLKENA0"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_rst_sync:g_rst_sync_pld|reset_synchronizer_int_chain_out"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_ra2_dcfifo:fifo0|i_rdreq"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|select[0]"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk|reset_reg[14]"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|mux_i[1][511]~12"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|g_rst_sync:g_rst_sync_epc|reset_synchronizer_int_chain_out"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst"
    Info (308011): Node  "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n"
    Info (308011): Node  "tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 2526 information messages and 718 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 2761 megabytes
    Info: Processing ended: Mon Feb 09 22:27:24 2015
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:36


