# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE\ 385/LAB5/lab5final {C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final" C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/ripple_adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# -- Compiling module adder4
# 
# Top level modules:
# 	ADD_SUB9
# End time: 20:23:48 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE\ 385/LAB5/lab5final {C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final" C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:23:48 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE\ 385/LAB5/lab5final {C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final" C:/Users/Howar/Desktop/ECE 385/LAB5/lab5final/Register_unit.sv 
# -- Compiling module reg_8
# -- Compiling module Dreg
# 
# Top level modules:
# 	reg_8
# 	Dreg
# End time: 20:23:48 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
