<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: BaseSimpleCPU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>BaseSimpleCPU Class Reference</h1><!-- doxytag: class="BaseSimpleCPU" --><!-- doxytag: inherits="BaseCPU,ExecContext" -->
<p><code>#include &lt;<a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for BaseSimpleCPU:</div>
<div class="dynsection">
 <div class="center">
  <img src="classBaseSimpleCPU.gif" usemap="#BaseSimpleCPU_map" alt=""/>
  <map id="BaseSimpleCPU_map" name="BaseSimpleCPU_map">
<area href="classBaseCPU.html" alt="BaseCPU" shape="rect" coords="0,0,112,24"/>
<area href="classExecContext.html" alt="ExecContext" shape="rect" coords="122,0,234,24"/>
<area href="classAtomicSimpleCPU.html" alt="AtomicSimpleCPU" shape="rect" coords="0,112,112,136"/>
<area href="classTimingSimpleCPU.html" alt="TimingSimpleCPU" shape="rect" coords="122,112,234,136"/>
</map>
 </div>
</div>

<p><a href="classBaseSimpleCPU-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3ff77fcb015bb29f2f067cb4ca3bb710">wakeup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad0954d5aff40135d17f99fb797023745">zero_fill_64</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6cbe27af7326aeeb9053eb9c1dcfc680">BaseSimpleCPU</a> (BaseSimpleCPUParams *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9e4da8c845182af0f6824571a038fb77">~BaseSimpleCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae14bdcb5f42150a99d0513e0e10e91e6">dbg_vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9ec5f0ef84496e3679b1926f1c450e72">setupFetchRequest</a> (<a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afc76c2294665f501521339e45c92237a">advancePC</a> (const <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad6d1ed581e51d87edbc7472ab88addd4">haltContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6ba9f5c41f7a03512c3942809726f743">regStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac93eb0132511fec316787a5dbb728b7c">resetStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2e24c87d88b073c4790bacf887870840">startup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">totalInsts</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">totalOps</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af94b6f4b9deb113559bc6f1ecccf41ff">serializeThread</a> (std::ostream &amp;os, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8fa895b89375a622051bd220c743e0e5">unserializeThread</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aa8293839bfb89c97a349a9f0520dbe33">setEA</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> EA)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Record the effective address of the instruction.  <a href="#aa8293839bfb89c97a349a9f0520dbe33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a89b954a9a8a432dfc6210696c6818734">getEA</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the effective address of the instruction.  <a href="#a89b954a9a8a432dfc6210696c6818734"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a369276664845d8a3ea449829de83fac3">readIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads an integer register.  <a href="#a369276664845d8a3ea449829de83fac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2bb5a9851be5078abb88cde37f798f20">readFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a floating point register of single register width.  <a href="#a2bb5a9851be5078abb88cde37f798f20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2219ef52a5d329b042ea7c0ac53be6ab">readFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a floating point register in its binary format, instead of by value.  <a href="#a2219ef52a5d329b042ea7c0ac53be6ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a022ff0953ffead683818d59ccecd868b">readCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a26b4a9c3f0c1a13ab910bc5a29d8f93c">setIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets an integer register to a value.  <a href="#a26b4a9c3f0c1a13ab910bc5a29d8f93c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afce13ebbc8e40a376a5a7926a21ef30b">setFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a floating point register of single width to a value.  <a href="#afce13ebbc8e40a376a5a7926a21ef30b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ab0e0eabc3392f945bb73462e043e6a40">setFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the bits of a floating point register of single width to a binary value.  <a href="#ab0e0eabc3392f945bb73462e043e6a40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae47d6f79acabf7910a1a5e995a29b958">setCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8578a4d2e59834ec78459685f08a11ca">readPredicate</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae2caf7fd5843a4efeae886f19f34368d">setPredicate</a> (bool val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a59a0a34abf16541b8b0276476c810099">pcState</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a77da5344fb65a866412e59522050d38c">pcState</a> (const TheISA::PCState &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a958055154e09fbc02ccb8190c3b885c5">instAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">nextInstAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">microPC</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a909aa609cbe8790d7637c35dbf9ad251">readMiscRegNoEffect</a> (int misc_reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1b6b03cc38068c8a6754d6576c0a3a65">readMiscReg</a> (int misc_reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a miscellaneous register, handling any architectural side effects due to reading that register.  <a href="#a1b6b03cc38068c8a6754d6576c0a3a65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aa1a5528bc2b757c42060f86b9a4e6ca3">setMiscReg</a> (int misc_reg, const <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a miscellaneous register, handling any architectural side effects due to writing that register.  <a href="#aa1a5528bc2b757c42060f86b9a4e6ca3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a87fc3c3887beb2075ce82e86e4f8cae4">readMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a99b0290ef6449a289944a1e3c95649af">setMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5471e77178135f9327d6319e2a1e6273">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Invalidate a page in the DTLB <em>and</em> ITLB.  <a href="#a5471e77178135f9327d6319e2a1e6273"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a66e58d196260a49f9abf5d7257c9b4f7">demapInstPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a37a86d0fa2fa72cd5e9d90be668d9331">demapDataPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a60c7fcaeff18053932dfaefee8dd94dd">readStCondFailures</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the number of consecutive store conditional failures.  <a href="#a60c7fcaeff18053932dfaefee8dd94dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8de474130f40fb62c01e8fbde525928f">setStCondFailures</a> (unsigned int sc_failures)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the number of consecutive store conditional failures.  <a href="#a8de474130f40fb62c01e8fbde525928f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9428dd9bede3b0eb6a438878c6adf86d">readRegOtherThread</a> (int regIdx, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a74c7ab70e7f52f1eb09629d46e424e94">setRegOtherThread</a> (int regIdx, <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3a8e3261f4ea3a1fd3841a237f7c03f5">hwrei</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Somewhat Alpha-specific function that handles returning from an error or interrupt.  <a href="#a3a8e3261f4ea3a1fd3841a237f7c03f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad93974bea5bdf0fc50f3f195c240d45f">simPalCheck</a> (int palFunc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> for special simulator handling of specific <a class="el" href="structPAL.html">PAL</a> calls.  <a href="#ad93974bea5bdf0fc50f3f195c240d45f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3cf57684ad3c85b19784db8950c0ba1c">syscall</a> (int64_t callnum)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Executes a syscall specified by the callnum.  <a href="#a3cf57684ad3c85b19784db8950c0ba1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">tcBase</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns a pointer to the <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a>.  <a href="#a0ce3a38aea510a5763eee01734c41649"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a91aeed1286948ff8cf809400404a4bbb">armMonitor</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af0600e1035bb6f622d68064f3bad925b">mwait</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac9424f5496cc3ac0f5e84effaef17d09">mwaitAtomic</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">AddressMonitor *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a91b611557b0be1d25d2ad4eb889c4da0">getAddrMonitor</a> ()</td></tr>
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleThread.html">SimpleThread</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d">thread</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> object, provides all the architectural state.  <a href="#a3b1d88fd3d64c7475fed2adb94515f7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">tc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> object, provides an interface for external objects to modify this thread's state.  <a href="#a1d94ea1eaa23dd214f48d3833601941d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html">CheckerCPU</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">checker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">interval_stats</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::MachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">fetchOffset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">startNumInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">numInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">startNumOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">numOps</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">numIntAluAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">numFpAluAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">numCallsReturns</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">numCondCtrlInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">numIntInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">numFpInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">numCCRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">numCCRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">numMemRefs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">numLoadInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">numStoreInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">numIdleCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">numBusyCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">numLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">startNumLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">idleFraction</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">icacheStallCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">lastIcacheStall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">dcacheStallCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">lastDcacheStall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a97e7e1ecbd50e792456962896af130a9">statExecutedInstType</a></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afc7411176220fa63a9860d571fcb4f1e">numBranches</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aa9588c5f983ac5676583c2eb5248be97">numPredictedBranches</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of branches predicted as taken.  <a href="#aa9588c5f983ac5676583c2eb5248be97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a833ed3e18c21d219934dfff0aedfb890">numBranchMispred</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misprediced branches.  <a href="#a833ed3e18c21d219934dfff0aedfb890"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">Running</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">Faulting</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">ITBWaitResponse</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">IcacheRetry</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">IcacheWaitResponse</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6">IcacheWaitSwitch</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">DTBWaitResponse</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">DcacheRetry</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">DcacheWaitResponse</a>, 
<a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e">DcacheWaitSwitch</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatRegBits&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::CCReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBPredUnit.html">BPredUnit</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5b535e43e7f2c9459c5d600e91e81ca1">branchPred</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a></td></tr>
<tr><td colspan="2"><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7451f0d385575d3e42a8c5483064b98d">pred_pc</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00083">83</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a7ed25bd0fdebbf88284381ec589e8988"></a><!-- doxytag: member="BaseSimpleCPU::CCReg" ref="a7ed25bd0fdebbf88284381ec589e8988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::CCReg <a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">BaseSimpleCPU::CCReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classExecContext.html#aa3e1d0e154143682a95fc8218336d564">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">89</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acfacb4ae6b43c26bb737641936aeffb0"></a><!-- doxytag: member="BaseSimpleCPU::FloatReg" ref="acfacb4ae6b43c26bb737641936aeffb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatReg <a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">BaseSimpleCPU::FloatReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classExecContext.html#af9ca807454663f3f896dccb7cd6fa097">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00087">87</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac49ab3d8c89f16f646cd0e906455cfa3"></a><!-- doxytag: member="BaseSimpleCPU::FloatRegBits" ref="ac49ab3d8c89f16f646cd0e906455cfa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatRegBits <a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">BaseSimpleCPU::FloatRegBits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classExecContext.html#a490ddcabb51a2717dadcda8b1c51b2e1">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00088">88</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa75350fd48bf9f3690d00e06f5c0cfc8"></a><!-- doxytag: member="BaseSimpleCPU::MiscReg" ref="aa75350fd48bf9f3690d00e06f5c0cfc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MiscReg <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">BaseSimpleCPU::MiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classExecContext.html#a8ccbab9beb731bb1d19c31a8d4ca5a3d">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00086">86</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a11b0e96158af07c6e2edfe028774238c"></a><!-- doxytag: member="BaseSimpleCPU::Status" ref="a11b0e96158af07c6e2edfe028774238c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">BaseSimpleCPU::Status</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323"></a><!-- doxytag: member="Idle" ref="a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323" args="" -->Idle</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9"></a><!-- doxytag: member="Running" ref="a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9" args="" -->Running</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783"></a><!-- doxytag: member="Faulting" ref="a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783" args="" -->Faulting</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1"></a><!-- doxytag: member="ITBWaitResponse" ref="a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1" args="" -->ITBWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79"></a><!-- doxytag: member="IcacheRetry" ref="a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79" args="" -->IcacheRetry</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a"></a><!-- doxytag: member="IcacheWaitResponse" ref="a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a" args="" -->IcacheWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6"></a><!-- doxytag: member="IcacheWaitSwitch" ref="a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6" args="" -->IcacheWaitSwitch</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b"></a><!-- doxytag: member="DTBWaitResponse" ref="a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b" args="" -->DTBWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2"></a><!-- doxytag: member="DcacheRetry" ref="a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2" args="" -->DcacheRetry</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5"></a><!-- doxytag: member="DcacheWaitResponse" ref="a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5" args="" -->DcacheWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e"></a><!-- doxytag: member="DcacheWaitSwitch" ref="a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e" args="" -->DcacheWaitSwitch</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00133">133</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6cbe27af7326aeeb9053eb9c1dcfc680"></a><!-- doxytag: member="BaseSimpleCPU::BaseSimpleCPU" ref="a6cbe27af7326aeeb9053eb9c1dcfc680" args="(BaseSimpleCPUParams *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseSimpleCPU::BaseSimpleCPU </td>
          <td>(</td>
          <td class="paramtype">BaseSimpleCPUParams *&nbsp;</td>
          <td class="paramname"> <em>params</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">88</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">checker</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">fetchOffset</a>, <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="simple__thread_8hh_source.html#l00170">SimpleThread::getTC()</a>, <a class="el" href="thread__context_8hh_source.html#l00117">ThreadContext::Halted</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00267">lastDcacheStall</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00263">lastIcacheStall</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00182">numInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00254">numLoad</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">numOp</a>, <a class="el" href="simple__thread_8hh_source.html#l00212">SimpleThread::setStatus()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00097">CheckerCPU::setSystem()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00183">startNumInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00255">startNumLoad</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00186">startNumOp</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00165">stayAtPC</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a9e4da8c845182af0f6824571a038fb77"></a><!-- doxytag: member="BaseSimpleCPU::~BaseSimpleCPU" ref="a9e4da8c845182af0f6824571a038fb77" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseSimpleCPU::~BaseSimpleCPU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00132">132</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="afc76c2294665f501521339e45c92237a"></a><!-- doxytag: member="BaseSimpleCPU::advancePC" ref="afc76c2294665f501521339e45c92237a" args="(const Fault &amp;fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::advancePC </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">544</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00091">branchPred</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00159">curMacroStaticInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00158">curStaticInst</a>, <a class="el" href="simple__thread_8hh_source.html#l00137">SimpleThread::decoder</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">fetchOffset</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00197">StaticInst::nullStaticInstPtr</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00275">numBranchMispred</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00364">pcState()</a>, <a class="el" href="simple__thread_8hh_source.html#l00329">SimpleThread::pcState()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00455">pred_pc</a>, <a class="el" href="bpred__unit_8cc_source.html#l00405">BPredUnit::squash()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>, and <a class="el" href="bpred__unit_8cc_source.html#l00385">BPredUnit::update()</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00612">TimingSimpleCPU::advanceInst()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a91aeed1286948ff8cf809400404a4bbb"></a><!-- doxytag: member="BaseSimpleCPU::armMonitor" ref="a91aeed1286948ff8cf809400404a4bbb" args="(Addr address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::armMonitor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a31d83a80d690e1d39d3a76894d1defee">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00459">459</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3e4cbf8767e698f193906151e081bedd"></a><!-- doxytag: member="BaseSimpleCPU::checkForInterrupts" ref="a3e4cbf8767e698f193906151e081bedd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::checkForInterrupts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00349">349</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00137">SimpleThread::decoder</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">fetchOffset</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b78450067adf34604e4059d614ce18a"></a><!-- doxytag: member="BaseSimpleCPU::checkPcEventQueue" ref="a4b78450067adf34604e4059d614ce18a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::checkPcEventQueue </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00096">96</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00347">SimpleThread::instAddr()</a>, <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00941">X86ISA::system</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c520e5668a379e4c7dc05cc03127001"></a><!-- doxytag: member="BaseSimpleCPU::countInst" ref="a2c520e5668a379e4c7dc05cc03127001" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::countInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">189</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00158">curStaticInst</a>, <a class="el" href="thread__state_8hh_source.html#l00193">ThreadState::funcExeInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00182">numInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00184">numInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">numOp</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00187">numOps</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00941">X86ISA::system</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00744">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ae14bdcb5f42150a99d0513e0e10e91e6"></a><!-- doxytag: member="BaseSimpleCPU::dbg_vtophys" ref="ae14bdcb5f42150a99d0513e0e10e91e6" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> BaseSimpleCPU::dbg_vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00331">331</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, and <a class="el" href="arm_2vtophys_8cc_source.html#l00061">AlphaISA::vtophys()</a>.</p>

</div>
</div>
<a class="anchor" id="a37a86d0fa2fa72cd5e9d90be668d9331"></a><!-- doxytag: member="BaseSimpleCPU::demapDataPage" ref="a37a86d0fa2fa72cd5e9d90be668d9331" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::demapDataPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00412">412</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00183">SimpleThread::demapDataPage()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a66e58d196260a49f9abf5d7257c9b4f7"></a><!-- doxytag: member="BaseSimpleCPU::demapInstPage" ref="a66e58d196260a49f9abf5d7257c9b4f7" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::demapInstPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00407">407</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00178">SimpleThread::demapInstPage()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a5471e77178135f9327d6319e2a1e6273"></a><!-- doxytag: member="BaseSimpleCPU::demapPage" ref="a5471e77178135f9327d6319e2a1e6273" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Invalidate a page in the DTLB <em>and</em> ITLB. </p>

<p>Implements <a class="el" href="classExecContext.html#abb54e747a4d0831d2b806030c98ec19e">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00402">402</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00172">SimpleThread::demapPage()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a91b611557b0be1d25d2ad4eb889c4da0"></a><!-- doxytag: member="BaseSimpleCPU::getAddrMonitor" ref="a91b611557b0be1d25d2ad4eb889c4da0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AddressMonitor* BaseSimpleCPU::getAddrMonitor </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a4f9db459f41df860d397d47c50cb0049">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00463">463</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00824">TimingSimpleCPU::DcachePort::recvFunctionalSnoop()</a>, <a class="el" href="timing_8cc_source.html#l00814">TimingSimpleCPU::DcachePort::recvTimingSnoopReq()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00337">wakeup()</a>.</p>

</div>
</div>
<a class="anchor" id="a89b954a9a8a432dfc6210696c6818734"></a><!-- doxytag: member="BaseSimpleCPU::getEA" ref="a89b954a9a8a432dfc6210696c6818734" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> BaseSimpleCPU::getEA </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the effective address of the instruction. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Only valid for memory ops. </dd></dl>

<p>Implements <a class="el" href="classExecContext.html#a948aebd6d525346f655b587a23b0520e">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00288">288</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="ad6d1ed581e51d87edbc7472ab88addd4"></a><!-- doxytag: member="BaseSimpleCPU::haltContext" ref="ad6d1ed581e51d87edbc7472ab88addd4" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::haltContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00137">137</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3a8e3261f4ea3a1fd3841a237f7c03f5"></a><!-- doxytag: member="BaseSimpleCPU::hwrei" ref="a3a8e3261f4ea3a1fd3841a237f7c03f5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> BaseSimpleCPU::hwrei </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Somewhat Alpha-specific function that handles returning from an error or interrupt. </p>

<p>Implements <a class="el" href="classExecContext.html#ac2adedf8e618bd56a70c771b20360d58">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00440">440</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="ev5_8cc_source.html#l00472">SimpleThread::hwrei()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a958055154e09fbc02ccb8190c3b885c5"></a><!-- doxytag: member="BaseSimpleCPU::instAddr" ref="a958055154e09fbc02ccb8190c3b885c5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> BaseSimpleCPU::instAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00366">366</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00347">SimpleThread::instAddr()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00365">setupFetchRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="a318985967fa29a6d519e133ba2a205d0"></a><!-- doxytag: member="BaseSimpleCPU::microPC" ref="a318985967fa29a6d519e133ba2a205d0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> BaseSimpleCPU::microPC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00368">368</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00359">SimpleThread::microPC()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8hh_source.html#l00344">TimingSimpleCPU::isDrained()</a>, <a class="el" href="atomic_8hh_source.html#l00108">AtomicSimpleCPU::isDrained()</a>, and <a class="el" href="timing_8cc_source.html#l00173">TimingSimpleCPU::switchOut()</a>.</p>

</div>
</div>
<a class="anchor" id="af0600e1035bb6f622d68064f3bad925b"></a><!-- doxytag: member="BaseSimpleCPU::mwait" ref="af0600e1035bb6f622d68064f3bad925b" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseSimpleCPU::mwait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#ab9f62d16ca72c249162ae73acf615c8a">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00460">460</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac9424f5496cc3ac0f5e84effaef17d09"></a><!-- doxytag: member="BaseSimpleCPU::mwaitAtomic" ref="ac9424f5496cc3ac0f5e84effaef17d09" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::mwaitAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6fdef27f9a39218f746a20e5fdc07b7b">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00461">461</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00135">SimpleThread::dtb</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a55c758e5062219839e7d09a584bd1ea0"></a><!-- doxytag: member="BaseSimpleCPU::nextInstAddr" ref="a55c758e5062219839e7d09a584bd1ea0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> BaseSimpleCPU::nextInstAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00367">367</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00353">SimpleThread::nextInstAddr()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a77da5344fb65a866412e59522050d38c"></a><!-- doxytag: member="BaseSimpleCPU::pcState" ref="a77da5344fb65a866412e59522050d38c" args="(const TheISA::PCState &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a795e3fff74d2b03464997caabe908a3f">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00365">365</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00329">SimpleThread::pcState()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a59a0a34abf16541b8b0276476c810099"></a><!-- doxytag: member="BaseSimpleCPU::pcState" ref="a59a0a34abf16541b8b0276476c810099" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState BaseSimpleCPU::pcState </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00364">364</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00329">SimpleThread::pcState()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="timing_8cc_source.html#l00106">TimingSimpleCPU::drain()</a>, <a class="el" href="atomic_8cc_source.html#l00133">AtomicSimpleCPU::drain()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00156">TimingSimpleCPU::tryCompleteDrain()</a>, and <a class="el" href="atomic_8cc_source.html#l00178">AtomicSimpleCPU::tryCompleteDrain()</a>.</p>

</div>
</div>
<a class="anchor" id="a59264184faf4bf78d00099b624183107"></a><!-- doxytag: member="BaseSimpleCPU::postExecute" ref="a59264184faf4bf78d00099b624183107" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::postExecute </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">464</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cp__annotate_8hh_source.html#l00085">CPA::available()</a>, <a class="el" href="profile_8hh_source.html#l00084">FunctionProfile::consume()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00084">CPA::cpa()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00158">curStaticInst</a>, <a class="el" href="classTrace_1_1InstRecord.html#a1c55c9048c47176c4ca727d94f8d6771">Trace::InstRecord::dump()</a>, <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00366">instAddr()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00056">AlphaISA::inUserMode()</a>, <a class="el" href="classThreadContext.html#ad1e9368e599faf3861a5834db79c13e8">ThreadContext::nextInstAddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00271">numBranches</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00219">numCallsReturns</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00222">numCondCtrlInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00216">numFpAluAccesses</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00228">numFpInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00213">numIntAluAccesses</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00225">numIntInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00254">numLoad</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00244">numLoadInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00243">numMemRefs</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00245">numStoreInsts</a>, <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">ThreadContext::pcState()</a>, <a class="el" href="thread__state_8hh_source.html#l00169">ThreadState::profile</a>, <a class="el" href="thread__state_8hh_source.html#l00170">ThreadState::profileNode</a>, <a class="el" href="thread__state_8hh_source.html#l00171">ThreadState::profilePC</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00279">statExecutedInstType</a>, <a class="el" href="cp__annotate_8hh_source.html#l00090">CPA::swAutoBegin()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00094">traceData</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00744">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, and <a class="el" href="timing_8cc_source.html#l00337">TimingSimpleCPU::translationFault()</a>.</p>

</div>
</div>
<a class="anchor" id="afd61f01f4e1ffb85eff494734ce68e88"></a><!-- doxytag: member="BaseSimpleCPU::preExecute" ref="afd61f01f4e1ffb85eff494734ce68e88" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::preExecute </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">379</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00091">branchPred</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00159">curMacroStaticInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00158">curStaticInst</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="simple__thread_8hh_source.html#l00137">SimpleThread::decoder</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">fetchOffset</a>, <a class="el" href="byteswap_8hh_source.html#l00180">BigEndianGuest::gtoh()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00156">inst</a>, <a class="el" href="base_2types_8hh_source.html#l00163">isRomMicroPC()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00182">numInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00273">numPredictedBranches</a>, <a class="el" href="simple__thread_8hh_source.html#l00329">SimpleThread::pcState()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00364">pcState()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00455">pred_pc</a>, <a class="el" href="bpred__unit_8cc_source.html#l00147">BPredUnit::predict()</a>, <a class="el" href="simple__thread_8hh_source.html#l00294">SimpleThread::setFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00285">SimpleThread::setIntReg()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00165">stayAtPC</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00941">X86ISA::system</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00094">traceData</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00077">AlphaISA::ZeroReg</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a022ff0953ffead683818d59ccecd868b"></a><!-- doxytag: member="BaseSimpleCPU::readCCRegOperand" ref="a022ff0953ffead683818d59ccecd868b" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a> BaseSimpleCPU::readCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a3cc58480d0460f9e7d04f698e4c9aac9">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00321">321</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00108">AlphaISA::CC_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00239">numCCRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00269">SimpleThread::readCCReg()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">StaticInst::srcRegIdx()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a2bb5a9851be5078abb88cde37f798f20"></a><!-- doxytag: member="BaseSimpleCPU::readFloatRegOperand" ref="a2bb5a9851be5078abb88cde37f798f20" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> BaseSimpleCPU::readFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a floating point register of single register width. </p>

<p>Implements <a class="el" href="classExecContext.html#a2ffa7ad03936ea4b7a8290af5fc0d106">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00307">307</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::FP_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00235">numFpRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00249">SimpleThread::readFloatReg()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">StaticInst::srcRegIdx()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a2219ef52a5d329b042ea7c0ac53be6ab"></a><!-- doxytag: member="BaseSimpleCPU::readFloatRegOperandBits" ref="a2219ef52a5d329b042ea7c0ac53be6ab" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> BaseSimpleCPU::readFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a floating point register in its binary format, instead of by value. </p>

<p>Implements <a class="el" href="classExecContext.html#a07b5e70959532b45d6c4acade436759d">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00314">314</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::FP_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00235">numFpRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00259">SimpleThread::readFloatRegBits()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">StaticInst::srcRegIdx()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a369276664845d8a3ea449829de83fac3"></a><!-- doxytag: member="BaseSimpleCPU::readIntRegOperand" ref="a369276664845d8a3ea449829de83fac3" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> BaseSimpleCPU::readIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads an integer register. </p>

<p>Implements <a class="el" href="classExecContext.html#aece271f0308f6aca755425e8048caf5b">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00301">301</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00231">numIntRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00239">SimpleThread::readIntReg()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">StaticInst::srcRegIdx()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a1b6b03cc38068c8a6754d6576c0a3a65"></a><!-- doxytag: member="BaseSimpleCPU::readMiscReg" ref="a1b6b03cc38068c8a6754d6576c0a3a65" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> BaseSimpleCPU::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a miscellaneous register, handling any architectural side effects due to reading that register. </p>

<p>Implements <a class="el" href="classExecContext.html#aaa8fcc853b247763cf5d1bc53bc36753">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00375">375</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00231">numIntRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00381">SimpleThread::readMiscReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a909aa609cbe8790d7637c35dbf9ad251"></a><!-- doxytag: member="BaseSimpleCPU::readMiscRegNoEffect" ref="a909aa609cbe8790d7637c35dbf9ad251" args="(int misc_reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> BaseSimpleCPU::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00370">370</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00375">SimpleThread::readMiscRegNoEffect()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a87fc3c3887beb2075ce82e86e4f8cae4"></a><!-- doxytag: member="BaseSimpleCPU::readMiscRegOperand" ref="a87fc3c3887beb2075ce82e86e4f8cae4" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> BaseSimpleCPU::readMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6ed402b1da5f85054cc1dfe370646237">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00387">387</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00109">AlphaISA::Misc_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00231">numIntRegReads</a>, <a class="el" href="simple__thread_8hh_source.html#l00381">SimpleThread::readMiscReg()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">StaticInst::srcRegIdx()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a8578a4d2e59834ec78459685f08a11ca"></a><!-- doxytag: member="BaseSimpleCPU::readPredicate" ref="a8578a4d2e59834ec78459685f08a11ca" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseSimpleCPU::readPredicate </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a8ffeb0eda44e5d37e052194e7ef34e25">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00356">356</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00364">SimpleThread::readPredicate()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a9428dd9bede3b0eb6a438878c6adf86d"></a><!-- doxytag: member="BaseSimpleCPU::readRegOtherThread" ref="a9428dd9bede3b0eb6a438878c6adf86d" args="(int regIdx, ThreadID tid=InvalidThreadID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> BaseSimpleCPU::readRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code><a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a16b0dc6f8dc74362065e2ece8ef62daf">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00425">425</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a60c7fcaeff18053932dfaefee8dd94dd"></a><!-- doxytag: member="BaseSimpleCPU::readStCondFailures" ref="a60c7fcaeff18053932dfaefee8dd94dd" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int BaseSimpleCPU::readStCondFailures </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the number of consecutive store conditional failures. </p>

<p>Implements <a class="el" href="classExecContext.html#a3f94111603050caa6a631dac48d06499">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00417">417</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00422">SimpleThread::readStCondFailures()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a6ba9f5c41f7a03512c3942809726f743"></a><!-- doxytag: member="BaseSimpleCPU::regStats" ref="a6ba9f5c41f7a03512c3942809726f743" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">145</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="statistics_8hh_source.html#l03194">Stats::constant()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00266">dcacheStallCycles</a>, <a class="el" href="info_8hh_source.html#l00055">Stats::dist</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00262">icacheStallCycles</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00259">idleFraction</a>, <a class="el" href="statistics_8hh_source.html#l01114">Stats::VectorBase&lt; Derived, Stor &gt;::init()</a>, <a class="el" href="trace_8cc_source.html#l00047">name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00258">notIdleFraction</a>, <a class="el" href="info_8hh_source.html#l00057">Stats::nozero</a>, <a class="el" href="op__class_8hh_source.html#l00088">Num_OpClasses</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00271">numBranches</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00275">numBranchMispred</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00251">numBusyCycles</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00219">numCallsReturns</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00239">numCCRegReads</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00240">numCCRegWrites</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00222">numCondCtrlInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00216">numFpAluAccesses</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00228">numFpInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00235">numFpRegReads</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00236">numFpRegWrites</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00248">numIdleCycles</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00184">numInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00213">numIntAluAccesses</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00225">numIntInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00231">numIntRegReads</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00232">numIntRegWrites</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00244">numLoadInsts</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00243">numMemRefs</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00187">numOps</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00273">numPredictedBranches</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00245">numStoreInsts</a>, <a class="el" href="info_8hh_source.html#l00051">Stats::pdf</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00279">statExecutedInstType</a>, <a class="el" href="statistics_8hh_source.html#l00354">Stats::DataWrapVec&lt; Derived, InfoProxyType &gt;::subname()</a>, and <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>.</p>

</div>
</div>
<a class="anchor" id="ac93eb0132511fec316787a5dbb728b7c"></a><!-- doxytag: member="BaseSimpleCPU::resetStats" ref="ac93eb0132511fec316787a5dbb728b7c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::resetStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00301">301</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00147">_status</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00134">Idle</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00258">notIdleFraction</a>.</p>

</div>
</div>
<a class="anchor" id="af94b6f4b9deb113559bc6f1ecccf41ff"></a><!-- doxytag: member="BaseSimpleCPU::serializeThread" ref="af94b6f4b9deb113559bc6f1ecccf41ff" args="(std::ostream &amp;os, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::serializeThread </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae47d6f79acabf7910a1a5e995a29b958"></a><!-- doxytag: member="BaseSimpleCPU::setCCRegOperand" ref="ae47d6f79acabf7910a1a5e995a29b958" args="(const StaticInst *si, int idx, CCReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a32a5acfb8444114b28da419001d3c5c7">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00349">349</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00108">AlphaISA::CC_Reg_Base</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">StaticInst::destRegIdx()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00240">numCCRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00315">SimpleThread::setCCReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="aa8293839bfb89c97a349a9f0520dbe33"></a><!-- doxytag: member="BaseSimpleCPU::setEA" ref="aa8293839bfb89c97a349a9f0520dbe33" args="(Addr EA)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setEA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>EA</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Record the effective address of the instruction. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Only valid for memory ops. </dd></dl>

<p>Implements <a class="el" href="classExecContext.html#ab983561bd299640bd3ed66070eb12b2d">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00287">287</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="afce13ebbc8e40a376a5a7926a21ef30b"></a><!-- doxytag: member="BaseSimpleCPU::setFloatRegOperand" ref="afce13ebbc8e40a376a5a7926a21ef30b" args="(const StaticInst *si, int idx, FloatReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a floating point register of single width to a value. </p>

<p>Implements <a class="el" href="classExecContext.html#a2c934d526942a8177173479f4fa2e71c">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00334">334</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">StaticInst::destRegIdx()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::FP_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00236">numFpRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00294">SimpleThread::setFloatReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="ab0e0eabc3392f945bb73462e043e6a40"></a><!-- doxytag: member="BaseSimpleCPU::setFloatRegOperandBits" ref="ab0e0eabc3392f945bb73462e043e6a40" args="(const StaticInst *si, int idx, FloatRegBits val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the bits of a floating point register of single width to a binary value. </p>

<p>Implements <a class="el" href="classExecContext.html#a4e43c83830e5359096e496fbb9b1738a">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00341">341</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">StaticInst::destRegIdx()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::FP_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00236">numFpRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00303">SimpleThread::setFloatRegBits()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a26b4a9c3f0c1a13ab910bc5a29d8f93c"></a><!-- doxytag: member="BaseSimpleCPU::setIntRegOperand" ref="a26b4a9c3f0c1a13ab910bc5a29d8f93c" args="(const StaticInst *si, int idx, IntReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets an integer register to a value. </p>

<p>Implements <a class="el" href="classExecContext.html#acc96a7b0d7c047bf4042b1156043f91e">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00328">328</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">StaticInst::destRegIdx()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00232">numIntRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00285">SimpleThread::setIntReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="aa1a5528bc2b757c42060f86b9a4e6ca3"></a><!-- doxytag: member="BaseSimpleCPU::setMiscReg" ref="aa1a5528bc2b757c42060f86b9a4e6ca3" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a miscellaneous register, handling any architectural side effects due to writing that register. </p>

<p>Implements <a class="el" href="classExecContext.html#ad2c09476d25cf21547f47e7b3d88690b">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00381">381</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00232">numIntRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00393">SimpleThread::setMiscReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a99b0290ef6449a289944a1e3c95649af"></a><!-- doxytag: member="BaseSimpleCPU::setMiscRegOperand" ref="a99b0290ef6449a289944a1e3c95649af" args="(const StaticInst *si, int idx, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#afd81a295a44d052489d18c490bf07586">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00394">394</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">StaticInst::destRegIdx()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00109">AlphaISA::Misc_Reg_Base</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00232">numIntRegWrites</a>, <a class="el" href="simple__thread_8hh_source.html#l00393">SimpleThread::setMiscReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="ae2caf7fd5843a4efeae886f19f34368d"></a><!-- doxytag: member="BaseSimpleCPU::setPredicate" ref="ae2caf7fd5843a4efeae886f19f34368d" args="(bool val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setPredicate </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6ff266eab1cacafd8f7bae6ba8861209">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00357">357</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="insttracer_8hh_source.html#l00183">Trace::InstRecord::setPredicate()</a>, <a class="el" href="simple__thread_8hh_source.html#l00369">SimpleThread::setPredicate()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00094">traceData</a>.</p>

</div>
</div>
<a class="anchor" id="a74c7ab70e7f52f1eb09629d46e424e94"></a><!-- doxytag: member="BaseSimpleCPU::setRegOtherThread" ref="a74c7ab70e7f52f1eb09629d46e424e94" args="(int regIdx, MiscReg val, ThreadID tid=InvalidThreadID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code><a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#aeddbe09611b0fbbee45d2e1b2d3547b8">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00431">431</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a8de474130f40fb62c01e8fbde525928f"></a><!-- doxytag: member="BaseSimpleCPU::setStCondFailures" ref="a8de474130f40fb62c01e8fbde525928f" args="(unsigned int sc_failures)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setStCondFailures </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>sc_failures</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the number of consecutive store conditional failures. </p>

<p>Implements <a class="el" href="classExecContext.html#a2ecd55ab5efbe830cd2625625b0451fe">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00421">421</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="simple__thread_8hh_source.html#l00424">SimpleThread::setStCondFailures()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec5f0ef84496e3679b1926f1c450e72"></a><!-- doxytag: member="BaseSimpleCPU::setupFetchRequest" ref="a9ec5f0ef84496e3679b1926f1c450e72" args="(Request *req)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::setupFetchRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00365">365</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">fetchOffset</a>, <a class="el" href="request_8hh_source.html#l00101">Request::INST_FETCH</a>, <a class="el" href="simple__thread_8hh_source.html#l00347">SimpleThread::instAddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00366">instAddr()</a>, <a class="el" href="request_8hh_source.html#l00368">Request::setVirt()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ad93974bea5bdf0fc50f3f195c240d45f"></a><!-- doxytag: member="BaseSimpleCPU::simPalCheck" ref="ad93974bea5bdf0fc50f3f195c240d45f" args="(int palFunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseSimpleCPU::simPalCheck </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>palFunc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> for special simulator handling of specific <a class="el" href="structPAL.html">PAL</a> calls. </p>
<p>If return value is false, actual <a class="el" href="structPAL.html">PAL</a> call will be suppressed. </p>

<p>Implements <a class="el" href="classExecContext.html#ad3cf0813658c6987a424b66b060db4cf">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00441">441</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="ev5_8cc_source.html#l00495">SimpleThread::simPalCheck()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a2e24c87d88b073c4790bacf887870840"></a><!-- doxytag: member="BaseSimpleCPU::startup" ref="a2e24c87d88b073c4790bacf887870840" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::startup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00583">583</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="simple__thread_8cc_source.html#l00149">SimpleThread::startup()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf57684ad3c85b19784db8950c0ba1c"></a><!-- doxytag: member="BaseSimpleCPU::syscall" ref="a3cf57684ad3c85b19784db8950c0ba1c" args="(int64_t callnum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>callnum</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Executes a syscall specified by the callnum. </p>

<p>Implements <a class="el" href="classExecContext.html#ac8f29ea50827851d39a05ab6b0f50595">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00444">444</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="simple__thread_8hh_source.html#l00427">SimpleThread::syscall()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

</div>
</div>
<a class="anchor" id="a0ce3a38aea510a5763eee01734c41649"></a><!-- doxytag: member="BaseSimpleCPU::tcBase" ref="a0ce3a38aea510a5763eee01734c41649" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* BaseSimpleCPU::tcBase </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a pointer to the <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a>. </p>

<p>Implements <a class="el" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00452">452</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">tc</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00068">TimingSimpleCPU::init()</a>, and <a class="el" href="atomic_8cc_source.html#l00085">AtomicSimpleCPU::init()</a>.</p>

</div>
</div>
<a class="anchor" id="a1592d67217cd1d89b364fa684762cf91"></a><!-- doxytag: member="BaseSimpleCPU::totalInsts" ref="a1592d67217cd1d89b364fa684762cf91" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseSimpleCPU::totalInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00202">202</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00182">numInst</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00183">startNumInst</a>.</p>

</div>
</div>
<a class="anchor" id="a8722329f0d68307cda0dd4c52be7b092"></a><!-- doxytag: member="BaseSimpleCPU::totalOps" ref="a8722329f0d68307cda0dd4c52be7b092" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseSimpleCPU::totalOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00207">207</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">numOp</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00186">startNumOp</a>.</p>

</div>
</div>
<a class="anchor" id="a8fa895b89375a622051bd220c743e0e5"></a><!-- doxytag: member="BaseSimpleCPU::unserializeThread" ref="a8fa895b89375a622051bd220c743e0e5" args="(Checkpoint *cp, const std::string &amp;section, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::unserializeThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ff77fcb015bb29f2f067cb4ca3bb710"></a><!-- doxytag: member="BaseSimpleCPU::wakeup" ref="a3ff77fcb015bb29f2f067cb4ca3bb710" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a5e11729108b8ff656a3588f21a7bf980">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8cc_source.html#l00337">337</a> of file <a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="simple__thread_8cc_source.html#l00163">SimpleThread::activate()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00463">getAddrMonitor()</a>, <a class="el" href="simple__thread_8hh_source.html#l00210">SimpleThread::status()</a>, <a class="el" href="thread__context_8hh_source.html#l00112">ThreadContext::Suspended</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">thread</a>.</p>

<p>Referenced by <a class="el" href="atomic_8cc_source.html#l00274">AtomicSimpleCPU::AtomicCPUDPort::recvAtomicSnoop()</a>, <a class="el" href="timing_8cc_source.html#l00824">TimingSimpleCPU::DcachePort::recvFunctionalSnoop()</a>, <a class="el" href="atomic_8cc_source.html#l00296">AtomicSimpleCPU::AtomicCPUDPort::recvFunctionalSnoop()</a>, and <a class="el" href="timing_8cc_source.html#l00814">TimingSimpleCPU::DcachePort::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0954d5aff40135d17f99fb797023745"></a><!-- doxytag: member="BaseSimpleCPU::zero_fill_64" ref="ad0954d5aff40135d17f99fb797023745" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseSimpleCPU::zero_fill_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00108">108</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a10a9927ef33b83d6cd4dbb90f2862181"></a><!-- doxytag: member="BaseSimpleCPU::_status" ref="a10a9927ef33b83d6cd4dbb90f2862181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> <a class="el" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">BaseSimpleCPU::_status</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00147">147</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00204">TimingSimpleCPU::activateContext()</a>, <a class="el" href="atomic_8cc_source.html#l00229">AtomicSimpleCPU::activateContext()</a>, <a class="el" href="timing_8cc_source.html#l00612">TimingSimpleCPU::advanceInst()</a>, <a class="el" href="atomic_8cc_source.html#l00107">AtomicSimpleCPU::AtomicSimpleCPU()</a>, <a class="el" href="timing_8cc_source.html#l00744">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="timing_8cc_source.html#l00106">TimingSimpleCPU::drain()</a>, <a class="el" href="timing_8cc_source.html#l00131">TimingSimpleCPU::drainResume()</a>, <a class="el" href="atomic_8cc_source.html#l00153">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="timing_8cc_source.html#l00519">TimingSimpleCPU::finishTranslation()</a>, <a class="el" href="timing_8cc_source.html#l00242">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00442">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="timing_8hh_source.html#l00119">TimingSimpleCPU::FetchTranslation::markDelayed()</a>, <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, <a class="el" href="timing_8cc_source.html#l00860">TimingSimpleCPU::DcachePort::recvReqRetry()</a>, <a class="el" href="timing_8cc_source.html#l00730">TimingSimpleCPU::IcachePort::recvReqRetry()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00301">resetStats()</a>, <a class="el" href="timing_8cc_source.html#l00268">TimingSimpleCPU::sendData()</a>, <a class="el" href="timing_8cc_source.html#l00580">TimingSimpleCPU::sendFetch()</a>, <a class="el" href="timing_8cc_source.html#l00222">TimingSimpleCPU::suspendContext()</a>, <a class="el" href="atomic_8cc_source.html#l00251">AtomicSimpleCPU::suspendContext()</a>, <a class="el" href="timing_8cc_source.html#l00173">TimingSimpleCPU::switchOut()</a>, <a class="el" href="atomic_8cc_source.html#l00196">AtomicSimpleCPU::switchOut()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00091">TimingSimpleCPU::TimingSimpleCPU()</a>, and <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b535e43e7f2c9459c5d600e91e81ca1"></a><!-- doxytag: member="BaseSimpleCPU::branchPred" ref="a5b535e43e7f2c9459c5d600e91e81ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBPredUnit.html">BPredUnit</a>* <a class="el" href="classBaseSimpleCPU.html#a5b535e43e7f2c9459c5d600e91e81ca1">BaseSimpleCPU::branchPred</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00091">91</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>.</p>

</div>
</div>
<a class="anchor" id="aacbd50a6bd42f585916eb8b39b939616"></a><!-- doxytag: member="BaseSimpleCPU::checker" ref="aacbd50a6bd42f585916eb8b39b939616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html">CheckerCPU</a>* <a class="el" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">BaseSimpleCPU::checker</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">129</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a8af43f60ab6366f768575def72a813d0"></a><!-- doxytag: member="BaseSimpleCPU::curMacroStaticInst" ref="a8af43f60ab6366f768575def72a813d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">BaseSimpleCPU::curMacroStaticInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00159">159</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bfe7f75498271dfe7323d2ac6b55938"></a><!-- doxytag: member="BaseSimpleCPU::curStaticInst" ref="a8bfe7f75498271dfe7323d2ac6b55938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">BaseSimpleCPU::curStaticInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00158">158</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="timing_8cc_source.html#l00744">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6b1258deb670c827fd19ef71b1d9b9a"></a><!-- doxytag: member="BaseSimpleCPU::dcacheStallCycles" ref="ae6b1258deb670c827fd19ef71b1d9b9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">BaseSimpleCPU::dcacheStallCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00266">266</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="afb57c61efa50fcc79e5c1c1d67e19e11"></a><!-- doxytag: member="BaseSimpleCPU::fetchOffset" ref="afb57c61efa50fcc79e5c1c1d67e19e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">BaseSimpleCPU::fetchOffset</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00162">162</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00349">checkForInterrupts()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00365">setupFetchRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="ad77c1de1fb7c9215616064010b90884c"></a><!-- doxytag: member="BaseSimpleCPU::icacheStallCycles" ref="ad77c1de1fb7c9215616064010b90884c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">BaseSimpleCPU::icacheStallCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00262">262</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a68ca2081a99bf8cb1dfd4415917f931a"></a><!-- doxytag: member="BaseSimpleCPU::idleFraction" ref="a68ca2081a99bf8cb1dfd4415917f931a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">BaseSimpleCPU::idleFraction</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00259">259</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a1fc11d911f6b8a1308324e86f81a9d24"></a><!-- doxytag: member="BaseSimpleCPU::inst" ref="a1fc11d911f6b8a1308324e86f81a9d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::MachInst <a class="el" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">BaseSimpleCPU::inst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00156">156</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="timing_8cc_source.html#l00580">TimingSimpleCPU::sendFetch()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ae086a30968c555e2843fbea5957346db"></a><!-- doxytag: member="BaseSimpleCPU::interval_stats" ref="ae086a30968c555e2843fbea5957346db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">BaseSimpleCPU::interval_stats</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00153">153</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0bdd58c0fe479d88ab4f4c9ab523af24"></a><!-- doxytag: member="BaseSimpleCPU::lastDcacheStall" ref="a0bdd58c0fe479d88ab4f4c9ab523af24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">BaseSimpleCPU::lastDcacheStall</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00267">267</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a739bb5beeeebfab6bb035432760258e6"></a><!-- doxytag: member="BaseSimpleCPU::lastIcacheStall" ref="a739bb5beeeebfab6bb035432760258e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">BaseSimpleCPU::lastIcacheStall</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00263">263</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf55ab0bb573e20c49c80ad8310a1214"></a><!-- doxytag: member="BaseSimpleCPU::notIdleFraction" ref="aaf55ab0bb573e20c49c80ad8310a1214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">BaseSimpleCPU::notIdleFraction</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00258">258</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00204">TimingSimpleCPU::activateContext()</a>, <a class="el" href="atomic_8cc_source.html#l00229">AtomicSimpleCPU::activateContext()</a>, <a class="el" href="timing_8cc_source.html#l00131">TimingSimpleCPU::drainResume()</a>, <a class="el" href="atomic_8cc_source.html#l00153">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00301">resetStats()</a>, <a class="el" href="timing_8cc_source.html#l00222">TimingSimpleCPU::suspendContext()</a>, and <a class="el" href="atomic_8cc_source.html#l00251">AtomicSimpleCPU::suspendContext()</a>.</p>

</div>
</div>
<a class="anchor" id="afc7411176220fa63a9860d571fcb4f1e"></a><!-- doxytag: member="BaseSimpleCPU::numBranches" ref="afc7411176220fa63a9860d571fcb4f1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#afc7411176220fa63a9860d571fcb4f1e">BaseSimpleCPU::numBranches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total number of branches fetched </p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00271">271</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a833ed3e18c21d219934dfff0aedfb890"></a><!-- doxytag: member="BaseSimpleCPU::numBranchMispred" ref="a833ed3e18c21d219934dfff0aedfb890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a833ed3e18c21d219934dfff0aedfb890">BaseSimpleCPU::numBranchMispred</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of misprediced branches. </p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00275">275</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab595129bb527284dfe4f9c1c6cb5af8c"></a><!-- doxytag: member="BaseSimpleCPU::numBusyCycles" ref="ab595129bb527284dfe4f9c1c6cb5af8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">BaseSimpleCPU::numBusyCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00251">251</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b93383a26942fde16504e3064587eb4"></a><!-- doxytag: member="BaseSimpleCPU::numCallsReturns" ref="a7b93383a26942fde16504e3064587eb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">BaseSimpleCPU::numCallsReturns</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00219">219</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9cb5377e827ff3d80c601c9f7453613"></a><!-- doxytag: member="BaseSimpleCPU::numCCRegReads" ref="ae9cb5377e827ff3d80c601c9f7453613" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">BaseSimpleCPU::numCCRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00239">239</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00321">readCCRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aac436055ad76b1adfdfdd55eb4f922a2"></a><!-- doxytag: member="BaseSimpleCPU::numCCRegWrites" ref="aac436055ad76b1adfdfdd55eb4f922a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">BaseSimpleCPU::numCCRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00240">240</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00349">setCCRegOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="af8fec9bfa83e2c08e6c4aa0701a9786b"></a><!-- doxytag: member="BaseSimpleCPU::numCondCtrlInsts" ref="af8fec9bfa83e2c08e6c4aa0701a9786b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">BaseSimpleCPU::numCondCtrlInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00222">222</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a92e4441d4c4489fae909a34333495ced"></a><!-- doxytag: member="BaseSimpleCPU::numFpAluAccesses" ref="a92e4441d4c4489fae909a34333495ced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">BaseSimpleCPU::numFpAluAccesses</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00216">216</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a058eb4a543b25184edd85729f055e6d3"></a><!-- doxytag: member="BaseSimpleCPU::numFpInsts" ref="a058eb4a543b25184edd85729f055e6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">BaseSimpleCPU::numFpInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00228">228</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d217b54bdd2766c1b45d8d21dbda753"></a><!-- doxytag: member="BaseSimpleCPU::numFpRegReads" ref="a8d217b54bdd2766c1b45d8d21dbda753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">BaseSimpleCPU::numFpRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00235">235</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00307">readFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00314">readFloatRegOperandBits()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ca21ef54069cc8d1bf6bc4a3ab5a12f"></a><!-- doxytag: member="BaseSimpleCPU::numFpRegWrites" ref="a8ca21ef54069cc8d1bf6bc4a3ab5a12f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">BaseSimpleCPU::numFpRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00236">236</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00334">setFloatRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00341">setFloatRegOperandBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c7d34ef49592cc15fc377fc2e2babc8"></a><!-- doxytag: member="BaseSimpleCPU::numIdleCycles" ref="a0c7d34ef49592cc15fc377fc2e2babc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">BaseSimpleCPU::numIdleCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00248">248</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7490f7cac7b7ea86490b8a12cb8ef5b7"></a><!-- doxytag: member="BaseSimpleCPU::numInst" ref="a7490f7cac7b7ea86490b8a12cb8ef5b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">BaseSimpleCPU::numInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00182">182</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00202">totalInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="a08a4734e5c8359bb018ed39dfc049e8a"></a><!-- doxytag: member="BaseSimpleCPU::numInsts" ref="a08a4734e5c8359bb018ed39dfc049e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">BaseSimpleCPU::numInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00184">184</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a78862caa247382f68558022ed3459a2b"></a><!-- doxytag: member="BaseSimpleCPU::numIntAluAccesses" ref="a78862caa247382f68558022ed3459a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">BaseSimpleCPU::numIntAluAccesses</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00213">213</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f079f8c42e0225140a9ceab4aa5a58c"></a><!-- doxytag: member="BaseSimpleCPU::numIntInsts" ref="a6f079f8c42e0225140a9ceab4aa5a58c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">BaseSimpleCPU::numIntInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00225">225</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b7b623f9d2bff2c9a11d700d185d464"></a><!-- doxytag: member="BaseSimpleCPU::numIntRegReads" ref="a6b7b623f9d2bff2c9a11d700d185d464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">BaseSimpleCPU::numIntRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00231">231</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00301">readIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00375">readMiscReg()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00387">readMiscRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac90d4e309094cbc3f9398a013bac35f2"></a><!-- doxytag: member="BaseSimpleCPU::numIntRegWrites" ref="ac90d4e309094cbc3f9398a013bac35f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">BaseSimpleCPU::numIntRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00232">232</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00328">setIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00381">setMiscReg()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00394">setMiscRegOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a23b8900df5c1d60413ecd43a2c7f2f33"></a><!-- doxytag: member="BaseSimpleCPU::numLoad" ref="a23b8900df5c1d60413ecd43a2c7f2f33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">BaseSimpleCPU::numLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00254">254</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>.</p>

</div>
</div>
<a class="anchor" id="a142996d0158217aa13095d8ccceea87e"></a><!-- doxytag: member="BaseSimpleCPU::numLoadInsts" ref="a142996d0158217aa13095d8ccceea87e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">BaseSimpleCPU::numLoadInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00244">244</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1b3fcbdd48d87892dfabb31e8de3708"></a><!-- doxytag: member="BaseSimpleCPU::numMemRefs" ref="ac1b3fcbdd48d87892dfabb31e8de3708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">BaseSimpleCPU::numMemRefs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00243">243</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a993608c376f77731a627d10a818cfcf2"></a><!-- doxytag: member="BaseSimpleCPU::numOp" ref="a993608c376f77731a627d10a818cfcf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">BaseSimpleCPU::numOp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">185</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00207">totalOps()</a>.</p>

</div>
</div>
<a class="anchor" id="af1c21f0050605dccc4a905c93df82d1e"></a><!-- doxytag: member="BaseSimpleCPU::numOps" ref="af1c21f0050605dccc4a905c93df82d1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">BaseSimpleCPU::numOps</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00187">187</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9588c5f983ac5676583c2eb5248be97"></a><!-- doxytag: member="BaseSimpleCPU::numPredictedBranches" ref="aa9588c5f983ac5676583c2eb5248be97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#aa9588c5f983ac5676583c2eb5248be97">BaseSimpleCPU::numPredictedBranches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of branches predicted as taken. </p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00273">273</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="af28a4a72f6d566f938303cb29ba0214f"></a><!-- doxytag: member="BaseSimpleCPU::numStoreInsts" ref="af28a4a72f6d566f938303cb29ba0214f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">BaseSimpleCPU::numStoreInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00245">245</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7451f0d385575d3e42a8c5483064b98d"></a><!-- doxytag: member="BaseSimpleCPU::pred_pc" ref="a7451f0d385575d3e42a8c5483064b98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classBaseSimpleCPU.html#a7451f0d385575d3e42a8c5483064b98d">BaseSimpleCPU::pred_pc</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00455">455</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>.</p>

</div>
</div>
<a class="anchor" id="a5734d247b7fcf897d765ab875469e9c0"></a><!-- doxytag: member="BaseSimpleCPU::startNumInst" ref="a5734d247b7fcf897d765ab875469e9c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">BaseSimpleCPU::startNumInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00183">183</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00202">totalInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d04099ba1cf18c47d8200a0593a598f"></a><!-- doxytag: member="BaseSimpleCPU::startNumLoad" ref="a8d04099ba1cf18c47d8200a0593a598f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">BaseSimpleCPU::startNumLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00255">255</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a00a8db332170c1ffad7b96b4db17de14"></a><!-- doxytag: member="BaseSimpleCPU::startNumOp" ref="a00a8db332170c1ffad7b96b4db17de14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">BaseSimpleCPU::startNumOp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00186">186</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00207">totalOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a97e7e1ecbd50e792456962896af130a9"></a><!-- doxytag: member="BaseSimpleCPU::statExecutedInstType" ref="a97e7e1ecbd50e792456962896af130a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classBaseSimpleCPU.html#a97e7e1ecbd50e792456962896af130a9">BaseSimpleCPU::statExecutedInstType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00279">279</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a15483d2869b46930a1e62ae733a1b45f"></a><!-- doxytag: member="BaseSimpleCPU::stayAtPC" ref="a15483d2869b46930a1e62ae733a1b45f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">BaseSimpleCPU::stayAtPC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00165">165</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00612">TimingSimpleCPU::advanceInst()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="timing_8hh_source.html#l00344">TimingSimpleCPU::isDrained()</a>, <a class="el" href="atomic_8hh_source.html#l00108">AtomicSimpleCPU::isDrained()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="timing_8cc_source.html#l00173">TimingSimpleCPU::switchOut()</a>, and <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d94ea1eaa23dd214f48d3833601941d"></a><!-- doxytag: member="BaseSimpleCPU::tc" ref="a1d94ea1eaa23dd214f48d3833601941d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* <a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">BaseSimpleCPU::tc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> object, provides an interface for external objects to modify this thread's state. </p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00127">127</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00349">checkForInterrupts()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00096">checkPcEventQueue()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00331">dbg_vtophys()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="timing_8cc_source.html#l00068">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00085">AtomicSimpleCPU::init()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, <a class="el" href="atomic_8cc_source.html#l00316">AtomicSimpleCPU::readMem()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00452">tcBase()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>, and <a class="el" href="atomic_8cc_source.html#l00405">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b1d88fd3d64c7475fed2adb94515f7d"></a><!-- doxytag: member="BaseSimpleCPU::thread" ref="a3b1d88fd3d64c7475fed2adb94515f7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleThread.html">SimpleThread</a>* <a class="el" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d">BaseSimpleCPU::thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> object, provides all the architectural state. </p>

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">122</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00204">TimingSimpleCPU::activateContext()</a>, <a class="el" href="atomic_8cc_source.html#l00229">AtomicSimpleCPU::activateContext()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">advancePC()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00088">BaseSimpleCPU()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00349">checkForInterrupts()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00096">checkPcEventQueue()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00189">countInst()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00412">demapDataPage()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00407">demapInstPage()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00402">demapPage()</a>, <a class="el" href="timing_8cc_source.html#l00131">TimingSimpleCPU::drainResume()</a>, <a class="el" href="atomic_8cc_source.html#l00153">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="timing_8cc_source.html#l00545">TimingSimpleCPU::fetch()</a>, <a class="el" href="timing_8cc_source.html#l00242">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00442">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00440">hwrei()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00366">instAddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00368">microPC()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00461">mwaitAtomic()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00367">nextInstAddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00364">pcState()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00321">readCCRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00307">readFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00314">readFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00301">readIntRegOperand()</a>, <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, <a class="el" href="atomic_8cc_source.html#l00316">AtomicSimpleCPU::readMem()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00375">readMiscReg()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00370">readMiscRegNoEffect()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00387">readMiscRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00356">readPredicate()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00417">readStCondFailures()</a>, <a class="el" href="timing_8cc_source.html#l00814">TimingSimpleCPU::DcachePort::recvTimingSnoopReq()</a>, <a class="el" href="timing_8cc_source.html#l00268">TimingSimpleCPU::sendData()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00349">setCCRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00334">setFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00341">setFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00328">setIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00381">setMiscReg()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00394">setMiscRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00357">setPredicate()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00421">setStCondFailures()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00365">setupFetchRequest()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00441">simPalCheck()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00583">startup()</a>, <a class="el" href="timing_8cc_source.html#l00222">TimingSimpleCPU::suspendContext()</a>, <a class="el" href="atomic_8cc_source.html#l00251">AtomicSimpleCPU::suspendContext()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00444">syscall()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00337">wakeup()</a>, <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>, and <a class="el" href="atomic_8cc_source.html#l00405">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c5b42da4bb058bf584c14d4efe4e456"></a><!-- doxytag: member="BaseSimpleCPU::traceData" ref="a1c5b42da4bb058bf584c14d4efe4e456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a>* <a class="el" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">BaseSimpleCPU::traceData</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2simple_2base_8hh_source.html#l00094">94</a> of file <a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00744">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00642">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00464">postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00379">preExecute()</a>, <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, <a class="el" href="atomic_8cc_source.html#l00316">AtomicSimpleCPU::readMem()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00357">setPredicate()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00337">TimingSimpleCPU::translationFault()</a>, <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>, and <a class="el" href="atomic_8cc_source.html#l00405">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/simple/<a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a></li>
<li>cpu/simple/<a class="el" href="cpu_2simple_2base_8cc_source.html">base.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:17 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
