// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLPMA(
  input         clock,
  input         reset,
  output        auto_in_a_ready,
  input         auto_in_a_valid,
  input  [3:0]  auto_in_a_bits_opcode,
  input  [1:0]  auto_in_a_bits_size,
  input  [2:0]  auto_in_a_bits_source,
  input  [29:0] auto_in_a_bits_address,
  input  [7:0]  auto_in_a_bits_mask,
  input  [63:0] auto_in_a_bits_data,
  input         auto_in_d_ready,
  output        auto_in_d_valid,
  output [3:0]  auto_in_d_bits_opcode,
  output [1:0]  auto_in_d_bits_size,
  output [2:0]  auto_in_d_bits_source,
  output [63:0] auto_in_d_bits_data,
  input  [47:0] io_req_0_bits_addr,
  input  [47:0] io_req_1_bits_addr,
  output        io_resp_0_ld,
  output        io_resp_0_st,
  output        io_resp_0_instr,
  output        io_resp_0_mmio,
  output        io_resp_0_atomic,
  output        io_resp_1_ld,
  output        io_resp_1_st,
  output        io_resp_1_instr,
  output        io_resp_1_mmio,
  output        io_resp_1_atomic
);

  wire              _out_back_q_io_enq_ready;
  wire              _out_back_q_io_deq_valid;
  wire              _out_back_q_io_deq_bits_read;
  wire [8:0]        _out_back_q_io_deq_bits_index;
  wire [63:0]       _out_back_q_io_deq_bits_data;
  wire [7:0]        _out_back_q_io_deq_bits_mask;
  reg  [63:0]       pmaCfgMerged_0;
  reg  [63:0]       pmaCfgMerged_1;
  reg  [45:0]       addr_0;
  reg  [45:0]       addr_1;
  reg  [45:0]       addr_2;
  reg  [45:0]       addr_3;
  reg  [45:0]       addr_4;
  reg  [45:0]       addr_5;
  reg  [45:0]       addr_6;
  reg  [45:0]       addr_7;
  reg  [45:0]       addr_8;
  reg  [45:0]       addr_9;
  reg  [45:0]       addr_10;
  reg  [45:0]       addr_11;
  reg  [45:0]       addr_12;
  reg  [45:0]       addr_13;
  reg  [45:0]       addr_14;
  reg  [45:0]       addr_15;
  reg  [47:0]       mask_0;
  reg  [47:0]       mask_1;
  reg  [47:0]       mask_2;
  reg  [47:0]       mask_3;
  reg  [47:0]       mask_4;
  reg  [47:0]       mask_5;
  reg  [47:0]       mask_6;
  reg  [47:0]       mask_7;
  reg  [47:0]       mask_8;
  reg  [47:0]       mask_9;
  reg  [47:0]       mask_10;
  reg  [47:0]       mask_11;
  reg  [47:0]       mask_12;
  reg  [47:0]       mask_13;
  reg  [47:0]       mask_14;
  reg  [47:0]       mask_15;
  wire              in_bits_read = auto_in_a_bits_opcode == 4'h4;
  wire [3:0]        _GEN = {auto_in_a_bits_address[11:9], auto_in_a_bits_address[7]};
  wire [3:0]        _GEN_0 =
    {_out_back_q_io_deq_bits_index[8:6], _out_back_q_io_deq_bits_index[4]};
  wire [63:0]       out_frontMask =
    {{8{auto_in_a_bits_mask[7]}},
     {8{auto_in_a_bits_mask[6]}},
     {8{auto_in_a_bits_mask[5]}},
     {8{auto_in_a_bits_mask[4]}},
     {8{auto_in_a_bits_mask[3]}},
     {8{auto_in_a_bits_mask[2]}},
     {8{auto_in_a_bits_mask[1]}},
     {8{auto_in_a_bits_mask[0]}}};
  wire [63:0]       out_backMask =
    {{8{_out_back_q_io_deq_bits_mask[7]}},
     {8{_out_back_q_io_deq_bits_mask[6]}},
     {8{_out_back_q_io_deq_bits_mask[5]}},
     {8{_out_back_q_io_deq_bits_mask[4]}},
     {8{_out_back_q_io_deq_bits_mask[3]}},
     {8{_out_back_q_io_deq_bits_mask[2]}},
     {8{_out_back_q_io_deq_bits_mask[1]}},
     {8{_out_back_q_io_deq_bits_mask[0]}}};
  reg               out_v_reg;
  reg               out_v_reg_1;
  reg               out_v_reg_2;
  reg               out_v_reg_3;
  wire [4:0]        out_oindex =
    {_out_back_q_io_deq_bits_index[5], _out_back_q_io_deq_bits_index[3:0]};
  wire [4:0]        _GEN_1 = {auto_in_a_bits_address[8], auto_in_a_bits_address[6:3]};
  wire [4:0]        _GEN_2 =
    {_out_back_q_io_deq_bits_index[5], _out_back_q_io_deq_bits_index[3:0]};
  wire              out_backSel_0 = _GEN_2 == 5'h0;
  wire              out_backSel_2 = _GEN_2 == 5'h2;
  wire              _out_rifireMux_T_1 =
    auto_in_a_valid & _out_back_q_io_enq_ready & in_bits_read;
  wire [31:0]       _GEN_3 =
    {{1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~out_v_reg_3 | ~(|out_frontMask) | (|_GEN)},
     {~out_v_reg_2 | ~(|out_frontMask) | (|_GEN)},
     {~out_v_reg_1 | ~(|out_frontMask) | (|_GEN)},
     {~out_v_reg | ~(|out_frontMask) | (|_GEN)}};
  wire              _out_wofireMux_T = _out_back_q_io_deq_valid & auto_in_d_ready;
  wire              _out_rofireMux_T_1 = _out_wofireMux_T & _out_back_q_io_deq_bits_read;
  wire [31:0]       _GEN_4 =
    {{1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {out_v_reg_3 | ~(|out_backMask) | (|_GEN_0)},
     {out_v_reg_2 | ~(|out_backMask) | (|_GEN_0)},
     {out_v_reg_1 | ~(|out_backMask) | (|_GEN_0)},
     {out_v_reg | ~(|out_backMask) | (|_GEN_0)}};
  wire              _out_wofireMux_T_2 = _out_wofireMux_T & ~_out_back_q_io_deq_bits_read;
  wire              out_iready =
    ~in_bits_read | _GEN_3[{auto_in_a_bits_address[8], auto_in_a_bits_address[6:3]}];
  wire              out_oready = ~_out_back_q_io_deq_bits_read | _GEN_4[out_oindex];
  wire [31:0]       _GEN_5 =
    {{~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)},
     {~(|_GEN_0)}};
  wire [31:0][63:0] _GEN_6 =
    {{{18'h0, pmaCfgMerged_1[60] ? {addr_15[45:9], 9'h1FF} : {addr_15[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[52] ? {addr_14[45:9], 9'h1FF} : {addr_14[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[44] ? {addr_13[45:9], 9'h1FF} : {addr_13[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[36] ? {addr_12[45:9], 9'h1FF} : {addr_12[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[28] ? {addr_11[45:9], 9'h1FF} : {addr_11[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[20] ? {addr_10[45:9], 9'h1FF} : {addr_10[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[12] ? {addr_9[45:9], 9'h1FF} : {addr_9[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_1[4] ? {addr_8[45:9], 9'h1FF} : {addr_8[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[60] ? {addr_7[45:9], 9'h1FF} : {addr_7[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[52] ? {addr_6[45:9], 9'h1FF} : {addr_6[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[44] ? {addr_5[45:9], 9'h1FF} : {addr_5[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[36] ? {addr_4[45:9], 9'h1FF} : {addr_4[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[28] ? {addr_3[45:9], 9'h1FF} : {addr_3[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[20] ? {addr_2[45:9], 9'h1FF} : {addr_2[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[12] ? {addr_1[45:9], 9'h1FF} : {addr_1[45:10], 10'h0}}},
     {{18'h0, pmaCfgMerged_0[4] ? {addr_0[45:9], 9'h1FF} : {addr_0[45:10], 10'h0}}},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {pmaCfgMerged_1},
     {64'h0},
     {pmaCfgMerged_0}};
  wire              out_f_woready =
    _out_wofireMux_T_2 & out_backSel_0 & ~(|_GEN_0) & (&out_backMask);
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_0_a =
    pmaCfgMerged_0[7]
      ? pmaCfgMerged_0[4:3]
      : {_out_back_q_io_deq_bits_data[4], |(_out_back_q_io_deq_bits_data[4:3])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_1_a =
    pmaCfgMerged_0[15]
      ? pmaCfgMerged_0[12:11]
      : {_out_back_q_io_deq_bits_data[12], |(_out_back_q_io_deq_bits_data[12:11])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_2_a =
    pmaCfgMerged_0[23]
      ? pmaCfgMerged_0[20:19]
      : {_out_back_q_io_deq_bits_data[20], |(_out_back_q_io_deq_bits_data[20:19])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_3_a =
    pmaCfgMerged_0[31]
      ? pmaCfgMerged_0[28:27]
      : {_out_back_q_io_deq_bits_data[28], |(_out_back_q_io_deq_bits_data[28:27])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_4_a =
    pmaCfgMerged_0[39]
      ? pmaCfgMerged_0[36:35]
      : {_out_back_q_io_deq_bits_data[36], |(_out_back_q_io_deq_bits_data[36:35])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_5_a =
    pmaCfgMerged_0[47]
      ? pmaCfgMerged_0[44:43]
      : {_out_back_q_io_deq_bits_data[44], |(_out_back_q_io_deq_bits_data[44:43])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_6_a =
    pmaCfgMerged_0[55]
      ? pmaCfgMerged_0[52:51]
      : {_out_back_q_io_deq_bits_data[52], |(_out_back_q_io_deq_bits_data[52:51])};
  wire [1:0]        out_pmaCfgMerged_0_cfgVec_7_a =
    pmaCfgMerged_0[63]
      ? pmaCfgMerged_0[60:59]
      : {_out_back_q_io_deq_bits_data[60], |(_out_back_q_io_deq_bits_data[60:59])};
  wire              out_f_woready_1 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h1E & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_14_locked =
    pmaCfgMerged_1[55] | pmaCfgMerged_1[47] & pmaCfgMerged_1[44:43] == 2'h1;
  wire              out_f_woready_3 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h19 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_9_locked =
    pmaCfgMerged_1[15] | pmaCfgMerged_1[7] & pmaCfgMerged_1[4:3] == 2'h1;
  wire              out_f_woready_4 =
    _out_wofireMux_T_2 & out_backSel_2 & ~(|_GEN_0) & (&out_backMask);
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_0_a =
    pmaCfgMerged_1[7]
      ? pmaCfgMerged_1[4:3]
      : {_out_back_q_io_deq_bits_data[4], |(_out_back_q_io_deq_bits_data[4:3])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_1_a =
    pmaCfgMerged_1[15]
      ? pmaCfgMerged_1[12:11]
      : {_out_back_q_io_deq_bits_data[12], |(_out_back_q_io_deq_bits_data[12:11])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_2_a =
    pmaCfgMerged_1[23]
      ? pmaCfgMerged_1[20:19]
      : {_out_back_q_io_deq_bits_data[20], |(_out_back_q_io_deq_bits_data[20:19])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_3_a =
    pmaCfgMerged_1[31]
      ? pmaCfgMerged_1[28:27]
      : {_out_back_q_io_deq_bits_data[28], |(_out_back_q_io_deq_bits_data[28:27])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_4_a =
    pmaCfgMerged_1[39]
      ? pmaCfgMerged_1[36:35]
      : {_out_back_q_io_deq_bits_data[36], |(_out_back_q_io_deq_bits_data[36:35])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_5_a =
    pmaCfgMerged_1[47]
      ? pmaCfgMerged_1[44:43]
      : {_out_back_q_io_deq_bits_data[44], |(_out_back_q_io_deq_bits_data[44:43])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_6_a =
    pmaCfgMerged_1[55]
      ? pmaCfgMerged_1[52:51]
      : {_out_back_q_io_deq_bits_data[52], |(_out_back_q_io_deq_bits_data[52:51])};
  wire [1:0]        out_pmaCfgMerged_1_cfgVec_7_a =
    pmaCfgMerged_1[63]
      ? pmaCfgMerged_1[60:59]
      : {_out_back_q_io_deq_bits_data[60], |(_out_back_q_io_deq_bits_data[60:59])};
  wire              out_f_woready_5 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h1C & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_12_locked =
    pmaCfgMerged_1[39] | pmaCfgMerged_1[31] & pmaCfgMerged_1[28:27] == 2'h1;
  wire              out_f_woready_6 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h17 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_7_locked =
    pmaCfgMerged_0[63] | pmaCfgMerged_0[55] & pmaCfgMerged_0[52:51] == 2'h1;
  wire              out_f_woready_7 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h1B & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_11_locked =
    pmaCfgMerged_1[31] | pmaCfgMerged_1[23] & pmaCfgMerged_1[20:19] == 2'h1;
  wire              out_f_woready_8 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h18 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_8_locked =
    pmaCfgMerged_1[7] | pmaCfgMerged_0[63] & pmaCfgMerged_0[60:59] == 2'h1;
  wire              out_f_woready_9 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h14 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_4_locked =
    pmaCfgMerged_0[39] | pmaCfgMerged_0[31] & pmaCfgMerged_0[28:27] == 2'h1;
  wire              out_f_woready_10 =
    _out_wofireMux_T_2 & (&_GEN_2) & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_15_locked =
    pmaCfgMerged_1[63] | pmaCfgMerged_1[55] & pmaCfgMerged_1[52:51] == 2'h1;
  wire              out_f_woready_11 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h1A & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_10_locked =
    pmaCfgMerged_1[23] | pmaCfgMerged_1[15] & pmaCfgMerged_1[12:11] == 2'h1;
  wire              out_f_woready_12 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h15 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_5_locked =
    pmaCfgMerged_0[47] | pmaCfgMerged_0[39] & pmaCfgMerged_0[36:35] == 2'h1;
  wire              out_f_woready_13 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h16 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_6_locked =
    pmaCfgMerged_0[55] | pmaCfgMerged_0[47] & pmaCfgMerged_0[44:43] == 2'h1;
  wire              out_f_woready_14 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h11 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_1_locked =
    pmaCfgMerged_0[15] | pmaCfgMerged_0[7] & pmaCfgMerged_0[4:3] == 2'h1;
  wire              out_f_woready_15 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h1D & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_13_locked =
    pmaCfgMerged_1[47] | pmaCfgMerged_1[39] & pmaCfgMerged_1[36:35] == 2'h1;
  wire              out_f_woready_16 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h10 & ~(|_GEN_0) & (&out_backMask);
  wire              out_f_woready_17 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h12 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_2_locked =
    pmaCfgMerged_0[23] | pmaCfgMerged_0[15] & pmaCfgMerged_0[12:11] == 2'h1;
  wire              out_f_woready_19 =
    _out_wofireMux_T_2 & _GEN_2 == 5'h13 & ~(|_GEN_0) & (&out_backMask);
  wire              out_addr_3_locked =
    pmaCfgMerged_0[31] | pmaCfgMerged_0[23] & pmaCfgMerged_0[20:19] == 2'h1;
  wire [45:0]       out_addr_0_mask_0_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[3]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_0_match_mask_c_addr =
    {addr_0[44:0], out_pmaCfgMerged_0_cfgVec_0_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_1_mask_1_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[11]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_1_match_mask_c_addr =
    {addr_1[44:0], out_pmaCfgMerged_0_cfgVec_1_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_2_mask_2_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[19]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_2_match_mask_c_addr =
    {addr_2[44:0], out_pmaCfgMerged_0_cfgVec_2_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_3_mask_3_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[27]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_3_match_mask_c_addr =
    {addr_3[44:0], out_pmaCfgMerged_0_cfgVec_3_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_4_mask_4_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[35]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_4_match_mask_c_addr =
    {addr_4[44:0], out_pmaCfgMerged_0_cfgVec_4_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_5_mask_5_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[43]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_5_match_mask_c_addr =
    {addr_5[44:0], out_pmaCfgMerged_0_cfgVec_5_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_6_mask_6_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[51]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_6_match_mask_c_addr =
    {addr_6[44:0], out_pmaCfgMerged_0_cfgVec_6_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_7_mask_7_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_0[59]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_0_mask_7_match_mask_c_addr =
    {addr_7[44:0], out_pmaCfgMerged_0_cfgVec_7_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_8_mask_8_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[3]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_8_match_mask_c_addr =
    {addr_8[44:0], out_pmaCfgMerged_1_cfgVec_0_a[0]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_9_match_mask_c_addr =
    {addr_9[44:0], out_pmaCfgMerged_1_cfgVec_1_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_9_mask_9_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[11]} | 46'h3FF;
  wire [45:0]       out_addr_10_mask_10_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[19]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_10_match_mask_c_addr =
    {addr_10[44:0], out_pmaCfgMerged_1_cfgVec_2_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_11_mask_11_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[27]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_11_match_mask_c_addr =
    {addr_11[44:0], out_pmaCfgMerged_1_cfgVec_3_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_12_mask_12_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[35]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_12_match_mask_c_addr =
    {addr_12[44:0], out_pmaCfgMerged_1_cfgVec_4_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_13_mask_13_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[43]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_13_match_mask_c_addr =
    {addr_13[44:0], out_pmaCfgMerged_1_cfgVec_5_a[0]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_14_match_mask_c_addr =
    {addr_14[44:0], out_pmaCfgMerged_1_cfgVec_6_a[0]} | 46'h3FF;
  wire [45:0]       out_addr_14_mask_14_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[51]} | 46'h3FF;
  wire [45:0]       out_addr_15_mask_15_match_mask_c_addr =
    {_out_back_q_io_deq_bits_data[44:0], pmaCfgMerged_1[59]} | 46'h3FF;
  wire [45:0]       out_pmaCfgMerged_1_mask_15_match_mask_c_addr =
    {addr_15[44:0], out_pmaCfgMerged_1_cfgVec_7_a[0]} | 46'h3FF;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pmaCfgMerged_0 <= 64'hB0B0B0F0B000000;
      pmaCfgMerged_1 <= 64'h186F0B080B0B0B0F;
      addr_0 <= 46'h0;
      addr_1 <= 46'h0;
      addr_2 <= 46'h0;
      addr_3 <= 46'h4000000;
      addr_4 <= 46'h8000000;
      addr_5 <= 46'hC004000;
      addr_6 <= 46'hC014000;
      addr_7 <= 46'hE008000;
      addr_8 <= 46'hE008400;
      addr_9 <= 46'hE008800;
      addr_10 <= 46'hE400000;
      addr_11 <= 46'hE400800;
      addr_12 <= 46'hE800000;
      addr_13 <= 46'h20000000;
      addr_14 <= 46'h20000000000;
      addr_15 <= 46'h1FFFFFFFFFFF;
      mask_0 <= 48'hFFF;
      mask_1 <= 48'hFFF;
      mask_2 <= 48'hFFF;
      mask_3 <= 48'hFFF;
      mask_4 <= 48'hFFF;
      mask_5 <= 48'hFFF;
      mask_6 <= 48'hFFF;
      mask_7 <= 48'hFFF;
      mask_8 <= 48'hFFF;
      mask_9 <= 48'hFFF;
      mask_10 <= 48'hFFF;
      mask_11 <= 48'hFFF;
      mask_12 <= 48'hFFF;
      mask_13 <= 48'hFFF;
      mask_14 <= 48'hFFF;
      mask_15 <= 48'hFFFFFFFFFFFF;
      out_v_reg <= 1'h0;
      out_v_reg_1 <= 1'h0;
      out_v_reg_2 <= 1'h0;
      out_v_reg_3 <= 1'h0;
    end
    else begin
      if (out_f_woready)
        pmaCfgMerged_0 <=
          {pmaCfgMerged_0[63] ? pmaCfgMerged_0[63] : _out_back_q_io_deq_bits_data[63],
           pmaCfgMerged_0[63] ? pmaCfgMerged_0[62] : _out_back_q_io_deq_bits_data[62],
           pmaCfgMerged_0[63] ? pmaCfgMerged_0[61] : _out_back_q_io_deq_bits_data[61],
           out_pmaCfgMerged_0_cfgVec_7_a,
           pmaCfgMerged_0[63] ? pmaCfgMerged_0[58] : _out_back_q_io_deq_bits_data[58],
           pmaCfgMerged_0[63]
             ? pmaCfgMerged_0[57]
             : _out_back_q_io_deq_bits_data[57] & _out_back_q_io_deq_bits_data[56],
           pmaCfgMerged_0[63] ? pmaCfgMerged_0[56] : _out_back_q_io_deq_bits_data[56],
           pmaCfgMerged_0[55] ? pmaCfgMerged_0[55] : _out_back_q_io_deq_bits_data[55],
           pmaCfgMerged_0[55] ? pmaCfgMerged_0[54] : _out_back_q_io_deq_bits_data[54],
           pmaCfgMerged_0[55] ? pmaCfgMerged_0[53] : _out_back_q_io_deq_bits_data[53],
           out_pmaCfgMerged_0_cfgVec_6_a,
           pmaCfgMerged_0[55] ? pmaCfgMerged_0[50] : _out_back_q_io_deq_bits_data[50],
           pmaCfgMerged_0[55]
             ? pmaCfgMerged_0[49]
             : _out_back_q_io_deq_bits_data[49] & _out_back_q_io_deq_bits_data[48],
           pmaCfgMerged_0[55] ? pmaCfgMerged_0[48] : _out_back_q_io_deq_bits_data[48],
           pmaCfgMerged_0[47] ? pmaCfgMerged_0[47] : _out_back_q_io_deq_bits_data[47],
           pmaCfgMerged_0[47] ? pmaCfgMerged_0[46] : _out_back_q_io_deq_bits_data[46],
           pmaCfgMerged_0[47] ? pmaCfgMerged_0[45] : _out_back_q_io_deq_bits_data[45],
           out_pmaCfgMerged_0_cfgVec_5_a,
           pmaCfgMerged_0[47] ? pmaCfgMerged_0[42] : _out_back_q_io_deq_bits_data[42],
           pmaCfgMerged_0[47]
             ? pmaCfgMerged_0[41]
             : _out_back_q_io_deq_bits_data[41] & _out_back_q_io_deq_bits_data[40],
           pmaCfgMerged_0[47] ? pmaCfgMerged_0[40] : _out_back_q_io_deq_bits_data[40],
           pmaCfgMerged_0[39] ? pmaCfgMerged_0[39] : _out_back_q_io_deq_bits_data[39],
           pmaCfgMerged_0[39] ? pmaCfgMerged_0[38] : _out_back_q_io_deq_bits_data[38],
           pmaCfgMerged_0[39] ? pmaCfgMerged_0[37] : _out_back_q_io_deq_bits_data[37],
           out_pmaCfgMerged_0_cfgVec_4_a,
           pmaCfgMerged_0[39] ? pmaCfgMerged_0[34] : _out_back_q_io_deq_bits_data[34],
           pmaCfgMerged_0[39]
             ? pmaCfgMerged_0[33]
             : _out_back_q_io_deq_bits_data[33] & _out_back_q_io_deq_bits_data[32],
           pmaCfgMerged_0[39] ? pmaCfgMerged_0[32] : _out_back_q_io_deq_bits_data[32],
           pmaCfgMerged_0[31] ? pmaCfgMerged_0[31] : _out_back_q_io_deq_bits_data[31],
           pmaCfgMerged_0[31] ? pmaCfgMerged_0[30] : _out_back_q_io_deq_bits_data[30],
           pmaCfgMerged_0[31] ? pmaCfgMerged_0[29] : _out_back_q_io_deq_bits_data[29],
           out_pmaCfgMerged_0_cfgVec_3_a,
           pmaCfgMerged_0[31] ? pmaCfgMerged_0[26] : _out_back_q_io_deq_bits_data[26],
           pmaCfgMerged_0[31]
             ? pmaCfgMerged_0[25]
             : _out_back_q_io_deq_bits_data[25] & _out_back_q_io_deq_bits_data[24],
           pmaCfgMerged_0[31] ? pmaCfgMerged_0[24] : _out_back_q_io_deq_bits_data[24],
           pmaCfgMerged_0[23] ? pmaCfgMerged_0[23] : _out_back_q_io_deq_bits_data[23],
           pmaCfgMerged_0[23] ? pmaCfgMerged_0[22] : _out_back_q_io_deq_bits_data[22],
           pmaCfgMerged_0[23] ? pmaCfgMerged_0[21] : _out_back_q_io_deq_bits_data[21],
           out_pmaCfgMerged_0_cfgVec_2_a,
           pmaCfgMerged_0[23] ? pmaCfgMerged_0[18] : _out_back_q_io_deq_bits_data[18],
           pmaCfgMerged_0[23]
             ? pmaCfgMerged_0[17]
             : _out_back_q_io_deq_bits_data[17] & _out_back_q_io_deq_bits_data[16],
           pmaCfgMerged_0[23] ? pmaCfgMerged_0[16] : _out_back_q_io_deq_bits_data[16],
           pmaCfgMerged_0[15] ? pmaCfgMerged_0[15] : _out_back_q_io_deq_bits_data[15],
           pmaCfgMerged_0[15] ? pmaCfgMerged_0[14] : _out_back_q_io_deq_bits_data[14],
           pmaCfgMerged_0[15] ? pmaCfgMerged_0[13] : _out_back_q_io_deq_bits_data[13],
           out_pmaCfgMerged_0_cfgVec_1_a,
           pmaCfgMerged_0[15] ? pmaCfgMerged_0[10] : _out_back_q_io_deq_bits_data[10],
           pmaCfgMerged_0[15]
             ? pmaCfgMerged_0[9]
             : _out_back_q_io_deq_bits_data[9] & _out_back_q_io_deq_bits_data[8],
           pmaCfgMerged_0[15] ? pmaCfgMerged_0[8] : _out_back_q_io_deq_bits_data[8],
           pmaCfgMerged_0[7] ? pmaCfgMerged_0[7] : _out_back_q_io_deq_bits_data[7],
           pmaCfgMerged_0[7] ? pmaCfgMerged_0[6] : _out_back_q_io_deq_bits_data[6],
           pmaCfgMerged_0[7] ? pmaCfgMerged_0[5] : _out_back_q_io_deq_bits_data[5],
           out_pmaCfgMerged_0_cfgVec_0_a,
           pmaCfgMerged_0[7] ? pmaCfgMerged_0[2] : _out_back_q_io_deq_bits_data[2],
           pmaCfgMerged_0[7]
             ? pmaCfgMerged_0[1]
             : _out_back_q_io_deq_bits_data[1] & _out_back_q_io_deq_bits_data[0],
           pmaCfgMerged_0[7] ? pmaCfgMerged_0[0] : _out_back_q_io_deq_bits_data[0]};
      if (out_f_woready_4)
        pmaCfgMerged_1 <=
          {pmaCfgMerged_1[63] ? pmaCfgMerged_1[63] : _out_back_q_io_deq_bits_data[63],
           pmaCfgMerged_1[63] ? pmaCfgMerged_1[62] : _out_back_q_io_deq_bits_data[62],
           pmaCfgMerged_1[63] ? pmaCfgMerged_1[61] : _out_back_q_io_deq_bits_data[61],
           out_pmaCfgMerged_1_cfgVec_7_a,
           pmaCfgMerged_1[63] ? pmaCfgMerged_1[58] : _out_back_q_io_deq_bits_data[58],
           pmaCfgMerged_1[63]
             ? pmaCfgMerged_1[57]
             : _out_back_q_io_deq_bits_data[57] & _out_back_q_io_deq_bits_data[56],
           pmaCfgMerged_1[63] ? pmaCfgMerged_1[56] : _out_back_q_io_deq_bits_data[56],
           pmaCfgMerged_1[55] ? pmaCfgMerged_1[55] : _out_back_q_io_deq_bits_data[55],
           pmaCfgMerged_1[55] ? pmaCfgMerged_1[54] : _out_back_q_io_deq_bits_data[54],
           pmaCfgMerged_1[55] ? pmaCfgMerged_1[53] : _out_back_q_io_deq_bits_data[53],
           out_pmaCfgMerged_1_cfgVec_6_a,
           pmaCfgMerged_1[55] ? pmaCfgMerged_1[50] : _out_back_q_io_deq_bits_data[50],
           pmaCfgMerged_1[55]
             ? pmaCfgMerged_1[49]
             : _out_back_q_io_deq_bits_data[49] & _out_back_q_io_deq_bits_data[48],
           pmaCfgMerged_1[55] ? pmaCfgMerged_1[48] : _out_back_q_io_deq_bits_data[48],
           pmaCfgMerged_1[47] ? pmaCfgMerged_1[47] : _out_back_q_io_deq_bits_data[47],
           pmaCfgMerged_1[47] ? pmaCfgMerged_1[46] : _out_back_q_io_deq_bits_data[46],
           pmaCfgMerged_1[47] ? pmaCfgMerged_1[45] : _out_back_q_io_deq_bits_data[45],
           out_pmaCfgMerged_1_cfgVec_5_a,
           pmaCfgMerged_1[47] ? pmaCfgMerged_1[42] : _out_back_q_io_deq_bits_data[42],
           pmaCfgMerged_1[47]
             ? pmaCfgMerged_1[41]
             : _out_back_q_io_deq_bits_data[41] & _out_back_q_io_deq_bits_data[40],
           pmaCfgMerged_1[47] ? pmaCfgMerged_1[40] : _out_back_q_io_deq_bits_data[40],
           pmaCfgMerged_1[39] ? pmaCfgMerged_1[39] : _out_back_q_io_deq_bits_data[39],
           pmaCfgMerged_1[39] ? pmaCfgMerged_1[38] : _out_back_q_io_deq_bits_data[38],
           pmaCfgMerged_1[39] ? pmaCfgMerged_1[37] : _out_back_q_io_deq_bits_data[37],
           out_pmaCfgMerged_1_cfgVec_4_a,
           pmaCfgMerged_1[39] ? pmaCfgMerged_1[34] : _out_back_q_io_deq_bits_data[34],
           pmaCfgMerged_1[39]
             ? pmaCfgMerged_1[33]
             : _out_back_q_io_deq_bits_data[33] & _out_back_q_io_deq_bits_data[32],
           pmaCfgMerged_1[39] ? pmaCfgMerged_1[32] : _out_back_q_io_deq_bits_data[32],
           pmaCfgMerged_1[31] ? pmaCfgMerged_1[31] : _out_back_q_io_deq_bits_data[31],
           pmaCfgMerged_1[31] ? pmaCfgMerged_1[30] : _out_back_q_io_deq_bits_data[30],
           pmaCfgMerged_1[31] ? pmaCfgMerged_1[29] : _out_back_q_io_deq_bits_data[29],
           out_pmaCfgMerged_1_cfgVec_3_a,
           pmaCfgMerged_1[31] ? pmaCfgMerged_1[26] : _out_back_q_io_deq_bits_data[26],
           pmaCfgMerged_1[31]
             ? pmaCfgMerged_1[25]
             : _out_back_q_io_deq_bits_data[25] & _out_back_q_io_deq_bits_data[24],
           pmaCfgMerged_1[31] ? pmaCfgMerged_1[24] : _out_back_q_io_deq_bits_data[24],
           pmaCfgMerged_1[23] ? pmaCfgMerged_1[23] : _out_back_q_io_deq_bits_data[23],
           pmaCfgMerged_1[23] ? pmaCfgMerged_1[22] : _out_back_q_io_deq_bits_data[22],
           pmaCfgMerged_1[23] ? pmaCfgMerged_1[21] : _out_back_q_io_deq_bits_data[21],
           out_pmaCfgMerged_1_cfgVec_2_a,
           pmaCfgMerged_1[23] ? pmaCfgMerged_1[18] : _out_back_q_io_deq_bits_data[18],
           pmaCfgMerged_1[23]
             ? pmaCfgMerged_1[17]
             : _out_back_q_io_deq_bits_data[17] & _out_back_q_io_deq_bits_data[16],
           pmaCfgMerged_1[23] ? pmaCfgMerged_1[16] : _out_back_q_io_deq_bits_data[16],
           pmaCfgMerged_1[15] ? pmaCfgMerged_1[15] : _out_back_q_io_deq_bits_data[15],
           pmaCfgMerged_1[15] ? pmaCfgMerged_1[14] : _out_back_q_io_deq_bits_data[14],
           pmaCfgMerged_1[15] ? pmaCfgMerged_1[13] : _out_back_q_io_deq_bits_data[13],
           out_pmaCfgMerged_1_cfgVec_1_a,
           pmaCfgMerged_1[15] ? pmaCfgMerged_1[10] : _out_back_q_io_deq_bits_data[10],
           pmaCfgMerged_1[15]
             ? pmaCfgMerged_1[9]
             : _out_back_q_io_deq_bits_data[9] & _out_back_q_io_deq_bits_data[8],
           pmaCfgMerged_1[15] ? pmaCfgMerged_1[8] : _out_back_q_io_deq_bits_data[8],
           pmaCfgMerged_1[7] ? pmaCfgMerged_1[7] : _out_back_q_io_deq_bits_data[7],
           pmaCfgMerged_1[7] ? pmaCfgMerged_1[6] : _out_back_q_io_deq_bits_data[6],
           pmaCfgMerged_1[7] ? pmaCfgMerged_1[5] : _out_back_q_io_deq_bits_data[5],
           out_pmaCfgMerged_1_cfgVec_0_a,
           pmaCfgMerged_1[7] ? pmaCfgMerged_1[2] : _out_back_q_io_deq_bits_data[2],
           pmaCfgMerged_1[7]
             ? pmaCfgMerged_1[1]
             : _out_back_q_io_deq_bits_data[1] & _out_back_q_io_deq_bits_data[0],
           pmaCfgMerged_1[7] ? pmaCfgMerged_1[0] : _out_back_q_io_deq_bits_data[0]};
      if (out_f_woready_16 & ~(pmaCfgMerged_0[7]))
        addr_0 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_14 & ~out_addr_1_locked)
        addr_1 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_17 & ~out_addr_2_locked)
        addr_2 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_19 & ~out_addr_3_locked)
        addr_3 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_9 & ~out_addr_4_locked)
        addr_4 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_12 & ~out_addr_5_locked)
        addr_5 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_13 & ~out_addr_6_locked)
        addr_6 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_6 & ~out_addr_7_locked)
        addr_7 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_8 & ~out_addr_8_locked)
        addr_8 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_3 & ~out_addr_9_locked)
        addr_9 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_11 & ~out_addr_10_locked)
        addr_10 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_7 & ~out_addr_11_locked)
        addr_11 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_5 & ~out_addr_12_locked)
        addr_12 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_15 & ~out_addr_13_locked)
        addr_13 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_1 & ~out_addr_14_locked)
        addr_14 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_10 & ~out_addr_15_locked)
        addr_15 <= _out_back_q_io_deq_bits_data[45:0];
      if (out_f_woready_16)
        mask_0 <=
          pmaCfgMerged_0[7]
            ? mask_0
            : {out_addr_0_mask_0_match_mask_c_addr
                 & ~(46'(out_addr_0_mask_0_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[7]) & out_pmaCfgMerged_0_cfgVec_0_a[1])
        mask_0 <=
          {out_pmaCfgMerged_0_mask_0_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_0_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_14)
        mask_1 <=
          out_addr_1_locked
            ? mask_1
            : {out_addr_1_mask_1_match_mask_c_addr
                 & ~(46'(out_addr_1_mask_1_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[15]) & out_pmaCfgMerged_0_cfgVec_1_a[1])
        mask_1 <=
          {out_pmaCfgMerged_0_mask_1_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_1_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_17)
        mask_2 <=
          out_addr_2_locked
            ? mask_2
            : {out_addr_2_mask_2_match_mask_c_addr
                 & ~(46'(out_addr_2_mask_2_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[23]) & out_pmaCfgMerged_0_cfgVec_2_a[1])
        mask_2 <=
          {out_pmaCfgMerged_0_mask_2_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_2_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_19)
        mask_3 <=
          out_addr_3_locked
            ? mask_3
            : {out_addr_3_mask_3_match_mask_c_addr
                 & ~(46'(out_addr_3_mask_3_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[31]) & out_pmaCfgMerged_0_cfgVec_3_a[1])
        mask_3 <=
          {out_pmaCfgMerged_0_mask_3_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_3_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_9)
        mask_4 <=
          out_addr_4_locked
            ? mask_4
            : {out_addr_4_mask_4_match_mask_c_addr
                 & ~(46'(out_addr_4_mask_4_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[39]) & out_pmaCfgMerged_0_cfgVec_4_a[1])
        mask_4 <=
          {out_pmaCfgMerged_0_mask_4_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_4_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_12)
        mask_5 <=
          out_addr_5_locked
            ? mask_5
            : {out_addr_5_mask_5_match_mask_c_addr
                 & ~(46'(out_addr_5_mask_5_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[47]) & out_pmaCfgMerged_0_cfgVec_5_a[1])
        mask_5 <=
          {out_pmaCfgMerged_0_mask_5_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_5_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_13)
        mask_6 <=
          out_addr_6_locked
            ? mask_6
            : {out_addr_6_mask_6_match_mask_c_addr
                 & ~(46'(out_addr_6_mask_6_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[55]) & out_pmaCfgMerged_0_cfgVec_6_a[1])
        mask_6 <=
          {out_pmaCfgMerged_0_mask_6_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_6_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_6)
        mask_7 <=
          out_addr_7_locked
            ? mask_7
            : {out_addr_7_mask_7_match_mask_c_addr
                 & ~(46'(out_addr_7_mask_7_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready & ~(pmaCfgMerged_0[63]) & out_pmaCfgMerged_0_cfgVec_7_a[1])
        mask_7 <=
          {out_pmaCfgMerged_0_mask_7_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_0_mask_7_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_8)
        mask_8 <=
          out_addr_8_locked
            ? mask_8
            : {out_addr_8_mask_8_match_mask_c_addr
                 & ~(46'(out_addr_8_mask_8_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[7]) & out_pmaCfgMerged_1_cfgVec_0_a[1])
        mask_8 <=
          {out_pmaCfgMerged_1_mask_8_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_8_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_4 & ~(pmaCfgMerged_1[15]) & out_pmaCfgMerged_1_cfgVec_1_a[1])
        mask_9 <=
          {out_pmaCfgMerged_1_mask_9_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_9_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~out_f_woready_3 | out_addr_9_locked) begin
      end
      else
        mask_9 <=
          {out_addr_9_mask_9_match_mask_c_addr
             & ~(46'(out_addr_9_mask_9_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_11)
        mask_10 <=
          out_addr_10_locked
            ? mask_10
            : {out_addr_10_mask_10_match_mask_c_addr
                 & ~(46'(out_addr_10_mask_10_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[23]) & out_pmaCfgMerged_1_cfgVec_2_a[1])
        mask_10 <=
          {out_pmaCfgMerged_1_mask_10_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_10_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_7)
        mask_11 <=
          out_addr_11_locked
            ? mask_11
            : {out_addr_11_mask_11_match_mask_c_addr
                 & ~(46'(out_addr_11_mask_11_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[31]) & out_pmaCfgMerged_1_cfgVec_3_a[1])
        mask_11 <=
          {out_pmaCfgMerged_1_mask_11_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_11_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_5)
        mask_12 <=
          out_addr_12_locked
            ? mask_12
            : {out_addr_12_mask_12_match_mask_c_addr
                 & ~(46'(out_addr_12_mask_12_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[39]) & out_pmaCfgMerged_1_cfgVec_4_a[1])
        mask_12 <=
          {out_pmaCfgMerged_1_mask_12_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_12_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_15)
        mask_13 <=
          out_addr_13_locked
            ? mask_13
            : {out_addr_13_mask_13_match_mask_c_addr
                 & ~(46'(out_addr_13_mask_13_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[47]) & out_pmaCfgMerged_1_cfgVec_5_a[1])
        mask_13 <=
          {out_pmaCfgMerged_1_mask_13_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_13_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_4 & ~(pmaCfgMerged_1[55]) & out_pmaCfgMerged_1_cfgVec_6_a[1])
        mask_14 <=
          {out_pmaCfgMerged_1_mask_14_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_14_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~out_f_woready_1 | out_addr_14_locked) begin
      end
      else
        mask_14 <=
          {out_addr_14_mask_14_match_mask_c_addr
             & ~(46'(out_addr_14_mask_14_match_mask_c_addr + 46'h1)),
           2'h3};
      if (out_f_woready_10)
        mask_15 <=
          out_addr_15_locked
            ? mask_15
            : {out_addr_15_mask_15_match_mask_c_addr
                 & ~(46'(out_addr_15_mask_15_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (out_f_woready_4 & ~(pmaCfgMerged_1[63]) & out_pmaCfgMerged_1_cfgVec_7_a[1])
        mask_15 <=
          {out_pmaCfgMerged_1_mask_15_match_mask_c_addr
             & ~(46'(out_pmaCfgMerged_1_mask_15_match_mask_c_addr + 46'h1)),
           2'h3};
      out_v_reg <=
        ~out_v_reg & _out_rifireMux_T_1 & _GEN_1 == 5'h0 & ~(|_GEN) & (|out_frontMask)
        | ~(out_v_reg & _out_rofireMux_T_1 & out_backSel_0 & ~(|_GEN_0) & (|out_backMask))
        & out_v_reg;
      out_v_reg_1 <=
        ~out_v_reg_1 & _out_rifireMux_T_1 & _GEN_1 == 5'h1 & ~(|_GEN) & (|out_frontMask)
        | ~(out_v_reg_1 & _out_rofireMux_T_1 & _GEN_2 == 5'h1 & ~(|_GEN_0)
            & (|out_backMask)) & out_v_reg_1;
      out_v_reg_2 <=
        ~out_v_reg_2 & _out_rifireMux_T_1 & _GEN_1 == 5'h2 & ~(|_GEN) & (|out_frontMask)
        | ~(out_v_reg_2 & _out_rofireMux_T_1 & out_backSel_2 & ~(|_GEN_0)
            & (|out_backMask)) & out_v_reg_2;
      out_v_reg_3 <=
        ~out_v_reg_3 & _out_rifireMux_T_1 & _GEN_1 == 5'h3 & ~(|_GEN) & (|out_frontMask)
        | ~(out_v_reg_3 & _out_rofireMux_T_1 & _GEN_2 == 5'h3 & ~(|_GEN_0)
            & (|out_backMask)) & out_v_reg_3;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:51];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h34; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        pmaCfgMerged_0 = {_RANDOM[6'h0], _RANDOM[6'h1]};
        pmaCfgMerged_1 = {_RANDOM[6'h2], _RANDOM[6'h3]};
        addr_0 = {_RANDOM[6'h4], _RANDOM[6'h5][13:0]};
        addr_1 = {_RANDOM[6'h5][31:14], _RANDOM[6'h6][27:0]};
        addr_2 = {_RANDOM[6'h6][31:28], _RANDOM[6'h7], _RANDOM[6'h8][9:0]};
        addr_3 = {_RANDOM[6'h8][31:10], _RANDOM[6'h9][23:0]};
        addr_4 = {_RANDOM[6'h9][31:24], _RANDOM[6'hA], _RANDOM[6'hB][5:0]};
        addr_5 = {_RANDOM[6'hB][31:6], _RANDOM[6'hC][19:0]};
        addr_6 = {_RANDOM[6'hC][31:20], _RANDOM[6'hD], _RANDOM[6'hE][1:0]};
        addr_7 = {_RANDOM[6'hE][31:2], _RANDOM[6'hF][15:0]};
        addr_8 = {_RANDOM[6'hF][31:16], _RANDOM[6'h10][29:0]};
        addr_9 = {_RANDOM[6'h10][31:30], _RANDOM[6'h11], _RANDOM[6'h12][11:0]};
        addr_10 = {_RANDOM[6'h12][31:12], _RANDOM[6'h13][25:0]};
        addr_11 = {_RANDOM[6'h13][31:26], _RANDOM[6'h14], _RANDOM[6'h15][7:0]};
        addr_12 = {_RANDOM[6'h15][31:8], _RANDOM[6'h16][21:0]};
        addr_13 = {_RANDOM[6'h16][31:22], _RANDOM[6'h17], _RANDOM[6'h18][3:0]};
        addr_14 = {_RANDOM[6'h18][31:4], _RANDOM[6'h19][17:0]};
        addr_15 = {_RANDOM[6'h19][31:18], _RANDOM[6'h1A]};
        mask_0 = {_RANDOM[6'h1B], _RANDOM[6'h1C][15:0]};
        mask_1 = {_RANDOM[6'h1C][31:16], _RANDOM[6'h1D]};
        mask_2 = {_RANDOM[6'h1E], _RANDOM[6'h1F][15:0]};
        mask_3 = {_RANDOM[6'h1F][31:16], _RANDOM[6'h20]};
        mask_4 = {_RANDOM[6'h21], _RANDOM[6'h22][15:0]};
        mask_5 = {_RANDOM[6'h22][31:16], _RANDOM[6'h23]};
        mask_6 = {_RANDOM[6'h24], _RANDOM[6'h25][15:0]};
        mask_7 = {_RANDOM[6'h25][31:16], _RANDOM[6'h26]};
        mask_8 = {_RANDOM[6'h27], _RANDOM[6'h28][15:0]};
        mask_9 = {_RANDOM[6'h28][31:16], _RANDOM[6'h29]};
        mask_10 = {_RANDOM[6'h2A], _RANDOM[6'h2B][15:0]};
        mask_11 = {_RANDOM[6'h2B][31:16], _RANDOM[6'h2C]};
        mask_12 = {_RANDOM[6'h2D], _RANDOM[6'h2E][15:0]};
        mask_13 = {_RANDOM[6'h2E][31:16], _RANDOM[6'h2F]};
        mask_14 = {_RANDOM[6'h30], _RANDOM[6'h31][15:0]};
        mask_15 = {_RANDOM[6'h31][31:16], _RANDOM[6'h32]};
        out_v_reg = _RANDOM[6'h33][0];
        out_v_reg_1 = _RANDOM[6'h33][1];
        out_v_reg_2 = _RANDOM[6'h33][2];
        out_v_reg_3 = _RANDOM[6'h33][3];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pmaCfgMerged_0 = 64'hB0B0B0F0B000000;
        pmaCfgMerged_1 = 64'h186F0B080B0B0B0F;
        addr_0 = 46'h0;
        addr_1 = 46'h0;
        addr_2 = 46'h0;
        addr_3 = 46'h4000000;
        addr_4 = 46'h8000000;
        addr_5 = 46'hC004000;
        addr_6 = 46'hC014000;
        addr_7 = 46'hE008000;
        addr_8 = 46'hE008400;
        addr_9 = 46'hE008800;
        addr_10 = 46'hE400000;
        addr_11 = 46'hE400800;
        addr_12 = 46'hE800000;
        addr_13 = 46'h20000000;
        addr_14 = 46'h20000000000;
        addr_15 = 46'h1FFFFFFFFFFF;
        mask_0 = 48'hFFF;
        mask_1 = 48'hFFF;
        mask_2 = 48'hFFF;
        mask_3 = 48'hFFF;
        mask_4 = 48'hFFF;
        mask_5 = 48'hFFF;
        mask_6 = 48'hFFF;
        mask_7 = 48'hFFF;
        mask_8 = 48'hFFF;
        mask_9 = 48'hFFF;
        mask_10 = 48'hFFF;
        mask_11 = 48'hFFF;
        mask_12 = 48'hFFF;
        mask_13 = 48'hFFF;
        mask_14 = 48'hFFF;
        mask_15 = 48'hFFFFFFFFFFFF;
        out_v_reg = 1'h0;
        out_v_reg_1 = 1'h0;
        out_v_reg_2 = 1'h0;
        out_v_reg_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_RegMapperInput_1 out_back_q (
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (_out_back_q_io_enq_ready),
    .io_enq_valid                        (auto_in_a_valid & out_iready),
    .io_enq_bits_read                    (in_bits_read),
    .io_enq_bits_index                   (auto_in_a_bits_address[11:3]),
    .io_enq_bits_data                    (auto_in_a_bits_data),
    .io_enq_bits_mask                    (auto_in_a_bits_mask),
    .io_enq_bits_extra_tlrr_extra_source (auto_in_a_bits_source),
    .io_enq_bits_extra_tlrr_extra_size   (auto_in_a_bits_size),
    .io_deq_ready                        (auto_in_d_ready & out_oready),
    .io_deq_valid                        (_out_back_q_io_deq_valid),
    .io_deq_bits_read                    (_out_back_q_io_deq_bits_read),
    .io_deq_bits_index                   (_out_back_q_io_deq_bits_index),
    .io_deq_bits_data                    (_out_back_q_io_deq_bits_data),
    .io_deq_bits_mask                    (_out_back_q_io_deq_bits_mask),
    .io_deq_bits_extra_tlrr_extra_source (auto_in_d_bits_source),
    .io_deq_bits_extra_tlrr_extra_size   (auto_in_d_bits_size)
  );
  PMPChecker PMPChecker (
    .io_check_env_mode              (2'h3),
    .io_check_env_pmp_0_cfg_l       (pmaCfgMerged_0[7]),
    .io_check_env_pmp_0_cfg_a       (pmaCfgMerged_0[4:3]),
    .io_check_env_pmp_0_cfg_x       (pmaCfgMerged_0[2]),
    .io_check_env_pmp_0_cfg_w       (pmaCfgMerged_0[1]),
    .io_check_env_pmp_0_cfg_r       (pmaCfgMerged_0[0]),
    .io_check_env_pmp_0_addr        (addr_0),
    .io_check_env_pmp_0_mask        (mask_0),
    .io_check_env_pmp_1_cfg_l       (pmaCfgMerged_0[15]),
    .io_check_env_pmp_1_cfg_a       (pmaCfgMerged_0[12:11]),
    .io_check_env_pmp_1_cfg_x       (pmaCfgMerged_0[10]),
    .io_check_env_pmp_1_cfg_w       (pmaCfgMerged_0[9]),
    .io_check_env_pmp_1_cfg_r       (pmaCfgMerged_0[8]),
    .io_check_env_pmp_1_addr        (addr_1),
    .io_check_env_pmp_1_mask        (mask_1),
    .io_check_env_pmp_2_cfg_l       (pmaCfgMerged_0[23]),
    .io_check_env_pmp_2_cfg_a       (pmaCfgMerged_0[20:19]),
    .io_check_env_pmp_2_cfg_x       (pmaCfgMerged_0[18]),
    .io_check_env_pmp_2_cfg_w       (pmaCfgMerged_0[17]),
    .io_check_env_pmp_2_cfg_r       (pmaCfgMerged_0[16]),
    .io_check_env_pmp_2_addr        (addr_2),
    .io_check_env_pmp_2_mask        (mask_2),
    .io_check_env_pmp_3_cfg_l       (pmaCfgMerged_0[31]),
    .io_check_env_pmp_3_cfg_a       (pmaCfgMerged_0[28:27]),
    .io_check_env_pmp_3_cfg_x       (pmaCfgMerged_0[26]),
    .io_check_env_pmp_3_cfg_w       (pmaCfgMerged_0[25]),
    .io_check_env_pmp_3_cfg_r       (pmaCfgMerged_0[24]),
    .io_check_env_pmp_3_addr        (addr_3),
    .io_check_env_pmp_3_mask        (mask_3),
    .io_check_env_pmp_4_cfg_l       (pmaCfgMerged_0[39]),
    .io_check_env_pmp_4_cfg_a       (pmaCfgMerged_0[36:35]),
    .io_check_env_pmp_4_cfg_x       (pmaCfgMerged_0[34]),
    .io_check_env_pmp_4_cfg_w       (pmaCfgMerged_0[33]),
    .io_check_env_pmp_4_cfg_r       (pmaCfgMerged_0[32]),
    .io_check_env_pmp_4_addr        (addr_4),
    .io_check_env_pmp_4_mask        (mask_4),
    .io_check_env_pmp_5_cfg_l       (pmaCfgMerged_0[47]),
    .io_check_env_pmp_5_cfg_a       (pmaCfgMerged_0[44:43]),
    .io_check_env_pmp_5_cfg_x       (pmaCfgMerged_0[42]),
    .io_check_env_pmp_5_cfg_w       (pmaCfgMerged_0[41]),
    .io_check_env_pmp_5_cfg_r       (pmaCfgMerged_0[40]),
    .io_check_env_pmp_5_addr        (addr_5),
    .io_check_env_pmp_5_mask        (mask_5),
    .io_check_env_pmp_6_cfg_l       (pmaCfgMerged_0[55]),
    .io_check_env_pmp_6_cfg_a       (pmaCfgMerged_0[52:51]),
    .io_check_env_pmp_6_cfg_x       (pmaCfgMerged_0[50]),
    .io_check_env_pmp_6_cfg_w       (pmaCfgMerged_0[49]),
    .io_check_env_pmp_6_cfg_r       (pmaCfgMerged_0[48]),
    .io_check_env_pmp_6_addr        (addr_6),
    .io_check_env_pmp_6_mask        (mask_6),
    .io_check_env_pmp_7_cfg_l       (pmaCfgMerged_0[63]),
    .io_check_env_pmp_7_cfg_a       (pmaCfgMerged_0[60:59]),
    .io_check_env_pmp_7_cfg_x       (pmaCfgMerged_0[58]),
    .io_check_env_pmp_7_cfg_w       (pmaCfgMerged_0[57]),
    .io_check_env_pmp_7_cfg_r       (pmaCfgMerged_0[56]),
    .io_check_env_pmp_7_addr        (addr_7),
    .io_check_env_pmp_7_mask        (mask_7),
    .io_check_env_pmp_8_cfg_l       (pmaCfgMerged_1[7]),
    .io_check_env_pmp_8_cfg_a       (pmaCfgMerged_1[4:3]),
    .io_check_env_pmp_8_cfg_x       (pmaCfgMerged_1[2]),
    .io_check_env_pmp_8_cfg_w       (pmaCfgMerged_1[1]),
    .io_check_env_pmp_8_cfg_r       (pmaCfgMerged_1[0]),
    .io_check_env_pmp_8_addr        (addr_8),
    .io_check_env_pmp_8_mask        (mask_8),
    .io_check_env_pmp_9_cfg_l       (pmaCfgMerged_1[15]),
    .io_check_env_pmp_9_cfg_a       (pmaCfgMerged_1[12:11]),
    .io_check_env_pmp_9_cfg_x       (pmaCfgMerged_1[10]),
    .io_check_env_pmp_9_cfg_w       (pmaCfgMerged_1[9]),
    .io_check_env_pmp_9_cfg_r       (pmaCfgMerged_1[8]),
    .io_check_env_pmp_9_addr        (addr_9),
    .io_check_env_pmp_9_mask        (mask_9),
    .io_check_env_pmp_10_cfg_l      (pmaCfgMerged_1[23]),
    .io_check_env_pmp_10_cfg_a      (pmaCfgMerged_1[20:19]),
    .io_check_env_pmp_10_cfg_x      (pmaCfgMerged_1[18]),
    .io_check_env_pmp_10_cfg_w      (pmaCfgMerged_1[17]),
    .io_check_env_pmp_10_cfg_r      (pmaCfgMerged_1[16]),
    .io_check_env_pmp_10_addr       (addr_10),
    .io_check_env_pmp_10_mask       (mask_10),
    .io_check_env_pmp_11_cfg_l      (pmaCfgMerged_1[31]),
    .io_check_env_pmp_11_cfg_a      (pmaCfgMerged_1[28:27]),
    .io_check_env_pmp_11_cfg_x      (pmaCfgMerged_1[26]),
    .io_check_env_pmp_11_cfg_w      (pmaCfgMerged_1[25]),
    .io_check_env_pmp_11_cfg_r      (pmaCfgMerged_1[24]),
    .io_check_env_pmp_11_addr       (addr_11),
    .io_check_env_pmp_11_mask       (mask_11),
    .io_check_env_pmp_12_cfg_l      (pmaCfgMerged_1[39]),
    .io_check_env_pmp_12_cfg_a      (pmaCfgMerged_1[36:35]),
    .io_check_env_pmp_12_cfg_x      (pmaCfgMerged_1[34]),
    .io_check_env_pmp_12_cfg_w      (pmaCfgMerged_1[33]),
    .io_check_env_pmp_12_cfg_r      (pmaCfgMerged_1[32]),
    .io_check_env_pmp_12_addr       (addr_12),
    .io_check_env_pmp_12_mask       (mask_12),
    .io_check_env_pmp_13_cfg_l      (pmaCfgMerged_1[47]),
    .io_check_env_pmp_13_cfg_a      (pmaCfgMerged_1[44:43]),
    .io_check_env_pmp_13_cfg_x      (pmaCfgMerged_1[42]),
    .io_check_env_pmp_13_cfg_w      (pmaCfgMerged_1[41]),
    .io_check_env_pmp_13_cfg_r      (pmaCfgMerged_1[40]),
    .io_check_env_pmp_13_addr       (addr_13),
    .io_check_env_pmp_13_mask       (mask_13),
    .io_check_env_pmp_14_cfg_l      (pmaCfgMerged_1[55]),
    .io_check_env_pmp_14_cfg_a      (pmaCfgMerged_1[52:51]),
    .io_check_env_pmp_14_cfg_x      (pmaCfgMerged_1[50]),
    .io_check_env_pmp_14_cfg_w      (pmaCfgMerged_1[49]),
    .io_check_env_pmp_14_cfg_r      (pmaCfgMerged_1[48]),
    .io_check_env_pmp_14_addr       (addr_14),
    .io_check_env_pmp_14_mask       (mask_14),
    .io_check_env_pmp_15_cfg_l      (pmaCfgMerged_1[63]),
    .io_check_env_pmp_15_cfg_a      (pmaCfgMerged_1[60:59]),
    .io_check_env_pmp_15_cfg_x      (pmaCfgMerged_1[58]),
    .io_check_env_pmp_15_cfg_w      (pmaCfgMerged_1[57]),
    .io_check_env_pmp_15_cfg_r      (pmaCfgMerged_1[56]),
    .io_check_env_pmp_15_addr       (addr_15),
    .io_check_env_pmp_15_mask       (mask_15),
    .io_check_env_pma_0_cfg_c       (pmaCfgMerged_0[6]),
    .io_check_env_pma_0_cfg_atomic  (pmaCfgMerged_0[5]),
    .io_check_env_pma_0_cfg_a       (pmaCfgMerged_0[4:3]),
    .io_check_env_pma_0_cfg_x       (pmaCfgMerged_0[2]),
    .io_check_env_pma_0_cfg_w       (pmaCfgMerged_0[1]),
    .io_check_env_pma_0_cfg_r       (pmaCfgMerged_0[0]),
    .io_check_env_pma_0_addr        (addr_0),
    .io_check_env_pma_0_mask        (mask_0),
    .io_check_env_pma_1_cfg_c       (pmaCfgMerged_0[14]),
    .io_check_env_pma_1_cfg_atomic  (pmaCfgMerged_0[13]),
    .io_check_env_pma_1_cfg_a       (pmaCfgMerged_0[12:11]),
    .io_check_env_pma_1_cfg_x       (pmaCfgMerged_0[10]),
    .io_check_env_pma_1_cfg_w       (pmaCfgMerged_0[9]),
    .io_check_env_pma_1_cfg_r       (pmaCfgMerged_0[8]),
    .io_check_env_pma_1_addr        (addr_1),
    .io_check_env_pma_1_mask        (mask_1),
    .io_check_env_pma_2_cfg_c       (pmaCfgMerged_0[22]),
    .io_check_env_pma_2_cfg_atomic  (pmaCfgMerged_0[21]),
    .io_check_env_pma_2_cfg_a       (pmaCfgMerged_0[20:19]),
    .io_check_env_pma_2_cfg_x       (pmaCfgMerged_0[18]),
    .io_check_env_pma_2_cfg_w       (pmaCfgMerged_0[17]),
    .io_check_env_pma_2_cfg_r       (pmaCfgMerged_0[16]),
    .io_check_env_pma_2_addr        (addr_2),
    .io_check_env_pma_2_mask        (mask_2),
    .io_check_env_pma_3_cfg_c       (pmaCfgMerged_0[30]),
    .io_check_env_pma_3_cfg_atomic  (pmaCfgMerged_0[29]),
    .io_check_env_pma_3_cfg_a       (pmaCfgMerged_0[28:27]),
    .io_check_env_pma_3_cfg_x       (pmaCfgMerged_0[26]),
    .io_check_env_pma_3_cfg_w       (pmaCfgMerged_0[25]),
    .io_check_env_pma_3_cfg_r       (pmaCfgMerged_0[24]),
    .io_check_env_pma_3_addr        (addr_3),
    .io_check_env_pma_3_mask        (mask_3),
    .io_check_env_pma_4_cfg_c       (pmaCfgMerged_0[38]),
    .io_check_env_pma_4_cfg_atomic  (pmaCfgMerged_0[37]),
    .io_check_env_pma_4_cfg_a       (pmaCfgMerged_0[36:35]),
    .io_check_env_pma_4_cfg_x       (pmaCfgMerged_0[34]),
    .io_check_env_pma_4_cfg_w       (pmaCfgMerged_0[33]),
    .io_check_env_pma_4_cfg_r       (pmaCfgMerged_0[32]),
    .io_check_env_pma_4_addr        (addr_4),
    .io_check_env_pma_4_mask        (mask_4),
    .io_check_env_pma_5_cfg_c       (pmaCfgMerged_0[46]),
    .io_check_env_pma_5_cfg_atomic  (pmaCfgMerged_0[45]),
    .io_check_env_pma_5_cfg_a       (pmaCfgMerged_0[44:43]),
    .io_check_env_pma_5_cfg_x       (pmaCfgMerged_0[42]),
    .io_check_env_pma_5_cfg_w       (pmaCfgMerged_0[41]),
    .io_check_env_pma_5_cfg_r       (pmaCfgMerged_0[40]),
    .io_check_env_pma_5_addr        (addr_5),
    .io_check_env_pma_5_mask        (mask_5),
    .io_check_env_pma_6_cfg_c       (pmaCfgMerged_0[54]),
    .io_check_env_pma_6_cfg_atomic  (pmaCfgMerged_0[53]),
    .io_check_env_pma_6_cfg_a       (pmaCfgMerged_0[52:51]),
    .io_check_env_pma_6_cfg_x       (pmaCfgMerged_0[50]),
    .io_check_env_pma_6_cfg_w       (pmaCfgMerged_0[49]),
    .io_check_env_pma_6_cfg_r       (pmaCfgMerged_0[48]),
    .io_check_env_pma_6_addr        (addr_6),
    .io_check_env_pma_6_mask        (mask_6),
    .io_check_env_pma_7_cfg_c       (pmaCfgMerged_0[62]),
    .io_check_env_pma_7_cfg_atomic  (pmaCfgMerged_0[61]),
    .io_check_env_pma_7_cfg_a       (pmaCfgMerged_0[60:59]),
    .io_check_env_pma_7_cfg_x       (pmaCfgMerged_0[58]),
    .io_check_env_pma_7_cfg_w       (pmaCfgMerged_0[57]),
    .io_check_env_pma_7_cfg_r       (pmaCfgMerged_0[56]),
    .io_check_env_pma_7_addr        (addr_7),
    .io_check_env_pma_7_mask        (mask_7),
    .io_check_env_pma_8_cfg_c       (pmaCfgMerged_1[6]),
    .io_check_env_pma_8_cfg_atomic  (pmaCfgMerged_1[5]),
    .io_check_env_pma_8_cfg_a       (pmaCfgMerged_1[4:3]),
    .io_check_env_pma_8_cfg_x       (pmaCfgMerged_1[2]),
    .io_check_env_pma_8_cfg_w       (pmaCfgMerged_1[1]),
    .io_check_env_pma_8_cfg_r       (pmaCfgMerged_1[0]),
    .io_check_env_pma_8_addr        (addr_8),
    .io_check_env_pma_8_mask        (mask_8),
    .io_check_env_pma_9_cfg_c       (pmaCfgMerged_1[14]),
    .io_check_env_pma_9_cfg_atomic  (pmaCfgMerged_1[13]),
    .io_check_env_pma_9_cfg_a       (pmaCfgMerged_1[12:11]),
    .io_check_env_pma_9_cfg_x       (pmaCfgMerged_1[10]),
    .io_check_env_pma_9_cfg_w       (pmaCfgMerged_1[9]),
    .io_check_env_pma_9_cfg_r       (pmaCfgMerged_1[8]),
    .io_check_env_pma_9_addr        (addr_9),
    .io_check_env_pma_9_mask        (mask_9),
    .io_check_env_pma_10_cfg_c      (pmaCfgMerged_1[22]),
    .io_check_env_pma_10_cfg_atomic (pmaCfgMerged_1[21]),
    .io_check_env_pma_10_cfg_a      (pmaCfgMerged_1[20:19]),
    .io_check_env_pma_10_cfg_x      (pmaCfgMerged_1[18]),
    .io_check_env_pma_10_cfg_w      (pmaCfgMerged_1[17]),
    .io_check_env_pma_10_cfg_r      (pmaCfgMerged_1[16]),
    .io_check_env_pma_10_addr       (addr_10),
    .io_check_env_pma_10_mask       (mask_10),
    .io_check_env_pma_11_cfg_c      (pmaCfgMerged_1[30]),
    .io_check_env_pma_11_cfg_atomic (pmaCfgMerged_1[29]),
    .io_check_env_pma_11_cfg_a      (pmaCfgMerged_1[28:27]),
    .io_check_env_pma_11_cfg_x      (pmaCfgMerged_1[26]),
    .io_check_env_pma_11_cfg_w      (pmaCfgMerged_1[25]),
    .io_check_env_pma_11_cfg_r      (pmaCfgMerged_1[24]),
    .io_check_env_pma_11_addr       (addr_11),
    .io_check_env_pma_11_mask       (mask_11),
    .io_check_env_pma_12_cfg_c      (pmaCfgMerged_1[38]),
    .io_check_env_pma_12_cfg_atomic (pmaCfgMerged_1[37]),
    .io_check_env_pma_12_cfg_a      (pmaCfgMerged_1[36:35]),
    .io_check_env_pma_12_cfg_x      (pmaCfgMerged_1[34]),
    .io_check_env_pma_12_cfg_w      (pmaCfgMerged_1[33]),
    .io_check_env_pma_12_cfg_r      (pmaCfgMerged_1[32]),
    .io_check_env_pma_12_addr       (addr_12),
    .io_check_env_pma_12_mask       (mask_12),
    .io_check_env_pma_13_cfg_c      (pmaCfgMerged_1[46]),
    .io_check_env_pma_13_cfg_atomic (pmaCfgMerged_1[45]),
    .io_check_env_pma_13_cfg_a      (pmaCfgMerged_1[44:43]),
    .io_check_env_pma_13_cfg_x      (pmaCfgMerged_1[42]),
    .io_check_env_pma_13_cfg_w      (pmaCfgMerged_1[41]),
    .io_check_env_pma_13_cfg_r      (pmaCfgMerged_1[40]),
    .io_check_env_pma_13_addr       (addr_13),
    .io_check_env_pma_13_mask       (mask_13),
    .io_check_env_pma_14_cfg_c      (pmaCfgMerged_1[54]),
    .io_check_env_pma_14_cfg_atomic (pmaCfgMerged_1[53]),
    .io_check_env_pma_14_cfg_a      (pmaCfgMerged_1[52:51]),
    .io_check_env_pma_14_cfg_x      (pmaCfgMerged_1[50]),
    .io_check_env_pma_14_cfg_w      (pmaCfgMerged_1[49]),
    .io_check_env_pma_14_cfg_r      (pmaCfgMerged_1[48]),
    .io_check_env_pma_14_addr       (addr_14),
    .io_check_env_pma_14_mask       (mask_14),
    .io_check_env_pma_15_cfg_c      (pmaCfgMerged_1[62]),
    .io_check_env_pma_15_cfg_atomic (pmaCfgMerged_1[61]),
    .io_check_env_pma_15_cfg_a      (pmaCfgMerged_1[60:59]),
    .io_check_env_pma_15_cfg_x      (pmaCfgMerged_1[58]),
    .io_check_env_pma_15_cfg_w      (pmaCfgMerged_1[57]),
    .io_check_env_pma_15_cfg_r      (pmaCfgMerged_1[56]),
    .io_check_env_pma_15_addr       (addr_15),
    .io_check_env_pma_15_mask       (mask_15),
    .io_req_bits_addr               (io_req_0_bits_addr),
    .io_req_bits_cmd                (3'h0),
    .io_resp_ld                     (io_resp_0_ld),
    .io_resp_st                     (io_resp_0_st),
    .io_resp_instr                  (io_resp_0_instr),
    .io_resp_mmio                   (io_resp_0_mmio),
    .io_resp_atomic                 (io_resp_0_atomic)
  );
  PMPChecker PMPChecker_1 (
    .io_check_env_mode              (2'h3),
    .io_check_env_pmp_0_cfg_l       (pmaCfgMerged_0[7]),
    .io_check_env_pmp_0_cfg_a       (pmaCfgMerged_0[4:3]),
    .io_check_env_pmp_0_cfg_x       (pmaCfgMerged_0[2]),
    .io_check_env_pmp_0_cfg_w       (pmaCfgMerged_0[1]),
    .io_check_env_pmp_0_cfg_r       (pmaCfgMerged_0[0]),
    .io_check_env_pmp_0_addr        (addr_0),
    .io_check_env_pmp_0_mask        (mask_0),
    .io_check_env_pmp_1_cfg_l       (pmaCfgMerged_0[15]),
    .io_check_env_pmp_1_cfg_a       (pmaCfgMerged_0[12:11]),
    .io_check_env_pmp_1_cfg_x       (pmaCfgMerged_0[10]),
    .io_check_env_pmp_1_cfg_w       (pmaCfgMerged_0[9]),
    .io_check_env_pmp_1_cfg_r       (pmaCfgMerged_0[8]),
    .io_check_env_pmp_1_addr        (addr_1),
    .io_check_env_pmp_1_mask        (mask_1),
    .io_check_env_pmp_2_cfg_l       (pmaCfgMerged_0[23]),
    .io_check_env_pmp_2_cfg_a       (pmaCfgMerged_0[20:19]),
    .io_check_env_pmp_2_cfg_x       (pmaCfgMerged_0[18]),
    .io_check_env_pmp_2_cfg_w       (pmaCfgMerged_0[17]),
    .io_check_env_pmp_2_cfg_r       (pmaCfgMerged_0[16]),
    .io_check_env_pmp_2_addr        (addr_2),
    .io_check_env_pmp_2_mask        (mask_2),
    .io_check_env_pmp_3_cfg_l       (pmaCfgMerged_0[31]),
    .io_check_env_pmp_3_cfg_a       (pmaCfgMerged_0[28:27]),
    .io_check_env_pmp_3_cfg_x       (pmaCfgMerged_0[26]),
    .io_check_env_pmp_3_cfg_w       (pmaCfgMerged_0[25]),
    .io_check_env_pmp_3_cfg_r       (pmaCfgMerged_0[24]),
    .io_check_env_pmp_3_addr        (addr_3),
    .io_check_env_pmp_3_mask        (mask_3),
    .io_check_env_pmp_4_cfg_l       (pmaCfgMerged_0[39]),
    .io_check_env_pmp_4_cfg_a       (pmaCfgMerged_0[36:35]),
    .io_check_env_pmp_4_cfg_x       (pmaCfgMerged_0[34]),
    .io_check_env_pmp_4_cfg_w       (pmaCfgMerged_0[33]),
    .io_check_env_pmp_4_cfg_r       (pmaCfgMerged_0[32]),
    .io_check_env_pmp_4_addr        (addr_4),
    .io_check_env_pmp_4_mask        (mask_4),
    .io_check_env_pmp_5_cfg_l       (pmaCfgMerged_0[47]),
    .io_check_env_pmp_5_cfg_a       (pmaCfgMerged_0[44:43]),
    .io_check_env_pmp_5_cfg_x       (pmaCfgMerged_0[42]),
    .io_check_env_pmp_5_cfg_w       (pmaCfgMerged_0[41]),
    .io_check_env_pmp_5_cfg_r       (pmaCfgMerged_0[40]),
    .io_check_env_pmp_5_addr        (addr_5),
    .io_check_env_pmp_5_mask        (mask_5),
    .io_check_env_pmp_6_cfg_l       (pmaCfgMerged_0[55]),
    .io_check_env_pmp_6_cfg_a       (pmaCfgMerged_0[52:51]),
    .io_check_env_pmp_6_cfg_x       (pmaCfgMerged_0[50]),
    .io_check_env_pmp_6_cfg_w       (pmaCfgMerged_0[49]),
    .io_check_env_pmp_6_cfg_r       (pmaCfgMerged_0[48]),
    .io_check_env_pmp_6_addr        (addr_6),
    .io_check_env_pmp_6_mask        (mask_6),
    .io_check_env_pmp_7_cfg_l       (pmaCfgMerged_0[63]),
    .io_check_env_pmp_7_cfg_a       (pmaCfgMerged_0[60:59]),
    .io_check_env_pmp_7_cfg_x       (pmaCfgMerged_0[58]),
    .io_check_env_pmp_7_cfg_w       (pmaCfgMerged_0[57]),
    .io_check_env_pmp_7_cfg_r       (pmaCfgMerged_0[56]),
    .io_check_env_pmp_7_addr        (addr_7),
    .io_check_env_pmp_7_mask        (mask_7),
    .io_check_env_pmp_8_cfg_l       (pmaCfgMerged_1[7]),
    .io_check_env_pmp_8_cfg_a       (pmaCfgMerged_1[4:3]),
    .io_check_env_pmp_8_cfg_x       (pmaCfgMerged_1[2]),
    .io_check_env_pmp_8_cfg_w       (pmaCfgMerged_1[1]),
    .io_check_env_pmp_8_cfg_r       (pmaCfgMerged_1[0]),
    .io_check_env_pmp_8_addr        (addr_8),
    .io_check_env_pmp_8_mask        (mask_8),
    .io_check_env_pmp_9_cfg_l       (pmaCfgMerged_1[15]),
    .io_check_env_pmp_9_cfg_a       (pmaCfgMerged_1[12:11]),
    .io_check_env_pmp_9_cfg_x       (pmaCfgMerged_1[10]),
    .io_check_env_pmp_9_cfg_w       (pmaCfgMerged_1[9]),
    .io_check_env_pmp_9_cfg_r       (pmaCfgMerged_1[8]),
    .io_check_env_pmp_9_addr        (addr_9),
    .io_check_env_pmp_9_mask        (mask_9),
    .io_check_env_pmp_10_cfg_l      (pmaCfgMerged_1[23]),
    .io_check_env_pmp_10_cfg_a      (pmaCfgMerged_1[20:19]),
    .io_check_env_pmp_10_cfg_x      (pmaCfgMerged_1[18]),
    .io_check_env_pmp_10_cfg_w      (pmaCfgMerged_1[17]),
    .io_check_env_pmp_10_cfg_r      (pmaCfgMerged_1[16]),
    .io_check_env_pmp_10_addr       (addr_10),
    .io_check_env_pmp_10_mask       (mask_10),
    .io_check_env_pmp_11_cfg_l      (pmaCfgMerged_1[31]),
    .io_check_env_pmp_11_cfg_a      (pmaCfgMerged_1[28:27]),
    .io_check_env_pmp_11_cfg_x      (pmaCfgMerged_1[26]),
    .io_check_env_pmp_11_cfg_w      (pmaCfgMerged_1[25]),
    .io_check_env_pmp_11_cfg_r      (pmaCfgMerged_1[24]),
    .io_check_env_pmp_11_addr       (addr_11),
    .io_check_env_pmp_11_mask       (mask_11),
    .io_check_env_pmp_12_cfg_l      (pmaCfgMerged_1[39]),
    .io_check_env_pmp_12_cfg_a      (pmaCfgMerged_1[36:35]),
    .io_check_env_pmp_12_cfg_x      (pmaCfgMerged_1[34]),
    .io_check_env_pmp_12_cfg_w      (pmaCfgMerged_1[33]),
    .io_check_env_pmp_12_cfg_r      (pmaCfgMerged_1[32]),
    .io_check_env_pmp_12_addr       (addr_12),
    .io_check_env_pmp_12_mask       (mask_12),
    .io_check_env_pmp_13_cfg_l      (pmaCfgMerged_1[47]),
    .io_check_env_pmp_13_cfg_a      (pmaCfgMerged_1[44:43]),
    .io_check_env_pmp_13_cfg_x      (pmaCfgMerged_1[42]),
    .io_check_env_pmp_13_cfg_w      (pmaCfgMerged_1[41]),
    .io_check_env_pmp_13_cfg_r      (pmaCfgMerged_1[40]),
    .io_check_env_pmp_13_addr       (addr_13),
    .io_check_env_pmp_13_mask       (mask_13),
    .io_check_env_pmp_14_cfg_l      (pmaCfgMerged_1[55]),
    .io_check_env_pmp_14_cfg_a      (pmaCfgMerged_1[52:51]),
    .io_check_env_pmp_14_cfg_x      (pmaCfgMerged_1[50]),
    .io_check_env_pmp_14_cfg_w      (pmaCfgMerged_1[49]),
    .io_check_env_pmp_14_cfg_r      (pmaCfgMerged_1[48]),
    .io_check_env_pmp_14_addr       (addr_14),
    .io_check_env_pmp_14_mask       (mask_14),
    .io_check_env_pmp_15_cfg_l      (pmaCfgMerged_1[63]),
    .io_check_env_pmp_15_cfg_a      (pmaCfgMerged_1[60:59]),
    .io_check_env_pmp_15_cfg_x      (pmaCfgMerged_1[58]),
    .io_check_env_pmp_15_cfg_w      (pmaCfgMerged_1[57]),
    .io_check_env_pmp_15_cfg_r      (pmaCfgMerged_1[56]),
    .io_check_env_pmp_15_addr       (addr_15),
    .io_check_env_pmp_15_mask       (mask_15),
    .io_check_env_pma_0_cfg_c       (pmaCfgMerged_0[6]),
    .io_check_env_pma_0_cfg_atomic  (pmaCfgMerged_0[5]),
    .io_check_env_pma_0_cfg_a       (pmaCfgMerged_0[4:3]),
    .io_check_env_pma_0_cfg_x       (pmaCfgMerged_0[2]),
    .io_check_env_pma_0_cfg_w       (pmaCfgMerged_0[1]),
    .io_check_env_pma_0_cfg_r       (pmaCfgMerged_0[0]),
    .io_check_env_pma_0_addr        (addr_0),
    .io_check_env_pma_0_mask        (mask_0),
    .io_check_env_pma_1_cfg_c       (pmaCfgMerged_0[14]),
    .io_check_env_pma_1_cfg_atomic  (pmaCfgMerged_0[13]),
    .io_check_env_pma_1_cfg_a       (pmaCfgMerged_0[12:11]),
    .io_check_env_pma_1_cfg_x       (pmaCfgMerged_0[10]),
    .io_check_env_pma_1_cfg_w       (pmaCfgMerged_0[9]),
    .io_check_env_pma_1_cfg_r       (pmaCfgMerged_0[8]),
    .io_check_env_pma_1_addr        (addr_1),
    .io_check_env_pma_1_mask        (mask_1),
    .io_check_env_pma_2_cfg_c       (pmaCfgMerged_0[22]),
    .io_check_env_pma_2_cfg_atomic  (pmaCfgMerged_0[21]),
    .io_check_env_pma_2_cfg_a       (pmaCfgMerged_0[20:19]),
    .io_check_env_pma_2_cfg_x       (pmaCfgMerged_0[18]),
    .io_check_env_pma_2_cfg_w       (pmaCfgMerged_0[17]),
    .io_check_env_pma_2_cfg_r       (pmaCfgMerged_0[16]),
    .io_check_env_pma_2_addr        (addr_2),
    .io_check_env_pma_2_mask        (mask_2),
    .io_check_env_pma_3_cfg_c       (pmaCfgMerged_0[30]),
    .io_check_env_pma_3_cfg_atomic  (pmaCfgMerged_0[29]),
    .io_check_env_pma_3_cfg_a       (pmaCfgMerged_0[28:27]),
    .io_check_env_pma_3_cfg_x       (pmaCfgMerged_0[26]),
    .io_check_env_pma_3_cfg_w       (pmaCfgMerged_0[25]),
    .io_check_env_pma_3_cfg_r       (pmaCfgMerged_0[24]),
    .io_check_env_pma_3_addr        (addr_3),
    .io_check_env_pma_3_mask        (mask_3),
    .io_check_env_pma_4_cfg_c       (pmaCfgMerged_0[38]),
    .io_check_env_pma_4_cfg_atomic  (pmaCfgMerged_0[37]),
    .io_check_env_pma_4_cfg_a       (pmaCfgMerged_0[36:35]),
    .io_check_env_pma_4_cfg_x       (pmaCfgMerged_0[34]),
    .io_check_env_pma_4_cfg_w       (pmaCfgMerged_0[33]),
    .io_check_env_pma_4_cfg_r       (pmaCfgMerged_0[32]),
    .io_check_env_pma_4_addr        (addr_4),
    .io_check_env_pma_4_mask        (mask_4),
    .io_check_env_pma_5_cfg_c       (pmaCfgMerged_0[46]),
    .io_check_env_pma_5_cfg_atomic  (pmaCfgMerged_0[45]),
    .io_check_env_pma_5_cfg_a       (pmaCfgMerged_0[44:43]),
    .io_check_env_pma_5_cfg_x       (pmaCfgMerged_0[42]),
    .io_check_env_pma_5_cfg_w       (pmaCfgMerged_0[41]),
    .io_check_env_pma_5_cfg_r       (pmaCfgMerged_0[40]),
    .io_check_env_pma_5_addr        (addr_5),
    .io_check_env_pma_5_mask        (mask_5),
    .io_check_env_pma_6_cfg_c       (pmaCfgMerged_0[54]),
    .io_check_env_pma_6_cfg_atomic  (pmaCfgMerged_0[53]),
    .io_check_env_pma_6_cfg_a       (pmaCfgMerged_0[52:51]),
    .io_check_env_pma_6_cfg_x       (pmaCfgMerged_0[50]),
    .io_check_env_pma_6_cfg_w       (pmaCfgMerged_0[49]),
    .io_check_env_pma_6_cfg_r       (pmaCfgMerged_0[48]),
    .io_check_env_pma_6_addr        (addr_6),
    .io_check_env_pma_6_mask        (mask_6),
    .io_check_env_pma_7_cfg_c       (pmaCfgMerged_0[62]),
    .io_check_env_pma_7_cfg_atomic  (pmaCfgMerged_0[61]),
    .io_check_env_pma_7_cfg_a       (pmaCfgMerged_0[60:59]),
    .io_check_env_pma_7_cfg_x       (pmaCfgMerged_0[58]),
    .io_check_env_pma_7_cfg_w       (pmaCfgMerged_0[57]),
    .io_check_env_pma_7_cfg_r       (pmaCfgMerged_0[56]),
    .io_check_env_pma_7_addr        (addr_7),
    .io_check_env_pma_7_mask        (mask_7),
    .io_check_env_pma_8_cfg_c       (pmaCfgMerged_1[6]),
    .io_check_env_pma_8_cfg_atomic  (pmaCfgMerged_1[5]),
    .io_check_env_pma_8_cfg_a       (pmaCfgMerged_1[4:3]),
    .io_check_env_pma_8_cfg_x       (pmaCfgMerged_1[2]),
    .io_check_env_pma_8_cfg_w       (pmaCfgMerged_1[1]),
    .io_check_env_pma_8_cfg_r       (pmaCfgMerged_1[0]),
    .io_check_env_pma_8_addr        (addr_8),
    .io_check_env_pma_8_mask        (mask_8),
    .io_check_env_pma_9_cfg_c       (pmaCfgMerged_1[14]),
    .io_check_env_pma_9_cfg_atomic  (pmaCfgMerged_1[13]),
    .io_check_env_pma_9_cfg_a       (pmaCfgMerged_1[12:11]),
    .io_check_env_pma_9_cfg_x       (pmaCfgMerged_1[10]),
    .io_check_env_pma_9_cfg_w       (pmaCfgMerged_1[9]),
    .io_check_env_pma_9_cfg_r       (pmaCfgMerged_1[8]),
    .io_check_env_pma_9_addr        (addr_9),
    .io_check_env_pma_9_mask        (mask_9),
    .io_check_env_pma_10_cfg_c      (pmaCfgMerged_1[22]),
    .io_check_env_pma_10_cfg_atomic (pmaCfgMerged_1[21]),
    .io_check_env_pma_10_cfg_a      (pmaCfgMerged_1[20:19]),
    .io_check_env_pma_10_cfg_x      (pmaCfgMerged_1[18]),
    .io_check_env_pma_10_cfg_w      (pmaCfgMerged_1[17]),
    .io_check_env_pma_10_cfg_r      (pmaCfgMerged_1[16]),
    .io_check_env_pma_10_addr       (addr_10),
    .io_check_env_pma_10_mask       (mask_10),
    .io_check_env_pma_11_cfg_c      (pmaCfgMerged_1[30]),
    .io_check_env_pma_11_cfg_atomic (pmaCfgMerged_1[29]),
    .io_check_env_pma_11_cfg_a      (pmaCfgMerged_1[28:27]),
    .io_check_env_pma_11_cfg_x      (pmaCfgMerged_1[26]),
    .io_check_env_pma_11_cfg_w      (pmaCfgMerged_1[25]),
    .io_check_env_pma_11_cfg_r      (pmaCfgMerged_1[24]),
    .io_check_env_pma_11_addr       (addr_11),
    .io_check_env_pma_11_mask       (mask_11),
    .io_check_env_pma_12_cfg_c      (pmaCfgMerged_1[38]),
    .io_check_env_pma_12_cfg_atomic (pmaCfgMerged_1[37]),
    .io_check_env_pma_12_cfg_a      (pmaCfgMerged_1[36:35]),
    .io_check_env_pma_12_cfg_x      (pmaCfgMerged_1[34]),
    .io_check_env_pma_12_cfg_w      (pmaCfgMerged_1[33]),
    .io_check_env_pma_12_cfg_r      (pmaCfgMerged_1[32]),
    .io_check_env_pma_12_addr       (addr_12),
    .io_check_env_pma_12_mask       (mask_12),
    .io_check_env_pma_13_cfg_c      (pmaCfgMerged_1[46]),
    .io_check_env_pma_13_cfg_atomic (pmaCfgMerged_1[45]),
    .io_check_env_pma_13_cfg_a      (pmaCfgMerged_1[44:43]),
    .io_check_env_pma_13_cfg_x      (pmaCfgMerged_1[42]),
    .io_check_env_pma_13_cfg_w      (pmaCfgMerged_1[41]),
    .io_check_env_pma_13_cfg_r      (pmaCfgMerged_1[40]),
    .io_check_env_pma_13_addr       (addr_13),
    .io_check_env_pma_13_mask       (mask_13),
    .io_check_env_pma_14_cfg_c      (pmaCfgMerged_1[54]),
    .io_check_env_pma_14_cfg_atomic (pmaCfgMerged_1[53]),
    .io_check_env_pma_14_cfg_a      (pmaCfgMerged_1[52:51]),
    .io_check_env_pma_14_cfg_x      (pmaCfgMerged_1[50]),
    .io_check_env_pma_14_cfg_w      (pmaCfgMerged_1[49]),
    .io_check_env_pma_14_cfg_r      (pmaCfgMerged_1[48]),
    .io_check_env_pma_14_addr       (addr_14),
    .io_check_env_pma_14_mask       (mask_14),
    .io_check_env_pma_15_cfg_c      (pmaCfgMerged_1[62]),
    .io_check_env_pma_15_cfg_atomic (pmaCfgMerged_1[61]),
    .io_check_env_pma_15_cfg_a      (pmaCfgMerged_1[60:59]),
    .io_check_env_pma_15_cfg_x      (pmaCfgMerged_1[58]),
    .io_check_env_pma_15_cfg_w      (pmaCfgMerged_1[57]),
    .io_check_env_pma_15_cfg_r      (pmaCfgMerged_1[56]),
    .io_check_env_pma_15_addr       (addr_15),
    .io_check_env_pma_15_mask       (mask_15),
    .io_req_bits_addr               (io_req_1_bits_addr),
    .io_req_bits_cmd                (3'h0),
    .io_resp_ld                     (io_resp_1_ld),
    .io_resp_st                     (io_resp_1_st),
    .io_resp_instr                  (io_resp_1_instr),
    .io_resp_mmio                   (io_resp_1_mmio),
    .io_resp_atomic                 (io_resp_1_atomic)
  );
  assign auto_in_a_ready = _out_back_q_io_enq_ready & out_iready;
  assign auto_in_d_valid = _out_back_q_io_deq_valid & out_oready;
  assign auto_in_d_bits_opcode = {3'h0, _out_back_q_io_deq_bits_read};
  assign auto_in_d_bits_data = _GEN_5[out_oindex] ? _GEN_6[out_oindex] : 64'h0;
endmodule

