{
    "nl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/50-openroad-fillinsertion/highpass.nl.v",
    "pnl": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/50-openroad-fillinsertion/highpass.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/50-openroad-fillinsertion/highpass.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/50-openroad-fillinsertion/highpass.odb",
    "sdc": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/50-openroad-fillinsertion/highpass.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_tt_025C_1v80/highpass__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_ss_100C_1v60/highpass__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_ff_n40C_1v95/highpass__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_tt_025C_1v80/highpass__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_ss_100C_1v60/highpass__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_ff_n40C_1v95/highpass__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_tt_025C_1v80/highpass__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_ss_100C_1v60/highpass__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_ff_n40C_1v95/highpass__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/51-openroad-rcx/nom/highpass.nom.spef",
        "min_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/51-openroad-rcx/min/highpass.min.spef",
        "max_*": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/51-openroad-rcx/max/highpass.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_tt_025C_1v80/highpass__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_ss_100C_1v60/highpass__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/nom_ff_n40C_1v95/highpass__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_tt_025C_1v80/highpass__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_ss_100C_1v60/highpass__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/min_ff_n40C_1v95/highpass__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_tt_025C_1v80/highpass__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_ss_100C_1v60/highpass__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/52-openroad-stapostpnr/max_ff_n40C_1v95/highpass__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/54-magic-streamout/highpass.mag",
    "gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/54-magic-streamout/highpass.gds",
    "mag_gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/54-magic-streamout/highpass.magic.gds",
    "klayout_gds": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/55-klayout-streamout/highpass.klayout.gds",
    "json_h": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/05-yosys-jsonheader/highpass.h.json",
    "vh": "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/27-odb-writeverilogheader/highpass.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 26059,
        "design__instance__area": 118092,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 7,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 414,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
        "power__internal__total": 0.006888856180012226,
        "power__switching__total": 0.011820849031209946,
        "power__leakage__total": 1.44119837841572e-07,
        "power__total": 0.018709847703576088,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.496909,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 8.958571,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 583,
        "design__max_fanout_violation__count": 414,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": 0.0,
        "clock__skew__worst_setup": 0.0,
        "timing__hold__ws": 4.334893,
        "timing__setup__ws": -2.097306,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": -8.56299,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": -2.097306,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 18,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 800.0 800.0",
        "design__core__bbox": "5.52 10.88 794.42 788.8",
        "design__io": 263,
        "design__die__area": 640000,
        "design__core__area": 613701,
        "design__instance__count__stdcell": 26059,
        "design__instance__area__stdcell": 118092,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.192426,
        "design__instance__utilization__stdcell": 0.192426,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 489234,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 1,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 12049,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 5246,
        "route__wirelength__iter:1": 514871,
        "route__drc_errors__iter:2": 2517,
        "route__wirelength__iter:2": 513181,
        "route__drc_errors__iter:3": 2259,
        "route__wirelength__iter:3": 512419,
        "route__drc_errors__iter:4": 200,
        "route__wirelength__iter:4": 512703,
        "route__drc_errors__iter:5": 28,
        "route__wirelength__iter:5": 512711,
        "route__drc_errors__iter:6": 4,
        "route__wirelength__iter:6": 512712,
        "route__drc_errors__iter:7": 0,
        "route__wirelength__iter:7": 512710,
        "route__drc_errors": 0,
        "route__wirelength": 512710,
        "route__vias": 86780,
        "route__vias__singlecut": 86780,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 23,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 1122.12,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 467,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 414,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.35329,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.734666,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -6.493474,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.734666,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 414,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.554718,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.96347,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 414,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.522243,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9.134666,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 290,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 414,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.397318,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.429738,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -4.610806,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.429738,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 414,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.571376,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 13.077296,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 7,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 414,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.485807,
        "timing__setup__ws__corner:max_tt_025C_1v80": 8.741436,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 23,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 583,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 414,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.334893,
        "timing__setup__ws__corner:max_ss_100C_1v60": -2.097306,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -8.56299,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -2.097306,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 6,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 23,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 414,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.546082,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 12.837262,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 23,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 23,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79772,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 8.8251e-05,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00228338,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00169026,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.7572e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00169026,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 8.83e-05,
        "ir__drop__worst": 0.00228
    }
}