0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv,1556483781,systemVerilog,,,,TOP_uart,,,,,,,,
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv,1556071100,systemVerilog,,C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv,,baudgen_rx,,,,,,,,
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv,1556071088,systemVerilog,,C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv,,baudgen_tx,,,,,,,,
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv,1556070951,systemVerilog,,C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv,,uart_tx,,,,,,,,
C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/new/uart_rx_o.v,1556481963,verilog,,,,uart_rx_o,,,,,,,,
