{
    "DESIGN_NAME": "regfile_2r1w",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,

    "FP_ASPECT_RATIO": 2,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 3000 6000",
    "FP_CORE_AREA": "750 1500 2250 4500",

    "FP_EXTRA_TCL": "regfile_constraints.tcl",

    "FP_ROUTE_DENSITY": 0.7,
    "FP_PDN_MULTILAYER": true,

    "EXTRA_LEFS": "/openlane/designs/mem_1r1w/runs/output/results/final/lef/mem_1r1w.lef",
    "EXTRA_GDS_FILES": "/openlane/designs/mem_1r1w/runs/output/results/final/gds/mem_1r1w.gds",
    "VERILOG_FILES_BLACKBOX": "dir::bb/*.v"

}
