{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492875038613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492875038613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 17:30:38 2017 " "Processing started: Sat Apr 22 17:30:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492875038613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492875038613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c mtpl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c mtpl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492875038613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492875039838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-basic " "Found design unit 1: shift_register-basic" {  } { { "shift_register.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/shift_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041557 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-ha_struct " "Found design unit 1: ha-ha_struct" {  } { { "ha.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/ha.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/ha.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-fa_struct " "Found design unit 1: fa-fa_struct" {  } { { "fa.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/fa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/fa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-basic " "Found design unit 1: d_ff-basic" {  } { { "d_ff.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/d_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041576 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/d_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtpl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtpl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mtpl-struct " "Found design unit 1: mtpl-struct" {  } { { "mtpl.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/mtpl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mtpl " "Found entity 1: mtpl" {  } { { "mtpl.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/mtpl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041592 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "and2 " "Entity \"and2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "and2.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1492875041592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2-basic " "Found design unit 1: and2-basic" {  } { { "and2.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2ab-basic " "Found design unit 1: and2ab-basic" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041611 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2ab " "Found entity 1: and2ab" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-basic " "Found design unit 1: test-basic" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041622 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492875041622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492875041622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492875041748 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "bf\[0\] test.vhd(22) " "Using initial value X (don't care) for net \"bf\[0\]\" at test.vhd(22)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492875041760 "|test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "c0\[0\] test.vhd(23) " "Using initial value X (don't care) for net \"c0\[0\]\" at test.vhd(23)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492875041760 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtpl mtpl:\\Ri:0:R0to3 " "Elaborating entity \"mtpl\" for hierarchy \"mtpl:\\Ri:0:R0to3\"" {  } { { "test.vhd" "\\Ri:0:R0to3" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492875041817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:\\Ri:0:SR " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:\\Ri:0:SR\"" {  } { { "test.vhd" "\\Ri:0:SR" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492875041865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492875043942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492875043942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492875044113 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492875044113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492875044113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492875044113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492875044271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 17:30:44 2017 " "Processing ended: Sat Apr 22 17:30:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492875044271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492875044271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492875044271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492875044271 ""}
