#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Feb 19 18:23:48 2020
# Process ID: 5624
# Current directory: C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1
# Command line: vivado.exe -log gates_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gates_wrapper.tcl
# Log file: C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/gates_wrapper.vds
# Journal file: C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gates_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '//fsu01/ucebny/home/wrzecond/Downloads/lib_SAP_2020_02_11/lib_SAP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top gates_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.910 ; gain = 96.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gates_wrapper' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/hdl/gates_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'gates' declared at 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:14' bound to instance 'gates_i' of component 'gates' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/hdl/gates_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gates' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:35]
INFO: [Synth 8-3491] module 'gates_and_0_0' declared at 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_and_0_0_stub.vhdl:5' bound to instance 'and_0' of component 'gates_and_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:115]
INFO: [Synth 8-638] synthesizing module 'gates_and_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_and_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'gates_and_1_0' declared at 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_and_1_0_stub.vhdl:5' bound to instance 'nand_0' of component 'gates_and_1_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:121]
INFO: [Synth 8-638] synthesizing module 'gates_and_1_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_and_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'gates_or_0_0' declared at 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_or_0_0_stub.vhdl:5' bound to instance 'or_0' of component 'gates_or_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:127]
INFO: [Synth 8-638] synthesizing module 'gates_or_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_or_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'gates_xor_0_0' declared at 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_xor_0_0_stub.vhdl:5' bound to instance 'xor_0' of component 'gates_xor_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gates_xor_0_0' [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/.Xil/Vivado-5624-PC-1042-103/realtime/gates_xor_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'gates' (1#1) [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/synth/gates.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'gates_wrapper' (2#1) [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/hdl/gates_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.613 ; gain = 151.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.613 ; gain = 151.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.613 ; gain = 151.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_and_0_0/gates_and_0_0/gates_and_0_0_in_context.xdc] for cell 'gates_i/and_0'
Finished Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_and_0_0/gates_and_0_0/gates_and_0_0_in_context.xdc] for cell 'gates_i/and_0'
Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_and_1_0/gates_and_1_0/gates_and_1_0_in_context.xdc] for cell 'gates_i/nand_0'
Finished Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_and_1_0/gates_and_1_0/gates_and_1_0_in_context.xdc] for cell 'gates_i/nand_0'
Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_or_0_0/gates_or_0_0/gates_or_0_0_in_context.xdc] for cell 'gates_i/or_0'
Finished Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_or_0_0/gates_or_0_0/gates_or_0_0_in_context.xdc] for cell 'gates_i/or_0'
Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_xor_0_0/gates_xor_0_0/gates_xor_0_0_in_context.xdc] for cell 'gates_i/xor_0'
Finished Parsing XDC File [c:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/sources_1/bd/gates/ip/gates_xor_0_0/gates_xor_0_0/gates_xor_0_0_in_context.xdc] for cell 'gates_i/xor_0'
Parsing XDC File [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/constrs_1/new/gates.xdc]
Finished Parsing XDC File [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/constrs_1/new/gates.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wrzecond/Documents/zatimsap/gates/gates.srcs/constrs_1/new/gates.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gates_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gates_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 768.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 408.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 408.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gates_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gates_i/and_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gates_i/nand_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gates_i/or_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gates_i/xor_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 408.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 768.867 ; gain = 408.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 768.867 ; gain = 408.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 813.488 ; gain = 453.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 813.488 ; gain = 453.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 813.488 ; gain = 453.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gates_and_0_0 |         1|
|2     |gates_and_1_0 |         1|
|3     |gates_or_0_0  |         1|
|4     |gates_xor_0_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |gates_and_0_0_bbox_0 |     1|
|2     |gates_and_1_0_bbox_1 |     1|
|3     |gates_or_0_0_bbox_2  |     1|
|4     |gates_xor_0_0_bbox_3 |     1|
|5     |IBUF                 |     8|
|6     |OBUF                 |     4|
+------+---------------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    16|
|2     |  gates_i |gates  |     4|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 814.617 ; gain = 196.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 814.617 ; gain = 454.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 830.980 ; gain = 482.074
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wrzecond/Documents/zatimsap/gates/gates.runs/synth_1/gates_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gates_wrapper_utilization_synth.rpt -pb gates_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 831.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 18:24:28 2020...
