
AVRASM ver. 2.2.8  C:\Users\samur\OneDrive - UVG\Escritorio\Micros\Micros_Eduardo\Proyecto1\Proyecto1\main.asm Tue Mar 18 21:37:23 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\samur\OneDrive - UVG\Escritorio\Micros\Micros_Eduardo\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\samur\OneDrive - UVG\Escritorio\Micros\Micros_Eduardo\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ; UNIVERSIDAD DEL VALLE DE GUATEMALA
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; IE2023: Programacin de microcontroladores
                                 ; Proyecto1.asm
                                 ;
                                 ; Autor : Eduardo Samuel Urbina Prez
                                 ; Proyecto : Proyecto 1
                                 ; Hardware : ATmega 328
                                 ; Creado: 12/02/2025
                                 ; Descripcin:
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Programa Principal (cdigo) 
                                 
                                 
                                 .cseg
                                 .org 0x0000
000000 c104                          RJMP START            ; Vector de reset
                                 
                                 ; Vector de interrupcin por cambio en PORTC (para los pulsadores)
                                 .org 0x0008
000008 c335                          RJMP ISR_PCINT1
                                 
                                 ; Vector de interrupcin de Timer0 Overflow (ATmega328P: 0x0020)
                                 .org 0x0020
000020 c367                          RJMP TMR0
                                 .org 0x001C          ; Vector de interrupcin de overflow del Timer2 (ATmega328P)
00001c c363                          RJMP TMR2
                                 .ORG 0X0100
000100 063f
000101 4f5b
000102 6d66
000103 077d
000104 677f                      TABLA7SEG: .DB 0x3F, 0X06, 0X5B, 0X4F, 0X66, 0X6D, 0X7D, 0X07, 0X7F, 0X67
                                 
                                 
                                 START:
                                     ; Configuracin de la pila
000105 ef0f                          LDI   r16, low(RAMEND)
000106 bf0d                          OUT   SPL, r16
000107 e008                          LDI   r16, high(RAMEND)
000108 bf0e                          OUT   SPH, r16
                                 
000109 94f8                          cli ; Deshabilitar interrupciones
                                 	
                                 	;Configuracion de interrupciones de timer
00010a e001                      	LDI		R16, (1<<TOIE0)
00010b 9300 006e                 	STS		TIMSK0, R16
00010d e001                      	LDI		R16, (1<<TOV0)
00010e 9300 0015                 	STS		TIFR0, R16
                                 	; Inicializar Timer0
000110 940e 0332                     CALL	INIT_TMR0
                                 ; --- Habilitar interrupcin por overflow ---
000112 e001                          LDI   R16, (1<<TOIE2)        ; TOIE2: Habilitar interrupcin por overflow
000113 9300 0070                     STS   TIMSK2, R16
000115 e001                      	LDI		R16, (1<<TOV2)
000116 9300 0017                 	STS		TIFR2, R16
000118 940e 0337                 	CALL	INIT_TMR2
                                     ; Configurar reloj: F_CPU = 1 MHz
00011a e800                          LDI		r16, (1<<CLKPCE)
00011b 9300 0061                     STS		CLKPR, r16
00011d e004                      	LDI		R16, 0b00000100
00011e 9300 0061                     STS		CLKPR, R16
                                 
                                     ; Configurar PORTB:
                                     ; SALIDAS
                                     ; TRANSISTORES
                                 	; PB0 minutos/dias unidades, PB1, minutos/dias decenas, PB2 Horas/meses unidades, PB3 horas/meses decenas
000120 e30f                          LDI   r16, 0b00111111   ;
000121 b904                          OUT   DDRB, r16
000122 ed0f                          LDI   r16, 0b11011111
000123 b905                          OUT   PORTB, r16
                                 	
                                 ; Configurar interrupciones por cambio para PORTC
                                     ; Habilitar interrupcin por cambio para el grupo de PORTC (PCIE1 en PCICR)
000124 e002                          LDI    R16, 0b00000010//(1<<PCIE1)
000125 9300 0068                     STS    PCICR, R16
                                     ; Habilitar interrupciones para PC0 y PC1 (corresponden a PCINT8 y PCINT9)
000127 e10f                          LDI    R16, (1<<PCINT8) | (1<<PCINT9) | (1<<PCINT10) |(1<<PCINT11)|(1<<PCINT12)
000128 9300 006c                     STS    PCMSK1, R16
                                 
00012a e200                      	LDI		R16, 0B00100000
00012b b907                      	OUT		DDRC, R16
00012c ef0f                      	LDI		R16, 0B11111111
00012d b908                      	OUT		PORTC, R16
                                 
                                     ; Configurar PORTD como salida (para los displays de 7 segmentos)
00012e ef0f                          LDI   r16, 0xFF
00012f b90a                          OUT   DDRD, r16
                                 
                                 
                                     ; Inicializar contadores:
                                     ; Contador de pulsadores
000130 e080                          LDI   r24, 0x00
                                     ; Contador de overflows de Timer0 (para 1 s) en R5
000131 e000                      	LDI		R16, 0
000132 2e20                      	MOV		R2, R16
000133 2e30                      	MOV		R3, R16
000134 2e40                      	MOV		R4, R16
000135 2e50                          MOV		R5, R16
                                     ; Contador de segundos:
                                     ; R6: unidades (09) y r22: decenas (06)
000136 2e60                          MOV		R6, R16
000137 2e80                      	MOV		R8, R16
000138 2e90                      	MOV		R9, R16
000139 2ea0                      	MOV		R10, R16
00013a 2eb0                      	MOV		R11, R16
00013b 2ec0                      	MOV		R12, R16
00013c 2ed0                      	MOV		R13, R16
00013d 2ef0                      	MOV		R15, R16
00013e e011                      	LDI		R17, 0X01
00013f 2ee1                      	MOV		R14, R17
000140 e020                      	LDI		R18, 0X00
000141 e030                      	LDI		R19, 0X00
000142 e040                      	LDI		R20, 0X00
000143 e050                      	LDI		R21, 0X00
000144 e060                          LDI		r22, 0
                                     ; Condicin de multiplexado en r23
000145 e070                          LDI		r23, 0
000146 e0c0                      	LDI		R28, 0
                                 
000147 9478                          sei                      ; Habilitar interrupciones globales
                                 
                                 LOOP:
000148 30c0                      	CPI		R28, 0X00
000149 f0b1                      	BREQ	RELOJ1
00014a 30c1                      	CPI		R28, 0X01
00014b f091                      	BREQ	FECHA1
00014c 30c2                      	CPI		R28, 0X02
00014d f0a9                      	BREQ	CONHORA
00014e 30c3                      	CPI		R28, 0X03
00014f f069                      	BREQ	CONFECHA1
000150 30c4                      	CPI		R28, 0X04
000151 f069                      	BREQ	ALARMA1
000152 30c5                      	CPI		R28, 0X05
000153 f069                      	BREQ	ACTIVAR_ALARMA1
000154 30c6                      	CPI		R28, 0X06
000155 f009                      	BREQ	CONTADOR0
000156 cff1                      	RJMP	LOOP
                                 CONTADOR0:
000157 27cc                      	CLR		R28
000158 e003                      	LDI		R16, (1<<CS01) | (1<<CS00)
000159 bd05                          OUT		TCCR0B, R16
00015a e604                      	LDI		R16, 100         ; Valor inicial para 10ms (1MHz)
00015b bd06                      	OUT		TCNT0, R16
00015c cfeb                      	RJMP	LOOP
                                 CONFECHA1:
00015d c0d2                      	RJMP	CONFECHA
                                 FECHA1:
00015e c094                      	RJMP	FECHA
                                 ALARMA1:
00015f c14c                      	RJMP	ALARMA
                                 RELOJ1:
000160 c055                      	RJMP	RELOJ
                                 ACTIVAR_ALARMA1:
000161 c1bd                      	RJMP	ACTIVAR_ALARMA
                                 APAGARA:
000162 cfe5                      	RJMP	LOOP
                                 ;-----------------MODO CONFIGURAR HORA-------------------
                                 CONHORA:
000163 e000                      	LDI		R16, 0
000164 bd05                          OUT		TCCR0B, R16
000165 9190 00b2                 	LDS		R25, TCNT2
000167 ff90                      	SBRS	R25, 0
000168 9573                      	INC		R23
000169 7073                      	ANDI	R23, 0X03
                                 	
00016a e060                      	LDI		R22, 0X00
00016b b965                      	OUT		PORTB, R22
                                 	
00016c ef0f                      	LDI		R16, 0XFF ;UNDERFLOW MINUTOS
00016d 1630                      	CP		R3, R16
00016e f081                      	BREQ	MIN59
                                 
00016f ef0f                      	LDI		R16, 0XFF
000170 1650                      	CP		R5, R16
000171 f0e9                      	BREQ	HOR24
                                 
                                 ;HORAS DECENAS
000172 e002                      	LDI		R16, 0X02
000173 1660                      	CP		R6, R16
000174 f199                      	BREQ	CON24HORAS
                                 ;HORAS UNIDADES
000175 e00a                      	LDI		R16, 0X0A
000176 1650                      	CP		R5, R16
000177 f169                      	BREQ	LR5
                                 ;MINUTOS DECENAS
                                 MINDECENAS:
000178 e006                      	LDI		R16, 0X06
000179 1640                      	CP		R4, R16
00017a f139                      	BREQ	LR4
                                 ;MINUTOS UNIDADES
00017b e00a                      	LDI		R16, 0X0A
00017c 1630                      	CP		R3, R16
00017d f109                      	BREQ	LR3
00017e c02e                      	RJMP	COMPROBAR
                                 MIN59:
00017f e000                      	LDI		R16, 0X00
000180 1640                      	CP		R4, R16
000181 f021                      	BREQ	MINMAX
000182 944a                      	DEC		R4
000183 e009                      	LDI		R16, 0X09
000184 2e30                      	MOV		R3, R16
000185 c027                      	RJMP	COMPROBAR
                                 MINMAX:
000186 ef0f                      	LDI		R16, 0XFF
000187 1630                      	CP		R3, R16
000188 f009                      	BREQ	PONER59
000189 c023                      	RJMP	COMPROBAR
                                 PONER59:
00018a e005                      	LDI		R16, 0X05
00018b 2e40                      	MOV		R4, R16
00018c e009                      	LDI		R16, 0X09
00018d 2e30                      	MOV		R3, R16
00018e c01e                      	RJMP	COMPROBAR
                                 
                                 HOR24:
00018f e000                      	LDI		R16, 0X00
000190 1660                      	CP		R6, R16
000191 f021                      	BREQ	PONER24
000192 946a                      	DEC		R6
000193 e009                      	LDI		R16, 0X09
000194 2e50                      	MOV		R5, R16
000195 c017                      	RJMP	COMPROBAR
                                 PONER24:
000196 ef0f                      	LDI		R16, 0XFF
000197 1650                      	CP		R5, R16
000198 f009                      	BREQ	PONER23
000199 c013                      	RJMP	COMPROBAR
                                 PONER23:
00019a e002                      	LDI		R16, 0X02
00019b 2e60                      	MOV		R6, R16
00019c e003                      	LDI		R16, 0X03
00019d 2e50                      	MOV		R5, R16
00019e c00e                      	RJMP	COMPROBAR
                                 LR3:
00019f 2433                      	CLR		R3
0001a0 9443                      	INC		R4
0001a1 c00b                      	RJMP	COMPROBAR
                                 LR4:
0001a2 2444                      	CLR		R4
0001a3 2433                      	CLR		R3
0001a4 c008                      	RJMP	COMPROBAR	
                                 LR5:
0001a5 2455                      	CLR		R5
0001a6 9463                      	INC		R6
0001a7 c005                      	RJMP	COMPROBAR
                                 CON24HORAS:
0001a8 e004                      	LDI		R16, 0X04
0001a9 1650                      	CP		R5, R16
0001aa f268                      	BRLO	MINDECENAS
0001ab 2455                      	CLR		R5
                                 REG6:
0001ac 2466                      	CLR		R6
                                 ;----------------------MULTIPLEXADO------------------
                                 COMPROBAR:
0001ad 3070                      	CPI		R23, 0X00
0001ae f121                      	BREQ	D1
0001af 3071                      	CPI		R23, 0X01
0001b0 f151                      	BREQ	D2
0001b1 3072                      	CPI		R23, 0X02
0001b2 f181                      	BREQ	D3
0001b3 3073                      	CPI		R23, 0X03
0001b4 f1b1                      	BREQ	D4
0001b5 cf92                      	RJMP	LOOP
                                 ;-------------------MODO HORA------------------------
                                 RELOJ:	
0001b6 91b0 00b2                 	lds		R27, TCNT2
0001b8 ffb0                      	SBRS	R27, 0
0001b9 9573                      	INC		R23
0001ba 7073                      	ANDI	R23, 0X03
                                 	
0001bb 3051                      	CPI		R21, 0X01
0001bc f459                      	BRNE	SEGUIR2
0001bd 143a                      	CP		R3, R10
0001be f441                      	BRNE	SEGUIR1
0001bf 144b                      	CP		R4, R11
0001c0 f431                      	BRNE	SEGUIR1
0001c1 145c                      	CP		R5, R12
0001c2 f421                      	BRNE	SEGUIR1
0001c3 146d                      	CP		R6, R13
0001c4 f411                      	BRNE	SEGUIR1
0001c5 9a5f                      	SBI		PORTD, 7
0001c6 c03e                      	RJMP	SEGUIR4
                                 SEGUIR1:
0001c7 985f                      	CBI		PORTD, 7
                                 SEGUIR2:
0001c8 e060                      	LDI		R22, 0X00
0001c9 b965                      	OUT		PORTB, R22
                                 
0001ca 3070                          CPI		R23, 0X00
0001cb f039                      	BREQ	D1
0001cc 3071                      	CPI		R23, 0X01
0001cd f069                      	BREQ	D2
0001ce 3072                      	CPI		R23, 0X02
0001cf f099                      	BREQ	D3
0001d0 3073                      	CPI		R23, 0X03
0001d1 f0c9                      	BREQ	D4
0001d2 cf75                      	RJMP	LOOP
                                 
                                 D1:
0001d3 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
0001d4 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
0001d5 0de3                      	ADD		R30, R3              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
0001d6 9184                      	LPM		R24, Z
0001d7 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X01
0001d8 e061                      	LDI		R22, 0X01
0001d9 b965                      	OUT		PORTB, R22
0001da cf6d                      	RJMP LOOP
                                 D2:
0001db e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
0001dc e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
0001dd 0de4                      	ADD		R30, R4              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
0001de 9184                      	LPM		R24, Z
0001df b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo
0001e0 e062                      	LDI		R22, 0X02
0001e1 b965                      	OUT		PORTB, R22
0001e2 cf65                      	RJMP LOOP
                                 D3:
0001e3 e0e0                          LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
0001e4 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
0001e5 0de5                      	ADD		R30, R5             ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
0001e6 9184                      	LPM		R24, Z
0001e7 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04
0001e8 e064                      	LDI		R22, 0X04
0001e9 b965                      	OUT		PORTB, R22
0001ea cf5d                          RJMP LOOP
                                 D4:
0001eb e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
0001ec e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
0001ed 0de6                      	ADD		R30, R6              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
0001ee 9184                      	LPM		R24, Z
0001ef b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X08
0001f0 e068                      	LDI		R22, 0x08
0001f1 b965                      	OUT		PORTB, R22
0001f2 cf55                      	RJMP	LOOP
                                 ;-------------------MODO FECHA----------------------------
                                 FECHA:
0001f3 91b0 00b2                 	lds		R27, TCNT2
0001f5 ffb0                      	SBRS	R27, 0
0001f6 9573                      	INC		R23
0001f7 7073                      	ANDI	R23, 0X03
                                 	
0001f8 3051                      	CPI		R21, 0X01
0001f9 f459                      	BRNE	SEGUIR4
0001fa 143a                      	CP		R3, R10
0001fb f441                      	BRNE	SEGUIR3
0001fc 144b                      	CP		R4, R11
0001fd f431                      	BRNE	SEGUIR3
0001fe 145c                      	CP		R5, R12
0001ff f639                      	BRNE	SEGUIR1
000200 146d                      	CP		R6, R13
000201 f629                      	BRNE	SEGUIR1
000202 9a5f                      	SBI		PORTD, 7
000203 c001                      	RJMP	SEGUIR4
                                 SEGUIR3:
000204 985f                      	CBI		PORTD, 7
                                 SEGUIR4:
000205 e260                      	LDI		R22, 0X20
000206 b965                      	OUT		PORTB, R22
                                 ;-----------------MULTIPLEXADO--------------------------
                                 COMPROBAR3:
000207 3070                          CPI		R23, 0X00
000208 f039                      	BREQ	FD1
000209 3071                      	CPI		R23, 0X01
00020a f069                      	BREQ	FD2
00020b 3072                      	CPI		R23, 0X02
00020c f099                      	BREQ	FD3
00020d 3073                      	CPI		R23, 0X03
00020e f0c9                      	BREQ	FD4
00020f cf38                      	RJMP	LOOP
                                 
                                 FD1:
000210 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000211 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000212 0dee                      	ADD		R30, R14              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
000213 9184                      	LPM		R24, Z
000214 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X01
000215 e261                      	LDI		R22, 0X21
000216 b965                      	OUT		PORTB, R22
000217 cf30                      	RJMP LOOP
                                 FD2:
000218 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000219 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
00021a 0def                      	ADD		R30, R15              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
00021b 9184                      	LPM		R24, Z
00021c b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo
00021d e262                      	LDI		R22, 0X22
00021e b965                      	OUT		PORTB, R22
00021f cf28                      	RJMP LOOP
                                 FD3:
000220 e0e0                          LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000221 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000222 0fe1                      	ADD		R30, R17             ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
000223 9184                      	LPM		R24, Z
000224 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04
000225 e264                      	LDI		R22, 0X24
000226 b965                      	OUT		PORTB, R22
000227 cf20                          RJMP LOOP
                                 FD4:
000228 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000229 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
00022a 0fe2                      	ADD		R30, R18              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
00022b 9184                      	LPM		R24, Z
00022c b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X08
00022d e268                      	LDI		R22, 0x28
00022e b965                      	OUT		PORTB, R22
00022f cf18                      	RJMP	LOOP
                                 ;------------MODO CONFIGURAR FECHA-----------
                                 CONFECHA:
000230 e000                      	LDI		R16, 0
000231 bd05                          OUT		TCCR0B, R16
000232 9190 00b2                 	LDS		R25, TCNT2
000234 ff90                      	SBRS	R25, 0
000235 9573                      	INC		R23
000236 7073                      	ANDI	R23, 0X03
                                 	
000237 e260                      	LDI		R22, 0X20
000238 b965                      	OUT		PORTB, R22
                                 
                                 	;hacer de 1 a 12
000239 2f31                      	MOV		R19, R17
00023a 2f42                      	MOV		R20, R18
00023b e00a                      	LDI		R16, 10
00023c 9f40                      	MUL		R20, R16
00023d 0d30                      	ADD		R19, R0
                                 
00023e 3f1f                      	CPI		R17, 0XFF
00023f f119                      	BREQ	SEPTIEMBRE
000240 303d                      	CPI		R19, 0X0D
000241 f0f1                      	BREQ	ENERO
000242 3030                      	CPI		R19, 0X00
000243 f139                      	BREQ	DICIEMBREC
000244 303a                      	CPI		R19, 0X0A
000245 f111                      	BREQ	OCTUBRE
                                 
000246 e00a                      	LDI		R16, 0X0A
000247 16e0                      	CP		R14, R16
000248 f129                      	BREQ	PONERA101
                                 
000249 ef0f                      	LDI		R16, 0XFF
00024a 16e0                      	CP		R14, R16
00024b f131                      	BREQ	VERMES
                                 
00024c e009                      	LDI		R16, 0X09
00024d 16e0                      	CP		R14, R16
00024e f101                      	BREQ	ESFEBRERO
                                 	
00024f e000                      	LDI		R16, 0X00
000250 16e0                      	CP		R14, R16
000251 f051                      	BREQ	VERMES1
                                 
000252 e003                      	LDI		R16, 0X03
000253 16f0                      	CP		R15, R16
000254 f5a1                      	BRNE	COMPROBAR31
                                 
000255 e001                      	LDI		R16, 0X01
000256 16e0                      	CP		R14, R16
000257 f0c1                      	BREQ	MESDE30DIAS
000258 e002                      	LDI		R16, 0X02
000259 16e0                      	CP		R14, R16
00025a f0b1                      	BREQ	ABRILREINICIO
00025b cfab                      	RJMP	COMPROBAR3
                                 VERMES1:
00025c e000                      	LDI		R16, 0X00
00025d 16f0                      	CP		R15, R16
00025e f0b1                      	BREQ	IRA
00025f cfa7                      	RJMP	COMPROBAR3
                                 	
                                 ENERO:
000260 2722                      	CLR		R18
000261 e011                      	LDI		R17, 0X01
000262 cfa4                      	RJMP	COMPROBAR3
                                 SEPTIEMBRE:
000263 3021                      	CPI		R18, 0X01
000264 f521                      	BRNE	COMPROBAR31
000265 e019                      	LDI		R17, 0X09
000266 2722                      	CLR		R18
000267 cf9f                      	RJMP	COMPROBAR3
                                 OCTUBRE:
000268 e021                      	LDI		R18, 0X01
000269 2711                      	CLR		R17
00026a cf9c                      	RJMP	COMPROBAR3
                                 DICIEMBREC:
00026b e021                      	LDI		R18, 0X01
00026c e012                      	LDI		R17, 0X02
00026d cf99                      	RJMP	COMPROBAR3
                                 PONERA101:
00026e c031                      	RJMP	PONERA10
                                 ESFEBRERO:
00026f c033                      	RJMP	ESFEBRERO1
                                 MESDE30DIAS:
000270 c022                      	RJMP	MESDE30DIAS1
                                 ABRILREINICIO:
000271 c02a                      	RJMP	ABRILREINICIO1
                                 VERMES:
000272 e000                      	LDI		R16, 0
000273 16f0                      	CP		R15, R16
000274 f4d1                      	BRNE	MENOSR15
                                 IRA:
000275 3032                      	CPI		R19, 2
000276 f069                      	BREQ	FEB
000277 3034                      	CPI		R19, 4
000278 f089                      	BREQ	ABR
000279 3036                      	CPI		R19, 6
00027a f079                      	BREQ	ABR
00027b 3039                      	CPI		R19, 9
00027c f069                      	BREQ	ABR
00027d 303b                      	CPI		R19, 11
00027e f059                      	BREQ	ABR
00027f e001                      	LDI		R16, 0X01
000280 2ee0                      	MOV		R14, R16
000281 e003                      	LDI		R16, 0X03
000282 2ef0                      	MOV		R15, R16
000283 cf83                      	RJMP	COMPROBAR3
                                 FEB:
000284 e008                      	LDI		R16, 0X08
000285 2ee0                      	MOV		R14, R16
000286 e002                      	LDI		R16, 0X02
000287 2ef0                      	MOV		R15, R16
000288 cf7e                      	RJMP	COMPROBAR3
                                 COMPROBAR31:
000289 cf7d                      	RJMP	COMPROBAR3
                                 ABR:
00028a e000                      	LDI		R16, 0X00
00028b 2ee0                      	MOV		R14, R16
00028c e003                      	LDI		R16, 0X03
00028d 2ef0                      	MOV		R15, R16
00028e cf78                      	RJMP	COMPROBAR3
                                 MENOSR15:
00028f 94fa                      	DEC		R15
000290 e009                      	LDI		R16, 0X09
000291 2ee0                      	MOV		R14, R16
000292 cf74                      	RJMP	COMPROBAR3
                                 MESDE30DIAS1:
000293 3034                      	CPI		R19, 0X04
000294 f2e1                      	BREQ	ABRILREINICIO
000295 3036                      	CPI		R19, 0X06
000296 f2d1                      	BREQ	ABRILREINICIO
000297 3039                      	CPI		R19, 0X09
000298 f2c1                      	BREQ	ABRILREINICIO
000299 303b                      	CPI		R19, 0X0B
00029a f2b1                      	BREQ	ABRILREINICIO
00029b cf6b                      	RJMP	COMPROBAR3
                                 ABRILREINICIO1:
00029c 24ff                      	CLR		R15
00029d e001                      	LDI		R16, 0X01
00029e 2ee0                      	MOV		R14, R16
00029f cf67                      	RJMP	COMPROBAR3
                                 PONERA10:
0002a0 94f3                      	INC		R15
0002a1 24ee                      	CLR		R14
0002a2 cf64                      	RJMP	COMPROBAR3
                                 ESFEBRERO1:
0002a3 e002                      	LDI		R16, 0X02
0002a4 16f0                      	CP		R15, R16
0002a5 f719                      	BRNE	COMPROBAR31
0002a6 3032                      	CPI		R19, 0X02
0002a7 f709                      	BRNE	COMPROBAR31
0002a8 e001                      	LDI		R16, 0X01
0002a9 2ee0                      	MOV		R14, R16
0002aa 24ff                      	CLR		R15
0002ab cf5b                      	RJMP	COMPROBAR3
                                 	
                                 ;------------MODO CONFIGURAR ALARMA----------	
                                 ALARMA:
0002ac e000                      	LDI   R16, 0
0002ad bd05                          OUT   TCCR0B, R16
0002ae 9190 00b2                 	LDS		R25, TCNT2
0002b0 ff90                      	SBRS	R25, 0
0002b1 9573                      	INC		R23
0002b2 7073                      	ANDI	R23, 0X03
                                 	
0002b3 e260                      	LDI		R22, 0X20
0002b4 b965                      	OUT		PORTB, R22
                                 	
0002b5 ef0f                      	LDI		R16, 0XFF ;UNDERFLOW MINUTOS
0002b6 16a0                      	CP		R10, R16
0002b7 f081                      	BREQ	AMIN59
                                 
0002b8 ef0f                      	LDI		R16, 0XFF
0002b9 16c0                      	CP		R12, R16
0002ba f0e9                      	BREQ	AHOR24
                                 
                                 ;HORAS DECENAS
0002bb e002                      	LDI		R16, 0X02
0002bc 16d0                      	CP		R13, R16
0002bd f199                      	BREQ	ACON24HORAS
                                 ;HORAS UNIDADES
0002be e00a                      	LDI		R16, 0X0A
0002bf 16c0                      	CP		R12, R16
0002c0 f169                      	BREQ	ALR5
                                 ;MINUTOS DECENAS
                                 AMINDECENAS:
0002c1 e006                      	LDI		R16, 0X06
0002c2 16b0                      	CP		R11, R16
0002c3 f139                      	BREQ	ALR4
                                 ;MINUTOS UNIDADES
0002c4 e00a                      	LDI		R16, 0X0A
0002c5 16a0                      	CP		R10, R16
0002c6 f109                      	BREQ	ALR3
0002c7 c02e                      	RJMP	COMPROBAR2
                                 AMIN59:
0002c8 e000                      	LDI		R16, 0X00
0002c9 16b0                      	CP		R11, R16
0002ca f021                      	BREQ	AMINMAX
0002cb 94ba                      	DEC		R11
0002cc e009                      	LDI		R16, 0X09
0002cd 2ea0                      	MOV		R10, R16
0002ce c027                      	RJMP	COMPROBAR2
                                 AMINMAX:
0002cf ef0f                      	LDI		R16, 0XFF
0002d0 16a0                      	CP		R10, R16
0002d1 f009                      	BREQ	APONER59
0002d2 c023                      	RJMP	COMPROBAR2
                                 APONER59:
0002d3 e005                      	LDI		R16, 0X05
0002d4 2eb0                      	MOV		R11, R16
0002d5 e009                      	LDI		R16, 0X09
0002d6 2ea0                      	MOV		R10, R16
0002d7 c01e                      	RJMP	COMPROBAR2
                                 
                                 AHOR24:
0002d8 e000                      	LDI		R16, 0X00
0002d9 16d0                      	CP		R13, R16
0002da f021                      	BREQ	APONER24
0002db 94da                      	DEC		R13
0002dc e009                      	LDI		R16, 0X09
0002dd 2ec0                      	MOV		R12, R16
0002de c017                      	RJMP	COMPROBAR2
                                 APONER24:
0002df ef0f                      	LDI		R16, 0XFF
0002e0 16c0                      	CP		R12, R16
0002e1 f009                      	BREQ	APONER23
0002e2 c013                      	RJMP	COMPROBAR2
                                 APONER23:
0002e3 e002                      	LDI		R16, 0X02
0002e4 2ed0                      	MOV		R13, R16
0002e5 e003                      	LDI		R16, 0X03
0002e6 2ec0                      	MOV		R12, R16
0002e7 c00e                      	RJMP	COMPROBAR2
                                 ALR3:
0002e8 24aa                      	CLR		R10
0002e9 94b3                      	INC		R11
0002ea c00b                      	RJMP	COMPROBAR2
                                 ALR4:
0002eb 24bb                      	CLR		R11
0002ec 24aa                      	CLR		R10
0002ed c008                      	RJMP	COMPROBAR2	
                                 ALR5:
0002ee 24cc                      	CLR		R12
0002ef 94d3                      	INC		R13
0002f0 c005                      	RJMP	COMPROBAR2
                                 ACON24HORAS:
0002f1 e004                      	LDI		R16, 0X04
0002f2 16c0                      	CP		R12, R16
0002f3 f268                      	BRLO	AMINDECENAS
0002f4 24cc                      	CLR		R12
                                 AREG6:
0002f5 24dd                      	CLR		R13
                                 
                                 ;-------------MULTIPLEXADO 2-----------
                                 COMPROBAR2:
0002f6 3070                      	CPI		R23, 0X00
0002f7 f039                      	BREQ	DA1
0002f8 3071                      	CPI		R23, 0X01
0002f9 f069                      	BREQ	DA2
0002fa 3072                      	CPI		R23, 0X02
0002fb f099                      	BREQ	DA3
0002fc 3073                      	CPI		R23, 0X03
0002fd f0c9                      	BREQ	DA4
0002fe ce49                      	RJMP	LOOP
                                 
                                 DA1:
0002ff e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000300 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000301 0dea                      	ADD		R30, R10              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
000302 9184                      	LPM		R24, Z
000303 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X01
000304 e261                      	LDI		R22, 0X21
000305 b965                      	OUT		PORTB, R22
000306 ce41                      	RJMP LOOP
                                 DA2:
000307 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000308 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000309 0deb                      	ADD		R30, R11              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
00030a 9184                      	LPM		R24, Z
00030b b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo
00030c e262                      	LDI		R22, 0X22
00030d b965                      	OUT		PORTB, R22
00030e ce39                      	RJMP LOOP
                                 DA3:
00030f e0e0                          LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000310 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000311 0dec                      	ADD		R30, R12             ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
000312 9184                      	LPM		R24, Z
000313 b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04
000314 e264                      	LDI		R22, 0X24
000315 b965                      	OUT		PORTB, R22
000316 ce31                          RJMP LOOP
                                 DA4:
000317 e0e0                      	LDI		R30, LOW(TABLA7SEG<<1)   ; Cargar la parte baja de la direccin de la tabla
000318 e0f2                      	LDI		R31, HIGH(TABLA7SEG<<1)  ; Cargar la parte alta de la direccin de la tabla
                                 	; Sumar el desplazamiento segn el dgito a mostrar:
000319 0ded                      	ADD		R30, R13              ; Si RX es el dgito deseado, se ajusta la direccin (suponiendo que cada patrn es de 1 byte)
00031a 9184                      	LPM		R24, Z
00031b b98b                      	OUT		PORTD, R24          ; Enviar el patrn a PORTD para mostrarlo	LDI		R16, 0X04	LDI		R16, 0X08
00031c e268                      	LDI		R22, 0x28
00031d b965                      	OUT		PORTB, R22
00031e ce29                      	RJMP	LOOP  
                                 
                                 ACTIVAR_ALARMA:
00031f e000                      	LDI   R16, 0
000320 bd05                          OUT   TCCR0B, R16
000321 9a5f                      	SBI		PORTD, 7
000322 9190 00b2                 	LDS		R25, TCNT2
000324 ff90                      	SBRS	R25, 0
000325 9573                      	INC		R23
000326 7073                      	ANDI	R23, 0X03
                                 	
000327 e060                      	LDI		R22, 0X00
000328 b965                      	OUT		PORTB, R22
                                 
000329 3052                      	CPI		R21, 0X02
00032a f019                      	BREQ	REINICIAR21
00032b 3f5f                      	CPI		R21, 0XFF
00032c f019                      	BREQ	REINICIARA1
00032d ce1a                      	RJMP	LOOP;COMPROBAR2
                                 REINICIAR21:
00032e e051                      	LDI		R21, 0X01
00032f ce18                      	RJMP	LOOP;COMPROBAR2
                                 REINICIARA1:
000330 e050                      	LDI		R21, 0X00
000331 ce16                      	RJMP	LOOP;COMPROBAR2
                                 ;----------------------------------------------------------
                                 ;Subrutina para inicializar Timer0
                                 INIT_TMR0:
                                     ;Configurar Timer0: prescaler de 64 para generar un overflow en 10ms
000332 e003                          LDI		R16, (1<<CS01) | (1<<CS00)
000333 bd05                          OUT		TCCR0B, R16
000334 e604                          LDI		R16, 100
000335 bd06                          OUT		TCNT0, R16
000336 9508                          RET
                                 INIT_TMR2:
                                 	; --- Inicializar el contador ---
000337 e004                      	LDI   R16, (1<<CS22)         ; Prescaler = 64 (CS22=1, CS21=0, CS20=0)
000338 9300 00b1                     STS   TCCR2B, R16
00033a e604                          LDI   R16, 100                ; Iniciar desde 0
00033b 9300 00b2                     STS   TCNT2, R16
00033d 9508                      	RET
                                 ;--------------------------------------------------------------------------------
                                 ; ISR: Interrupcin por cambio en PORTC
                                 ISR_PCINT1:
00033e b1d6                          IN		R29, PINC       ; Leer el estado actual de PORTC
                                     ; Si PC0 est en 0, incrementa el contador
00033f ffd0                          SBRS	R29, 0          ; Si el bit0 est alto, salta la siguiente instruccin
000340 95c3                          INC		R28
                                 
000341 30c0                      	CPI		R28, 0X00 ;Hora
000342 f059                      	BREQ	VERHORA
000343 30c1                      	CPI		R28, 0X01 ;Configurar hora
000344 f061                      	BREQ	VERFECHA
000345 30c2                      	CPI		R28, 0X02 ;Configurar hora
000346 f071                      	BREQ	PHORA
000347 30c3                      	CPI		R28, 0X03 ;Configurar fecha
000348 f0b9                      	BREQ	PFECHA
000349 30c4                      	CPI		R28, 0X04 ;Configurar alarma
00034a f109                      	BREQ	PALARMA
00034b 30c5                      	CPI		R28, 0X05
00034c f159                      	BREQ	PACALARMA
00034d 9518                      	RETI
                                 VERHORA:
00034e 9a45                      	SBI		PORTC, 5
00034f 982d                      	CBI		PORTB, 5
000350 9518                      	RETI
                                 VERFECHA:
000351 9845                      	CBI		PORTC, 5
000352 e200                      	LDI		R16, 0X20
000353 b905                      	OUT		PORTB, R16
000354 9518                      	RETI
                                 PHORA:
000355 9a45                      	SBI		PORTC, 5
000356 982d                      	CBI		PORTB, 5
000357 ffd1                      	SBRS	R29, 1
000358 9453                      	INC		R5
000359 ffd2                      	SBRS	R29, 2
00035a 945a                      	DEC		R5
00035b ffd3                      	SBRS	R29, 3
00035c 9433                      	INC		R3
00035d ffd4                      	SBRS	R29, 4
00035e 943a                      	DEC		R3
00035f 9518                      	RETI
                                 PFECHA:
000360 9845                      	CBI		PORTC, 5
000361 e200                      	LDI		R16, 0X20
000362 b905                      	OUT		PORTB, R16
000363 ffd1                      	SBRS	R29, 1
000364 9513                      	INC		R17
000365 ffd2                      	SBRS	R29, 2
000366 951a                      	DEC		R17
000367 ffd3                      	SBRS	R29, 3
000368 94e3                      	INC		R14
000369 ffd4                      	SBRS	R29, 4
00036a 94ea                      	DEC		R14
00036b 9518                      	RETI
                                 PALARMA:
00036c 9a45                      	SBI		PORTC, 5
00036d e200                      	LDI		R16, 0X20
00036e b905                      	OUT		PORTB, R16
                                 
00036f ffd1                      	SBRS	R29, 1
000370 94c3                      	INC		R12
000371 ffd2                      	SBRS	R29, 2
000372 94ca                      	DEC		R12
000373 ffd3                      	SBRS	R29, 3
000374 94a3                      	INC		R10
000375 ffd4                      	SBRS	R29, 4
000376 94aa                      	DEC		R10
000377 9518                      	RETI
                                 PACALARMA:
000378 9845                      	CBI		PORTC, 5
000379 e000                      	LDI		R16, 0X00
00037a b905                      	OUT		PORTB, R16
00037b ffd1                      	SBRS	R29, 1
00037c 9553                      	INC		R21
00037d ffd2                      	SBRS	R29, 2
00037e 955a                      	DEC		R21
00037f 9518                          RETI
                                 
                                 
                                 ; Timer0 Overflow
                                 ; Al llegar 100, actualiza el contador de segundos
                                 ; y realiza el multiplexado de los dos displays.
                                 TMR2:
000380 e604                      	LDI		R16, 100                ; Iniciar desde 0
000381 9300 00b2                     STS		TCNT2, R16
000383 95a3                      	INC		R26
000384 36a4                      	CPI		R26, 100
000385 f110                      	BRLO	REINICIO1
000386 27aa                      	CLR		R26
000387 9518                      	RETI
                                 TMR0:
000388 e604                          LDI		R16, 100
000389 bd06                          OUT		TCNT0, R16       ; RECARGAR TCNT0 PARA ~10MS
                                 	
00038a 9483                      	INC		R8
00038b e604                      	LDI		R16, 100
00038c 1680                      	CP		R8, R16
00038d f0d0                      	BRLO	REINICIO1
                                 UNIMINUTOS:
00038e 9a1c                      	SBI		PINB, 4; PUNTOD DISPLAY
00038f 2488                      	CLR		R8
000390 9423                      	INC		R2
000391 e30c                      	LDI		R16, 60
000392 1620                      	CP		R2, R16 ; 1MINUTO
000393 f0a0                      	BRLO	REINICIO1
                                 MINUTOS:
000394 2422                      	CLR		R2
000395 9433                      	INC		R3
000396 e00a                      	LDI		R16, 0X0A
000397 1630                      	CP		R3, R16
000398 f078                      	BRLO	REINICIO1
                                 RES:
000399 2433                      	CLR		R3
00039a 9443                      	INC		R4
00039b e006                      	LDI		R16, 0X06
00039c 1640                      	CP		R4, R16
00039d f050                      	BRLO	REINICIO1
                                 HORAS:
00039e 2444                      	CLR		R4
00039f 9453                      	INC		R5
0003a0 e002                      	LDI		R16, 0X02
0003a1 1660                      	CP		R6, R16
0003a2 f031                      	BREQ	L24HORAS
                                 		
0003a3 e00a                      	LDI		R16, 0X0A
0003a4 1650                      	CP		R5, R16
0003a5 f168                      	BRLO	REINICIO
                                 
0003a6 2455                      	CLR		R5
0003a7 9463                      	INC		R6
                                 REINICIO1:
0003a8 c02a                      	RJMP	REINICIO
                                 L24HORAS:
0003a9 e003                      	LDI		R16, 0X03
0003aa 1650                      	CP		R5, R16
0003ab f138                      	BRLO	REINICIO
0003ac 2455                      	CLR		R5
0003ad 2466                      	CLR		R6
                                 ; --- Incrementar da ---
                                 ;VERIFICAR MES
                                 	;hacer de 1 a 12
0003ae 2f31                      	MOV		R19, R17
0003af 2f42                      	MOV		R20, R18
0003b0 e00a                      	LDI		R16, 10
0003b1 9f40                      	MUL		R20, R16
0003b2 0d30                      	ADD		R19, R0
                                 
0003b3 3032                      	CPI		R19, 0X02
0003b4 f0f9                      	BREQ	FEBRERO
0003b5 3034                      	CPI		R19, 0X04
0003b6 f159                      	BREQ	ABRIL
0003b7 3036                      	CPI		R19, 0X06
0003b8 f149                      	BREQ	ABRIL
0003b9 3039                      	CPI		R19, 0X09
0003ba f139                      	BREQ	ABRIL
0003bb 303b                      	CPI		R19, 0X0B
0003bc f129                      	BREQ	ABRIL
                                 	;MESES 31 DIAS
0003bd e003                      	LDI		R16, 0X03
0003be 16f0                      	CP		R15, R16
0003bf f009                      	BREQ	MESES31
0003c0 c00c                      	RJMP	SFEB
                                 MESES31:
0003c1 e001                      	LDI		R16, 0X01
0003c2 16e0                      	CP		R14, R16
0003c3 f048                      	BRLO	SFEB
0003c4 303c                      	CPI		R19, 0X0C
0003c5 f169                      	BREQ	DICIEMBRE
0003c6 24ff                      	CLR		R15
0003c7 9513                      	INC		R17
0003c8 e001                      	LDI		R16, 0X01
0003c9 2ee0                      	MOV		R14, R16
0003ca 301a                      	CPI		R17, 0X0A
0003cb f121                      	BREQ	MES
0003cc c006                      	RJMP	REINICIO
                                 SFEB:
0003cd 94e3                          INC		R14                ; Incrementar unidades de da
0003ce e00a                      	LDI		R16, 10
0003cf 16e0                          CP		R14, R16            ; Unidades >= 10?
0003d0 f010                          BRLO	REINICIO      ; No, verificar mximo
0003d1 24ee                          CLR		R14                ; Resetear unidades
0003d2 94f3                          INC		R15                ; Incrementar decenas de da 
                                 REINICIO:
0003d3 9518                          RETI
                                 FEBRERO:
0003d4 e002                      	LDI		R16, 0X02
0003d5 16f0                      	CP		R15, R16
0003d6 f009                      	BREQ	FEB28
0003d7 cff5                      	RJMP	SFEB
                                 FEB28:
0003d8 e008                      	LDI		R16, 0X08
0003d9 16e0                      	CP		R14, R16
0003da f390                      	BRLO	SFEB
0003db 24ff                      	CLR		R15
0003dc 9513                      	INC		R17
0003dd e001                      	LDI		R16, 0X01
0003de 2ee0                      	MOV		R14, R16
0003df 301a                      	CPI		R17, 0X0A
0003e0 f079                      	BREQ	MES
0003e1 cff1                      	RJMP	REINICIO
                                 ABRIL:
0003e2 e003                      	LDI		R16, 0X03
0003e3 16f0                      	CP		R15, R16
0003e4 f009                      	BREQ	AVIEJO
0003e5 cfe7                      	RJMP	SFEB
                                 AVIEJO:
0003e6 e000                      	LDI		R16, 0X00
0003e7 16e0                      	CP		R14, R16
0003e8 f320                      	BRLO	SFEB
0003e9 24ff                      	CLR		R15
0003ea 9513                      	INC		R17
0003eb e001                      	LDI		R16, 0X01
0003ec 2ee0                      	MOV		R14, R16
0003ed 301a                      	CPI		R17, 0X0A
0003ee f009                      	BREQ	MES
0003ef cfe3                      	RJMP	REINICIO
                                 MES:   
0003f0 2711                      	CLR		R17
0003f1 9523                      	INC		R18
0003f2 cfe0                      	RJMP	REINICIO
                                 DICIEMBRE:
0003f3 24ff                      	CLR		R15
0003f4 2722                      	CLR		R18
0003f5 e011                      	LDI		R17, 1
0003f6 e001                      	LDI		R16, 0X01
0003f7 2ee0                      	MOV		R14, R16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  12 r0 :   2 r1 :   0 r2 :   4 r3 :  16 r4 :  13 
r5 :  19 r6 :  13 r7 :   0 r8 :   4 r9 :   1 r10:  13 r11:  10 r12:  14 
r13:  10 r14:  27 r15:  21 r16: 221 r17:  20 r18:  11 r19:  24 r20:   5 
r21:   9 r22:  37 r23:  29 r24:  25 r25:   8 r26:   3 r27:   4 r28:  16 
r29:  16 r30:  24 r31:  12 
Registers used: 31 out of 35 (88.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  14 adiw  :   0 and   :   0 
andi  :   6 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  84 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  13 brlt  :   0 brmi  :   0 
brne  :  15 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   2 cbi   :   7 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  34 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  54 cpc   :   0 
cpi   :  58 cpse  :   0 dec   :  12 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :  32 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 164 lds   :   6 lpm   :  24 lsl   :   0 
lsr   :   0 mov   :  42 movw  :   0 mul   :   2 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  50 pop   :   0 
push  :   0 rcall :   0 ret   :   2 reti  :   9 rjmp  :  81 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :  21 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  11 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 27 out of 113 (23.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007f2   1520     10   1530   32768   4.7%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
