// Seed: 503829451
module module_0;
  wire id_1;
  ;
  struct packed {
    logic id_2;
    id_3 [-1 : -1] id_4;
    logic id_5;
    logic id_6;
    logic id_7;
    logic id_8;
    logic id_9;
  }
      id_10, id_11;
  parameter id_12 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  always
    if (1 + 1)
      if (1) begin : LABEL_0
        id_1[-1] <= 1;
      end
endmodule
module module_2;
  wire id_1;
  always @(posedge -1) $clog2(11);
  ;
  logic id_2;
  ;
  wire id_3, id_4;
  parameter id_5 = 1 & 1;
endmodule
