Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Sep 10 08:47:13 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_impl_1.twr lab2_impl_1.udb -gui -msgset C:/Users/oaksh/Desktop/E155/lab2/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 61.2903%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
en2                                     |                    output
en1                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
time_mux/counter_10__i0/SR               |   69.032 ns 
{time_mux/counter_10__i1/SR   time_mux/counter_10__i2/SR}              
                                         |   69.032 ns 
{time_mux/counter_10__i3/SR   time_mux/counter_10__i4/SR}              
                                         |   69.032 ns 
{time_mux/counter_10__i5/SR   time_mux/counter_10__i6/SR}              
                                         |   69.032 ns 
{time_mux/counter_10__i7/SR   time_mux/counter_10__i8/SR}              
                                         |   70.063 ns 
{time_mux/counter_10__i9/SR   time_mux/counter_10__i10/SR}              
                                         |   70.063 ns 
{time_mux/counter_10__i11/SR   time_mux/counter_10__i12/SR}              
                                         |   70.063 ns 
time_mux/ls_osc/D                        |   70.367 ns 
time_mux/counter_10__i12/D               |   74.643 ns 
time_mux/counter_10__i11/D               |   74.920 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : time_mux/counter_10__i0/SR  (SLICE_R12C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.032 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           4.243                 19.271  8       
time_mux/counter_10__i0/SR                                   ENDPOINT            0.000                 19.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
time_mux/counter_10__i0/CK                                   CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(19.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.032  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i1/SR   time_mux/counter_10__i2/SR}  (SLICE_R12C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.032 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           4.243                 19.271  8       
{time_mux/counter_10__i1/SR   time_mux/counter_10__i2/SR}
                                                             ENDPOINT            0.000                 19.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i1/CK   time_mux/counter_10__i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(19.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.032  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i3/SR   time_mux/counter_10__i4/SR}  (SLICE_R12C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.032 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           4.243                 19.271  8       
{time_mux/counter_10__i3/SR   time_mux/counter_10__i4/SR}
                                                             ENDPOINT            0.000                 19.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i3/CK   time_mux/counter_10__i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(19.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.032  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i5/SR   time_mux/counter_10__i6/SR}  (SLICE_R12C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.032 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           4.243                 19.271  8       
{time_mux/counter_10__i5/SR   time_mux/counter_10__i6/SR}
                                                             ENDPOINT            0.000                 19.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i5/CK   time_mux/counter_10__i6/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(19.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.032  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i7/SR   time_mux/counter_10__i8/SR}  (SLICE_R12C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.063 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           3.212                 18.240  8       
{time_mux/counter_10__i7/SR   time_mux/counter_10__i8/SR}
                                                             ENDPOINT            0.000                 18.240  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i7/CK   time_mux/counter_10__i8/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(18.239)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.063  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i9/SR   time_mux/counter_10__i10/SR}  (SLICE_R12C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.063 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           3.212                 18.240  8       
{time_mux/counter_10__i9/SR   time_mux/counter_10__i10/SR}
                                                             ENDPOINT            0.000                 18.240  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i9/CK   time_mux/counter_10__i10/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(18.239)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.063  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : {time_mux/counter_10__i11/SR   time_mux/counter_10__i12/SR}  (SLICE_R12C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.063 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           3.212                 18.240  8       
{time_mux/counter_10__i11/SR   time_mux/counter_10__i12/SR}
                                                             ENDPOINT            0.000                 18.240  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(18.239)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.063  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : time_mux/ls_osc/D  (SLICE_R14C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.367 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
time_mux/counter[11]                                         NET DELAY           2.141                  9.028  2       
time_mux/i9_4_lut/B->time_mux/i9_4_lut/Z  SLICE_R13C3A       A0_TO_F0_DELAY      0.449                  9.477  1       
time_mux/n22                                                 NET DELAY           2.485                 11.962  1       
time_mux/i11_4_lut/B->time_mux/i11_4_lut/Z
                                          SLICE_R13C4A       B1_TO_F1_DELAY      0.449                 12.411  1       
time_mux/n24                                                 NET DELAY           2.168                 14.579  1       
time_mux/i247_4_lut/B->time_mux/i247_4_lut/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 15.028  8       
time_mux/n138                                                NET DELAY           2.763                 17.791  8       
time_mux/i1_2_lut/B->time_mux/i1_2_lut/Z  SLICE_R14C2B       D1_TO_F1_DELAY      0.476                 18.267  1       
time_mux/n134                                                NET DELAY           0.000                 18.267  1       
time_mux/ls_osc/D                                            ENDPOINT            0.000                 18.267  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
time_mux/ls_osc/CK                                           CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.266)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.367  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i0/Q  (SLICE_R12C3A)
Path End         : time_mux/counter_10__i12/D  (SLICE_R12C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 74.643 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY               5.499                  5.499  9       
time_mux/counter_10__i0/CK                                   CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
time_mux/counter_10__i0/CK->time_mux/counter_10__i0/Q
                                          SLICE_R12C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
time_mux/counter[0]                                          NET DELAY               2.022                  8.909  2       
time_mux/counter_10_add_4_1/C1->time_mux/counter_10_add_4_1/CO1
                                          SLICE_R12C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
time_mux/n175                                                NET DELAY               0.000                  9.252  2       
time_mux/counter_10_add_4_3/CI0->time_mux/counter_10_add_4_3/CO0
                                          SLICE_R12C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
time_mux/n399                                                NET DELAY               0.000                  9.529  2       
time_mux/counter_10_add_4_3/CI1->time_mux/counter_10_add_4_3/CO1
                                          SLICE_R12C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
time_mux/n177                                                NET DELAY               0.000                  9.806  2       
time_mux/counter_10_add_4_5/CI0->time_mux/counter_10_add_4_5/CO0
                                          SLICE_R12C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
time_mux/n402                                                NET DELAY               0.000                 10.083  2       
time_mux/counter_10_add_4_5/CI1->time_mux/counter_10_add_4_5/CO1
                                          SLICE_R12C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
time_mux/n179                                                NET DELAY               0.000                 10.360  2       
time_mux/counter_10_add_4_7/CI0->time_mux/counter_10_add_4_7/CO0
                                          SLICE_R12C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
time_mux/n405                                                NET DELAY               0.000                 10.637  2       
time_mux/counter_10_add_4_7/CI1->time_mux/counter_10_add_4_7/CO1
                                          SLICE_R12C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
time_mux/n181                                                NET DELAY               0.555                 11.469  2       
time_mux/counter_10_add_4_9/CI0->time_mux/counter_10_add_4_9/CO0
                                          SLICE_R12C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
time_mux/n408                                                NET DELAY               0.000                 11.746  2       
time_mux/counter_10_add_4_9/CI1->time_mux/counter_10_add_4_9/CO1
                                          SLICE_R12C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
time_mux/n183                                                NET DELAY               0.000                 12.023  2       
time_mux/counter_10_add_4_11/CI0->time_mux/counter_10_add_4_11/CO0
                                          SLICE_R12C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
time_mux/n411                                                NET DELAY               0.000                 12.300  2       
time_mux/counter_10_add_4_11/CI1->time_mux/counter_10_add_4_11/CO1
                                          SLICE_R12C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
time_mux/n185                                                NET DELAY               0.000                 12.577  2       
time_mux/counter_10_add_4_13/CI0->time_mux/counter_10_add_4_13/CO0
                                          SLICE_R12C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
time_mux/n414                                                NET DELAY               0.661                 13.515  2       
time_mux/counter_10_add_4_13/D1->time_mux/counter_10_add_4_13/S1
                                          SLICE_R12C4C       D1_TO_F1_DELAY          0.476                 13.991  1       
time_mux/n57[12]                                             NET DELAY               0.000                 13.991  1       
time_mux/counter_10__i12/D                                   ENDPOINT                0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY               5.499                 88.832  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       74.643  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i0/Q  (SLICE_R12C3A)
Path End         : time_mux/counter_10__i11/D  (SLICE_R12C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 74.920 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY               5.499                  5.499  9       
time_mux/counter_10__i0/CK                                   CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
time_mux/counter_10__i0/CK->time_mux/counter_10__i0/Q
                                          SLICE_R12C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
time_mux/counter[0]                                          NET DELAY               2.022                  8.909  2       
time_mux/counter_10_add_4_1/C1->time_mux/counter_10_add_4_1/CO1
                                          SLICE_R12C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
time_mux/n175                                                NET DELAY               0.000                  9.252  2       
time_mux/counter_10_add_4_3/CI0->time_mux/counter_10_add_4_3/CO0
                                          SLICE_R12C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
time_mux/n399                                                NET DELAY               0.000                  9.529  2       
time_mux/counter_10_add_4_3/CI1->time_mux/counter_10_add_4_3/CO1
                                          SLICE_R12C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
time_mux/n177                                                NET DELAY               0.000                  9.806  2       
time_mux/counter_10_add_4_5/CI0->time_mux/counter_10_add_4_5/CO0
                                          SLICE_R12C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
time_mux/n402                                                NET DELAY               0.000                 10.083  2       
time_mux/counter_10_add_4_5/CI1->time_mux/counter_10_add_4_5/CO1
                                          SLICE_R12C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
time_mux/n179                                                NET DELAY               0.000                 10.360  2       
time_mux/counter_10_add_4_7/CI0->time_mux/counter_10_add_4_7/CO0
                                          SLICE_R12C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
time_mux/n405                                                NET DELAY               0.000                 10.637  2       
time_mux/counter_10_add_4_7/CI1->time_mux/counter_10_add_4_7/CO1
                                          SLICE_R12C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
time_mux/n181                                                NET DELAY               0.555                 11.469  2       
time_mux/counter_10_add_4_9/CI0->time_mux/counter_10_add_4_9/CO0
                                          SLICE_R12C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
time_mux/n408                                                NET DELAY               0.000                 11.746  2       
time_mux/counter_10_add_4_9/CI1->time_mux/counter_10_add_4_9/CO1
                                          SLICE_R12C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
time_mux/n183                                                NET DELAY               0.000                 12.023  2       
time_mux/counter_10_add_4_11/CI0->time_mux/counter_10_add_4_11/CO0
                                          SLICE_R12C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
time_mux/n411                                                NET DELAY               0.000                 12.300  2       
time_mux/counter_10_add_4_11/CI1->time_mux/counter_10_add_4_11/CO1
                                          SLICE_R12C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
time_mux/n185                                                NET DELAY               0.661                 13.238  2       
time_mux/counter_10_add_4_13/D0->time_mux/counter_10_add_4_13/S0
                                          SLICE_R12C4C       D0_TO_F0_DELAY          0.476                 13.714  1       
time_mux/n57[11]                                             NET DELAY               0.000                 13.714  1       
time_mux/counter_10__i11/D                                   ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY               5.499                 88.832  9       
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       74.920  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
time_mux/counter_10__i3/D                |    1.913 ns 
time_mux/counter_10__i4/D                |    1.913 ns 
time_mux/counter_10__i5/D                |    1.913 ns 
time_mux/counter_10__i6/D                |    1.913 ns 
time_mux/counter_10__i7/D                |    1.913 ns 
time_mux/counter_10__i8/D                |    1.913 ns 
time_mux/counter_10__i9/D                |    1.913 ns 
time_mux/counter_10__i10/D               |    1.913 ns 
time_mux/counter_10__i11/D               |    1.913 ns 
time_mux/counter_10__i12/D               |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : time_mux/counter_10__i3/Q  (SLICE_R12C3C)
Path End         : time_mux/counter_10__i3/D  (SLICE_R12C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i3/CK   time_mux/counter_10__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i3/CK->time_mux/counter_10__i3/Q
                                          SLICE_R12C3C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[3]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_5/C0->time_mux/counter_10_add_4_5/S0
                                          SLICE_R12C3C       C0_TO_F0_DELAY   0.252                  4.997  1       
time_mux/n57[3]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i3/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i3/CK   time_mux/counter_10__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i4/Q  (SLICE_R12C3C)
Path End         : time_mux/counter_10__i4/D  (SLICE_R12C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i3/CK   time_mux/counter_10__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i4/CK->time_mux/counter_10__i4/Q
                                          SLICE_R12C3C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[4]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_5/C1->time_mux/counter_10_add_4_5/S1
                                          SLICE_R12C3C       C1_TO_F1_DELAY   0.252                  4.997  1       
time_mux/n57[4]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i4/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i3/CK   time_mux/counter_10__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i5/Q  (SLICE_R12C3D)
Path End         : time_mux/counter_10__i5/D  (SLICE_R12C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i5/CK   time_mux/counter_10__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i5/CK->time_mux/counter_10__i5/Q
                                          SLICE_R12C3D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[5]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_7/C0->time_mux/counter_10_add_4_7/S0
                                          SLICE_R12C3D       C0_TO_F0_DELAY   0.252                  4.997  1       
time_mux/n57[5]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i5/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i5/CK   time_mux/counter_10__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i6/Q  (SLICE_R12C3D)
Path End         : time_mux/counter_10__i6/D  (SLICE_R12C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i5/CK   time_mux/counter_10__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i6/CK->time_mux/counter_10__i6/Q
                                          SLICE_R12C3D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[6]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_7/C1->time_mux/counter_10_add_4_7/S1
                                          SLICE_R12C3D       C1_TO_F1_DELAY   0.252                  4.997  1       
time_mux/n57[6]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i6/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i5/CK   time_mux/counter_10__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i7/Q  (SLICE_R12C4A)
Path End         : time_mux/counter_10__i7/D  (SLICE_R12C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i7/CK   time_mux/counter_10__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i7/CK->time_mux/counter_10__i7/Q
                                          SLICE_R12C4A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[7]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_9/C0->time_mux/counter_10_add_4_9/S0
                                          SLICE_R12C4A       C0_TO_F0_DELAY   0.252                  4.997  1       
time_mux/n57[7]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i7/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i7/CK   time_mux/counter_10__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i8/Q  (SLICE_R12C4A)
Path End         : time_mux/counter_10__i8/D  (SLICE_R12C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i7/CK   time_mux/counter_10__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i8/CK->time_mux/counter_10__i8/Q
                                          SLICE_R12C4A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[8]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_9/C1->time_mux/counter_10_add_4_9/S1
                                          SLICE_R12C4A       C1_TO_F1_DELAY   0.252                  4.997  1       
time_mux/n57[8]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i8/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i7/CK   time_mux/counter_10__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i9/Q  (SLICE_R12C4B)
Path End         : time_mux/counter_10__i9/D  (SLICE_R12C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i9/CK   time_mux/counter_10__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i9/CK->time_mux/counter_10__i9/Q
                                          SLICE_R12C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[9]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_11/C0->time_mux/counter_10_add_4_11/S0
                                          SLICE_R12C4B       C0_TO_F0_DELAY   0.252                  4.997  1       
time_mux/n57[9]                                              NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i9/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i9/CK   time_mux/counter_10__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i10/Q  (SLICE_R12C4B)
Path End         : time_mux/counter_10__i10/D  (SLICE_R12C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i9/CK   time_mux/counter_10__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i10/CK->time_mux/counter_10__i10/Q
                                          SLICE_R12C4B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[10]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_11/C1->time_mux/counter_10_add_4_11/S1
                                          SLICE_R12C4B       C1_TO_F1_DELAY   0.252                  4.997  1       
time_mux/n57[10]                                             NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i10/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i9/CK   time_mux/counter_10__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i11/Q  (SLICE_R12C4C)
Path End         : time_mux/counter_10__i11/D  (SLICE_R12C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i11/CK->time_mux/counter_10__i11/Q
                                          SLICE_R12C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[11]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_13/C0->time_mux/counter_10_add_4_13/S0
                                          SLICE_R12C4C       C0_TO_F0_DELAY   0.252                  4.997  1       
time_mux/n57[11]                                             NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i11/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_10__i12/Q  (SLICE_R12C4C)
Path End         : time_mux/counter_10__i12/D  (SLICE_R12C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_10__i12/CK->time_mux/counter_10__i12/Q
                                          SLICE_R12C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[12]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_10_add_4_13/C1->time_mux/counter_10_add_4_13/S1
                                          SLICE_R12C4C       C1_TO_F1_DELAY   0.252                  4.997  1       
time_mux/n57[12]                                             NET DELAY        0.000                  4.997  1       
time_mux/counter_10__i12/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_10__i11/CK   time_mux/counter_10__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



