Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 17 20:55:06 2022
| Host         : DESKTOP-SOJGS7H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   106 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           44 |
| No           | No                    | Yes                    |             487 |          146 |
| No           | Yes                   | No                     |              38 |           14 |
| Yes          | No                    | No                     |             129 |           65 |
| Yes          | No                    | Yes                    |            1104 |          525 |
| Yes          | Yes                   | No                     |              74 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------+-------------------------------------------+------------------+----------------+
|                 Clock Signal                 |              Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------------+----------------------------------------+-------------------------------------------+------------------+----------------+
|  U1/if_reg_id/Branch_out_IDEX_reg            |                                        |                                           |                1 |              1 |
|  U1/if_reg_id/BranchN_out_IDEX_reg           |                                        |                                           |                1 |              1 |
|  U1/if_reg_id/ALUSrc_B_out_IDEX_reg_0        |                                        |                                           |                1 |              1 |
|  U1/if_reg_id/RegWrite_out_IDEX_reg_0        |                                        |                                           |                1 |              1 |
|  U1/if_reg_id/MemRW_out_IDEX_reg             |                                        |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[6]                           |                                        | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[9]                           |                                        |                                           |                1 |              1 |
|  clk_100mhz_IBUF_BUFG                        | U6/inst/M2/EN_i_1_n_1                  | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[6]                           |                                        |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[11]                          |                                        |                                           |                1 |              1 |
|  U1/if_reg_id/MemtoReg_out_IDEX_reg[1]_0[0]  |                                        |                                           |                2 |              2 |
|  U1/if_reg_id/ALU_control_out_IDEX_reg[0][0] |                                        |                                           |                1 |              3 |
|  U1/if_reg_id/E[0]                           |                                        |                                           |                1 |              3 |
|  U8/Clk_CPU_BUFG                             | U4/GPIOf0000000_we                     | U9/rst                                    |                1 |              3 |
| ~U8/Clk_CPU_BUFG                             |                                        | U9/rst                                    |                2 |              4 |
| ~U8/Clk_CPU_BUFG                             | U7/LED_P2S/shift_count[3]_i_1_n_0      | U9/rst                                    |                1 |              4 |
| ~U8/Clk_CPU_BUFG                             |                                        |                                           |                4 |              5 |
|  clk_100mhz_IBUF_BUFG                        | U6/inst/M2/shift_count[5]_i_1_n_1      | U9/rst                                    |                2 |              6 |
|  U8/clkdiv_BUFG[1]                           | U11/vga_controller/v_count             | U9/rst                                    |                3 |             10 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_43            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_19            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_30            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_47            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_25            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_49            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_28            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_17            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_29            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_23            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_33            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_26            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_31            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_16            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_34            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_36            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_37            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_24            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_14            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_39            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_45            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_46            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_27            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_32            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_13            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_20            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_18            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_42            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_10            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_11            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_12            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_48            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_9             |                                           |                4 |             12 |
|  U8/clkdiv_BUFG[1]                           |                                        | U9/rst                                    |                7 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_22            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_15            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_38            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_21            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_35            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_40            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_41            |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG                        | U11/vga_debugger/Blue[3]_44            |                                           |                4 |             12 |
| ~U8/Clk_CPU_BUFG                             | U7/LED_P2S/buffer[0]_i_1_n_0           |                                           |                2 |             16 |
|  clk_100mhz_IBUF_BUFG                        | U9/pulse_out[3]_i_2_n_0                |                                           |                8 |             17 |
|  clk_100mhz_IBUF_BUFG                        |                                        | U11/vga_debugger/display_addr[11]_i_1_n_1 |                7 |             26 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[14][31][0]  | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[10][31][0]  | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[12][31][0]  | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[21][31][0]  | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[16][31][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[17][31][0]  | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[19][31][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[18][31][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[5][31][0]   | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[4][31][0]   | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[31][31][0]  | U9/rst                                    |               21 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[6][31][0]   | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[1][31]_1[0] | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[25][31][0]  | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[26][31][0]  | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[22][31][0]  | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[28][31][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[2][31][0]   | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[27][31][0]  | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[3][31]_0[0] | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[7][31][0]   | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[30][31][0]  | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[8][31][0]   | U9/rst                                    |               20 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[29][31][0]  | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[20][31][0]  | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[24][31][0]  | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[23][31][0]  | U9/rst                                    |               21 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[9][31][0]   | U9/rst                                    |               13 |             32 |
| ~U8/Clk_CPU_BUFG                             | U4/GPIOe0000000_we                     |                                           |               27 |             32 |
|  U8/clkdiv_BUFG[6]                           | U10/counter0[31]                       | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[13][31][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[15][31][0]  | U9/rst                                    |               15 |             32 |
|  n_0_1066_BUFG                               |                                        |                                           |               19 |             32 |
|  U8/Clk_CPU_BUFG                             | U1/mem_reg_wb/register_reg[11][31][0]  | U9/rst                                    |               14 |             32 |
|  clk_100mhz_IBUF_BUFG                        | U9/sel                                 | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  clk_100mhz_IBUF_BUFG                        | U9/rst_counter[0]_i_1_n_0              | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  U8/clkdiv_BUFG[11]                          | U10/counter2[32]_i_1_n_0               | U9/rst                                    |               10 |             33 |
|  U8/clkdiv_BUFG[9]                           | U10/counter1[32]_i_1_n_0               | U9/rst                                    |                9 |             33 |
|  clk_100mhz_IBUF_BUFG                        |                                        | U9/rst                                    |                9 |             35 |
|  clk_100mhz_IBUF_BUFG                        | U6/inst/M2/buffer[0]_i_1_n_1           |                                           |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                        |                                        |                                           |               79 |            300 |
|  U8/Clk_CPU_BUFG                             |                                        | U9/rst                                    |              134 |            447 |
+----------------------------------------------+----------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     1 |
| 3      |                     3 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 10     |                     1 |
| 12     |                    42 |
| 16+    |                    45 |
+--------+-----------------------+


