/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_42z;
  wire [13:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_88z;
  reg [6:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [36:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~((celloutsig_0_7z[13] | celloutsig_0_6z[1]) & (in_data[22] | celloutsig_0_4z[3]));
  assign celloutsig_1_6z = ~((in_data[98] | celloutsig_1_1z[14]) & (celloutsig_1_3z[2] | celloutsig_1_4z[4]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z[14] | celloutsig_1_4z[4]) & (celloutsig_1_7z[3] | celloutsig_1_3z[1]));
  assign celloutsig_1_17z = ~((celloutsig_1_8z | celloutsig_1_4z[3]) & (celloutsig_1_3z[0] | celloutsig_1_4z[3]));
  assign celloutsig_0_15z = celloutsig_0_6z[0] | celloutsig_0_14z;
  assign celloutsig_0_12z = celloutsig_0_7z[7] & ~(in_data[89]);
  assign celloutsig_0_18z = celloutsig_0_4z[0] & ~(celloutsig_0_16z);
  assign celloutsig_0_48z = { celloutsig_0_10z[4:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_42z, celloutsig_0_12z };
  assign celloutsig_1_5z = { in_data[171:162], celloutsig_1_2z } % { 1'h1, in_data[110:101], celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:3] % { 1'h1, in_data[21:19] };
  assign celloutsig_1_16z = celloutsig_1_11z[11:4] % { 1'h1, celloutsig_1_15z };
  assign celloutsig_0_42z = celloutsig_0_22z[9:0] * { celloutsig_0_3z[19:15], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[157:135] * in_data[150:128];
  assign celloutsig_1_1z = in_data[181:163] * in_data[146:128];
  assign celloutsig_1_7z = celloutsig_1_5z[4:0] * celloutsig_1_5z[12:8];
  assign celloutsig_1_18z = { celloutsig_1_5z[7], celloutsig_1_6z, celloutsig_1_16z } * { celloutsig_1_0z[18:12], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_9z[11:9] != celloutsig_1_2z[3:1];
  assign celloutsig_0_16z = in_data[7:3] != { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_3z = - in_data[145:143];
  assign celloutsig_1_9z = - { in_data[174:161], celloutsig_1_0z };
  assign celloutsig_0_5z = & celloutsig_0_2z[2:0];
  assign celloutsig_0_1z = & celloutsig_0_0z[4:1];
  assign celloutsig_0_14z = & { celloutsig_0_6z, celloutsig_0_2z[2:0], celloutsig_0_0z[9:6] };
  assign celloutsig_0_88z = ^ celloutsig_0_11z[6:4];
  assign celloutsig_0_19z = ^ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_9z[15:7], celloutsig_1_10z, celloutsig_1_2z } >> { in_data[130:125], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:1], celloutsig_0_10z } >> { celloutsig_0_0z[4:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[13:5], celloutsig_0_4z, celloutsig_0_6z } >> celloutsig_0_3z[22:6];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z } >> in_data[112:106];
  assign celloutsig_0_3z = in_data[54:30] >> { in_data[42:22], celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_3z[13:11] >>> { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_0z[14:11] >>> celloutsig_1_0z[22:19];
  assign celloutsig_0_10z = { celloutsig_0_0z[3:0], celloutsig_0_1z } >>> celloutsig_0_0z[4:0];
  assign celloutsig_0_22z = in_data[74:64] >>> { celloutsig_0_0z[3:1], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[11:1] ^ in_data[95:85];
  assign celloutsig_0_4z = celloutsig_0_0z[9:5] ^ in_data[36:32];
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_2z } ^ celloutsig_1_0z[22:17];
  assign celloutsig_1_19z = celloutsig_1_2z ^ { celloutsig_1_16z[7:6], celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_0_21z = celloutsig_0_7z[15:12] ^ { celloutsig_0_6z[2:1], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_1_10z = ~((celloutsig_1_0z[22] & celloutsig_1_8z) | in_data[129]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_89z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_89z = celloutsig_0_48z[8:2];
  assign { out_data[137:128], out_data[99:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
