
dataAndCommsExperiments.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081a8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08008478  08008478  00009478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080084fc  080084fc  000094fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008504  08008504  00009504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008508  08008508  00009508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800850c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002d0  2400006c  08008578  0000a06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400033c  08008578  0000a33c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001539c  00000000  00000000  0000a09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002798  00000000  00000000  0001f436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001148  00000000  00000000  00021bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d83  00000000  00000000  00022d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d62  00000000  00000000  00023a9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018ffe  00000000  00000000  000577fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f532  00000000  00000000  000707fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bfd2d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005100  00000000  00000000  001bfd70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006b  00000000  00000000  001c4e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008460 	.word	0x08008460

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	08008460 	.word	0x08008460

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e0:	f000 f9b2 	bl	8000a48 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e4:	f000 fc78 	bl	8000fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e8:	f000 f82c 	bl	8000744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ec:	f000 f95c 	bl	80009a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f0:	f000 f93a 	bl	8000968 <MX_DMA_Init>
  MX_TIM24_Init();
 80006f4:	f000 f896 	bl	8000824 <MX_TIM24_Init>
  MX_USART1_UART_Init();
 80006f8:	f000 f8ea 	bl	80008d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim24, TIM_CHANNEL_ALL);
 80006fc:	213c      	movs	r1, #60	@ 0x3c
 80006fe:	480d      	ldr	r0, [pc, #52]	@ (8000734 <main+0x58>)
 8000700:	f005 fb16 	bl	8005d30 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  curCounter = __HAL_TIM_GET_COUNTER(&htim24);
 8000704:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <main+0x58>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800070a:	4a0b      	ldr	r2, [pc, #44]	@ (8000738 <main+0x5c>)
 800070c:	6013      	str	r3, [r2, #0]
	  HAL_Delay(100);
 800070e:	2064      	movs	r0, #100	@ 0x64
 8000710:	f000 fcf4 	bl	80010fc <HAL_Delay>
	  printf("encoder: %lu\n", curCounter - prevCounter);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <main+0x5c>)
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	4b08      	ldr	r3, [pc, #32]	@ (800073c <main+0x60>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	4619      	mov	r1, r3
 8000720:	4807      	ldr	r0, [pc, #28]	@ (8000740 <main+0x64>)
 8000722:	f007 f831 	bl	8007788 <iprintf>
	  prevCounter = curCounter;
 8000726:	4b04      	ldr	r3, [pc, #16]	@ (8000738 <main+0x5c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a04      	ldr	r2, [pc, #16]	@ (800073c <main+0x60>)
 800072c:	6013      	str	r3, [r2, #0]
	  curCounter = __HAL_TIM_GET_COUNTER(&htim24);
 800072e:	bf00      	nop
 8000730:	e7e8      	b.n	8000704 <main+0x28>
 8000732:	bf00      	nop
 8000734:	24000088 	.word	0x24000088
 8000738:	240001e4 	.word	0x240001e4
 800073c:	240001e0 	.word	0x240001e0
 8000740:	08008478 	.word	0x08008478

08000744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b09c      	sub	sp, #112	@ 0x70
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074e:	224c      	movs	r2, #76	@ 0x4c
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f007 f86d 	bl	8007832 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	2220      	movs	r2, #32
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f007 f867 	bl	8007832 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000764:	2002      	movs	r0, #2
 8000766:	f002 fcdb 	bl	8003120 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800076a:	2300      	movs	r3, #0
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	4b2c      	ldr	r3, [pc, #176]	@ (8000820 <SystemClock_Config+0xdc>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	4a2b      	ldr	r2, [pc, #172]	@ (8000820 <SystemClock_Config+0xdc>)
 8000774:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000778:	6193      	str	r3, [r2, #24]
 800077a:	4b29      	ldr	r3, [pc, #164]	@ (8000820 <SystemClock_Config+0xdc>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000786:	bf00      	nop
 8000788:	4b25      	ldr	r3, [pc, #148]	@ (8000820 <SystemClock_Config+0xdc>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000790:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000794:	d1f8      	bne.n	8000788 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000796:	2302      	movs	r3, #2
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800079a:	2301      	movs	r3, #1
 800079c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800079e:	2340      	movs	r3, #64	@ 0x40
 80007a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a2:	2302      	movs	r3, #2
 80007a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007a6:	2300      	movs	r3, #0
 80007a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 80007aa:	2320      	movs	r3, #32
 80007ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 80007ae:	f240 1313 	movw	r3, #275	@ 0x113
 80007b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007b4:	2301      	movs	r3, #1
 80007b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007b8:	2302      	movs	r3, #2
 80007ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007bc:	2302      	movs	r3, #2
 80007be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80007c0:	2304      	movs	r3, #4
 80007c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007c4:	2300      	movs	r3, #0
 80007c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d0:	4618      	mov	r0, r3
 80007d2:	f002 fcdf 	bl	8003194 <HAL_RCC_OscConfig>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007dc:	f000 f960 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e0:	233f      	movs	r3, #63	@ 0x3f
 80007e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e4:	2303      	movs	r3, #3
 80007e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007ec:	2308      	movs	r3, #8
 80007ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007f0:	2340      	movs	r3, #64	@ 0x40
 80007f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007f4:	2340      	movs	r3, #64	@ 0x40
 80007f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007fc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007fe:	2340      	movs	r3, #64	@ 0x40
 8000800:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	2103      	movs	r1, #3
 8000806:	4618      	mov	r0, r3
 8000808:	f003 f89e 	bl	8003948 <HAL_RCC_ClockConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000812:	f000 f945 	bl	8000aa0 <Error_Handler>
  }
}
 8000816:	bf00      	nop
 8000818:	3770      	adds	r7, #112	@ 0x70
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	58024800 	.word	0x58024800

08000824 <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	@ 0x30
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	2224      	movs	r2, #36	@ 0x24
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f006 fffd 	bl	8007832 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000838:	463b      	mov	r3, r7
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 8000842:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 8000844:	4a21      	ldr	r2, [pc, #132]	@ (80008cc <MX_TIM24_Init+0xa8>)
 8000846:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 1-1;
 8000848:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 800084a:	2200      	movs	r2, #0
 800084c:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 800084e:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 4294967296-1;
 8000854:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 8000856:	f04f 32ff 	mov.w	r2, #4294967295
 800085a:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085c:	4b1a      	ldr	r3, [pc, #104]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000862:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000868:	2303      	movs	r3, #3
 800086a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800086c:	2300      	movs	r3, #0
 800086e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000870:	2301      	movs	r3, #1
 8000872:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000874:	2300      	movs	r3, #0
 8000876:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000880:	2301      	movs	r3, #1
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim24, &sConfig) != HAL_OK)
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	4619      	mov	r1, r3
 8000892:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 8000894:	f005 f9a6 	bl	8005be4 <HAL_TIM_Encoder_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_TIM24_Init+0x7e>
  {
    Error_Handler();
 800089e:	f000 f8ff 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 80008aa:	463b      	mov	r3, r7
 80008ac:	4619      	mov	r1, r3
 80008ae:	4806      	ldr	r0, [pc, #24]	@ (80008c8 <MX_TIM24_Init+0xa4>)
 80008b0:	f005 fb9e 	bl	8005ff0 <HAL_TIMEx_MasterConfigSynchronization>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM24_Init+0x9a>
  {
    Error_Handler();
 80008ba:	f000 f8f1 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	3730      	adds	r7, #48	@ 0x30
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	24000088 	.word	0x24000088
 80008cc:	4000e400 	.word	0x4000e400

080008d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008d4:	4b22      	ldr	r3, [pc, #136]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008d6:	4a23      	ldr	r2, [pc, #140]	@ (8000964 <MX_USART1_UART_Init+0x94>)
 80008d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008da:	4b21      	ldr	r3, [pc, #132]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008f6:	220c      	movs	r2, #12
 80008f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fa:	4b19      	ldr	r3, [pc, #100]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000900:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000906:	4b16      	ldr	r3, [pc, #88]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800090c:	4b14      	ldr	r3, [pc, #80]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 800090e:	2200      	movs	r2, #0
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000912:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 8000914:	2200      	movs	r2, #0
 8000916:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000918:	4811      	ldr	r0, [pc, #68]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 800091a:	f005 fc05 	bl	8006128 <HAL_UART_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000924:	f000 f8bc 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000928:	2100      	movs	r1, #0
 800092a:	480d      	ldr	r0, [pc, #52]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 800092c:	f006 fd9f 	bl	800746e <HAL_UARTEx_SetTxFifoThreshold>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000936:	f000 f8b3 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093a:	2100      	movs	r1, #0
 800093c:	4808      	ldr	r0, [pc, #32]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 800093e:	f006 fdd4 	bl	80074ea <HAL_UARTEx_SetRxFifoThreshold>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000948:	f000 f8aa 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800094c:	4804      	ldr	r0, [pc, #16]	@ (8000960 <MX_USART1_UART_Init+0x90>)
 800094e:	f006 fd55 	bl	80073fc <HAL_UARTEx_DisableFifoMode>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000958:	f000 f8a2 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	2400014c 	.word	0x2400014c
 8000964:	40011000 	.word	0x40011000

08000968 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800096e:	4b0d      	ldr	r3, [pc, #52]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000970:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000974:	4a0b      	ldr	r2, [pc, #44]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000976:	f043 0301 	orr.w	r3, r3, #1
 800097a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000980:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	200b      	movs	r0, #11
 8000992:	f000 fcb2 	bl	80012fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000996:	200b      	movs	r0, #11
 8000998:	f000 fcc9 	bl	800132e <HAL_NVIC_EnableIRQ>

}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	58024400 	.word	0x58024400

080009a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ae:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b4:	4a10      	ldr	r2, [pc, #64]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009b6:	f043 0320 	orr.w	r3, r3, #32
 80009ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c4:	f003 0320 	and.w	r3, r3, #32
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009cc:	4b0a      	ldr	r3, [pc, #40]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d2:	4a09      	ldr	r2, [pc, #36]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_GPIO_Init+0x50>)
 80009de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e2:	f003 0302 	and.w	r3, r3, #2
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	58024400 	.word	0x58024400

080009fc <_write>:

/* USER CODE BEGIN 4 */
int _write(int fd, char* ptr, int len) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d002      	beq.n	8000a14 <_write+0x18>
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d111      	bne.n	8000a38 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	f04f 33ff 	mov.w	r3, #4294967295
 8000a1c:	68b9      	ldr	r1, [r7, #8]
 8000a1e:	4809      	ldr	r0, [pc, #36]	@ (8000a44 <_write+0x48>)
 8000a20:	f005 fbd2 	bl	80061c8 <HAL_UART_Transmit>
 8000a24:	4603      	mov	r3, r0
 8000a26:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a28:	7dfb      	ldrb	r3, [r7, #23]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d101      	bne.n	8000a32 <_write+0x36>
      return len;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	e004      	b.n	8000a3c <_write+0x40>
    else
      return -1;
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
 8000a36:	e001      	b.n	8000a3c <_write+0x40>
  }
  return -1;
 8000a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3718      	adds	r7, #24
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	2400014c 	.word	0x2400014c

08000a48 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a4e:	463b      	mov	r3, r7
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a5a:	f000 fc83 	bl	8001364 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a6a:	231f      	movs	r3, #31
 8000a6c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a6e:	2387      	movs	r3, #135	@ 0x87
 8000a70:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a76:	2300      	movs	r3, #0
 8000a78:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f000 fca1 	bl	80013d4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a92:	2004      	movs	r0, #4
 8000a94:	f000 fc7e 	bl	8001394 <HAL_MPU_Enable>

}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_MspInit+0x30>)
 8000ab4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ab8:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <HAL_MspInit+0x30>)
 8000aba:	f043 0302 	orr.w	r3, r3, #2
 8000abe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_MspInit+0x30>)
 8000ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ac8:	f003 0302 	and.w	r3, r3, #2
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	58024400 	.word	0x58024400

08000ae0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM24)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a31      	ldr	r2, [pc, #196]	@ (8000bc4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d15b      	bne.n	8000bba <HAL_TIM_Encoder_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM24_MspInit 0 */

    /* USER CODE END TIM24_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM24_CLK_ENABLE();
 8000b02:	4b31      	ldr	r3, [pc, #196]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000b08:	4a2f      	ldr	r2, [pc, #188]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b0e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000b12:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b14:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b20:	4b29      	ldr	r3, [pc, #164]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b26:	4a28      	ldr	r2, [pc, #160]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b28:	f043 0320 	orr.w	r3, r3, #32
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b30:	4b25      	ldr	r3, [pc, #148]	@ (8000bc8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	f003 0320 	and.w	r3, r3, #32
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM24 GPIO Configuration
    PF11     ------> TIM24_CH1
    PF12     ------> TIM24_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b3e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM24;
 8000b50:	230e      	movs	r3, #14
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	481c      	ldr	r0, [pc, #112]	@ (8000bcc <HAL_TIM_Encoder_MspInit+0xec>)
 8000b5c:	f002 f938 	bl	8002dd0 <HAL_GPIO_Init>

    /* TIM24 DMA Init */
    /* TIM24_UP Init */
    hdma_tim24_up.Instance = DMA1_Stream0;
 8000b60:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b62:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8000b64:	601a      	str	r2, [r3, #0]
    hdma_tim24_up.Init.Request = DMA_REQUEST_TIM24_UP;
 8000b66:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b68:	2288      	movs	r2, #136	@ 0x88
 8000b6a:	605a      	str	r2, [r3, #4]
    hdma_tim24_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b6c:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
    hdma_tim24_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b72:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
    hdma_tim24_up.Init.MemInc = DMA_MINC_ENABLE;
 8000b78:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b7e:	611a      	str	r2, [r3, #16]
    hdma_tim24_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b80:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	615a      	str	r2, [r3, #20]
    hdma_tim24_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b86:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]
    hdma_tim24_up.Init.Mode = DMA_NORMAL;
 8000b8c:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	61da      	str	r2, [r3, #28]
    hdma_tim24_up.Init.Priority = DMA_PRIORITY_LOW;
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	621a      	str	r2, [r3, #32]
    hdma_tim24_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b98:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim24_up) != HAL_OK)
 8000b9e:	480c      	ldr	r0, [pc, #48]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000ba0:	f000 fc58 	bl	8001454 <HAL_DMA_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_TIM_Encoder_MspInit+0xce>
    {
      Error_Handler();
 8000baa:	f7ff ff79 	bl	8000aa0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_encoder,hdma[TIM_DMA_ID_UPDATE],hdma_tim24_up);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a07      	ldr	r2, [pc, #28]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000bb2:	621a      	str	r2, [r3, #32]
 8000bb4:	4a06      	ldr	r2, [pc, #24]	@ (8000bd0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM24_MspInit 1 */

  }

}
 8000bba:	bf00      	nop
 8000bbc:	3728      	adds	r7, #40	@ 0x28
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	4000e400 	.word	0x4000e400
 8000bc8:	58024400 	.word	0x58024400
 8000bcc:	58021400 	.word	0x58021400
 8000bd0:	240000d4 	.word	0x240000d4
 8000bd4:	40020010 	.word	0x40020010

08000bd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b0b8      	sub	sp, #224	@ 0xe0
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	22b8      	movs	r2, #184	@ 0xb8
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f006 fe1a 	bl	8007832 <memset>
  if(huart->Instance==USART1)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a27      	ldr	r2, [pc, #156]	@ (8000ca0 <HAL_UART_MspInit+0xc8>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d146      	bne.n	8000c96 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c08:	f04f 0201 	mov.w	r2, #1
 8000c0c:	f04f 0300 	mov.w	r3, #0
 8000c10:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f003 fa1e 	bl	8004060 <HAL_RCCEx_PeriphCLKConfig>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c2a:	f7ff ff39 	bl	8000aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c34:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c36:	f043 0310 	orr.w	r3, r3, #16
 8000c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c44:	f003 0310 	and.w	r3, r3, #16
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c52:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c54:	f043 0302 	orr.w	r3, r3, #2
 8000c58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <HAL_UART_MspInit+0xcc>)
 8000c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c6e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000c84:	2304      	movs	r3, #4
 8000c86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <HAL_UART_MspInit+0xd0>)
 8000c92:	f002 f89d 	bl	8002dd0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c96:	bf00      	nop
 8000c98:	37e0      	adds	r7, #224	@ 0xe0
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40011000 	.word	0x40011000
 8000ca4:	58024400 	.word	0x58024400
 8000ca8:	58020400 	.word	0x58020400

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f9db 	bl	80010bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim24_up);
 8000d10:	4802      	ldr	r0, [pc, #8]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x10>)
 8000d12:	f000 fef7 	bl	8001b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	240000d4 	.word	0x240000d4

08000d20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	e00a      	b.n	8000d48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d32:	f3af 8000 	nop.w
 8000d36:	4601      	mov	r1, r0
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	60ba      	str	r2, [r7, #8]
 8000d3e:	b2ca      	uxtb	r2, r1
 8000d40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	3301      	adds	r3, #1
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	dbf0      	blt.n	8000d32 <_read+0x12>
  }

  return len;
 8000d50:	687b      	ldr	r3, [r7, #4]
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b083      	sub	sp, #12
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d82:	605a      	str	r2, [r3, #4]
  return 0;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <_isatty>:

int _isatty(int file)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d9a:	2301      	movs	r3, #1
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dcc:	4a14      	ldr	r2, [pc, #80]	@ (8000e20 <_sbrk+0x5c>)
 8000dce:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <_sbrk+0x60>)
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd8:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <_sbrk+0x64>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d102      	bne.n	8000de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de0:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <_sbrk+0x64>)
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <_sbrk+0x68>)
 8000de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <_sbrk+0x64>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d207      	bcs.n	8000e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df4:	f006 fd6c 	bl	80078d0 <__errno>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000e02:	e009      	b.n	8000e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e04:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e0a:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <_sbrk+0x64>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	4a05      	ldr	r2, [pc, #20]	@ (8000e28 <_sbrk+0x64>)
 8000e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e16:	68fb      	ldr	r3, [r7, #12]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	24050000 	.word	0x24050000
 8000e24:	00000400 	.word	0x00000400
 8000e28:	240001e8 	.word	0x240001e8
 8000e2c:	24000340 	.word	0x24000340

08000e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e34:	4b3e      	ldr	r3, [pc, #248]	@ (8000f30 <SystemInit+0x100>)
 8000e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e3a:	4a3d      	ldr	r2, [pc, #244]	@ (8000f30 <SystemInit+0x100>)
 8000e3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e44:	4b3b      	ldr	r3, [pc, #236]	@ (8000f34 <SystemInit+0x104>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 030f 	and.w	r3, r3, #15
 8000e4c:	2b06      	cmp	r3, #6
 8000e4e:	d807      	bhi.n	8000e60 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e50:	4b38      	ldr	r3, [pc, #224]	@ (8000f34 <SystemInit+0x104>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f023 030f 	bic.w	r3, r3, #15
 8000e58:	4a36      	ldr	r2, [pc, #216]	@ (8000f34 <SystemInit+0x104>)
 8000e5a:	f043 0307 	orr.w	r3, r3, #7
 8000e5e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e60:	4b35      	ldr	r3, [pc, #212]	@ (8000f38 <SystemInit+0x108>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a34      	ldr	r2, [pc, #208]	@ (8000f38 <SystemInit+0x108>)
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e6c:	4b32      	ldr	r3, [pc, #200]	@ (8000f38 <SystemInit+0x108>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000e72:	4b31      	ldr	r3, [pc, #196]	@ (8000f38 <SystemInit+0x108>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4930      	ldr	r1, [pc, #192]	@ (8000f38 <SystemInit+0x108>)
 8000e78:	4b30      	ldr	r3, [pc, #192]	@ (8000f3c <SystemInit+0x10c>)
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f34 <SystemInit+0x104>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d007      	beq.n	8000e9a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f34 <SystemInit+0x104>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f023 030f 	bic.w	r3, r3, #15
 8000e92:	4a28      	ldr	r2, [pc, #160]	@ (8000f34 <SystemInit+0x104>)
 8000e94:	f043 0307 	orr.w	r3, r3, #7
 8000e98:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000e9a:	4b27      	ldr	r3, [pc, #156]	@ (8000f38 <SystemInit+0x108>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ea0:	4b25      	ldr	r3, [pc, #148]	@ (8000f38 <SystemInit+0x108>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ea6:	4b24      	ldr	r3, [pc, #144]	@ (8000f38 <SystemInit+0x108>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000eac:	4b22      	ldr	r3, [pc, #136]	@ (8000f38 <SystemInit+0x108>)
 8000eae:	4a24      	ldr	r2, [pc, #144]	@ (8000f40 <SystemInit+0x110>)
 8000eb0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000eb2:	4b21      	ldr	r3, [pc, #132]	@ (8000f38 <SystemInit+0x108>)
 8000eb4:	4a23      	ldr	r2, [pc, #140]	@ (8000f44 <SystemInit+0x114>)
 8000eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f38 <SystemInit+0x108>)
 8000eba:	4a23      	ldr	r2, [pc, #140]	@ (8000f48 <SystemInit+0x118>)
 8000ebc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8000f38 <SystemInit+0x108>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f38 <SystemInit+0x108>)
 8000ec6:	4a20      	ldr	r2, [pc, #128]	@ (8000f48 <SystemInit+0x118>)
 8000ec8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000eca:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <SystemInit+0x108>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ed0:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <SystemInit+0x108>)
 8000ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f48 <SystemInit+0x118>)
 8000ed4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000ed6:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <SystemInit+0x108>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000edc:	4b16      	ldr	r3, [pc, #88]	@ (8000f38 <SystemInit+0x108>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a15      	ldr	r2, [pc, #84]	@ (8000f38 <SystemInit+0x108>)
 8000ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ee6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ee8:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <SystemInit+0x108>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000eee:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <SystemInit+0x108>)
 8000ef0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ef4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d113      	bne.n	8000f24 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <SystemInit+0x108>)
 8000efe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f02:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <SystemInit+0x108>)
 8000f04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f08:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <SystemInit+0x11c>)
 8000f0e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f12:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <SystemInit+0x108>)
 8000f16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f1a:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <SystemInit+0x108>)
 8000f1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000ed00 	.word	0xe000ed00
 8000f34:	52002000 	.word	0x52002000
 8000f38:	58024400 	.word	0x58024400
 8000f3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f40:	02020200 	.word	0x02020200
 8000f44:	01ff0000 	.word	0x01ff0000
 8000f48:	01010280 	.word	0x01010280
 8000f4c:	52004000 	.word	0x52004000

08000f50 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000f54:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <ExitRun0Mode+0x2c>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	4a08      	ldr	r2, [pc, #32]	@ (8000f7c <ExitRun0Mode+0x2c>)
 8000f5a:	f043 0302 	orr.w	r3, r3, #2
 8000f5e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000f60:	bf00      	nop
 8000f62:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <ExitRun0Mode+0x2c>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f9      	beq.n	8000f62 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000f6e:	bf00      	nop
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	58024800 	.word	0x58024800

08000f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f80:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000fbc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f84:	f7ff ffe4 	bl	8000f50 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f88:	f7ff ff52 	bl	8000e30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f8c:	480c      	ldr	r0, [pc, #48]	@ (8000fc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f8e:	490d      	ldr	r1, [pc, #52]	@ (8000fc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f90:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f94:	e002      	b.n	8000f9c <LoopCopyDataInit>

08000f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9a:	3304      	adds	r3, #4

08000f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa0:	d3f9      	bcc.n	8000f96 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa4:	4c0a      	ldr	r4, [pc, #40]	@ (8000fd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa8:	e001      	b.n	8000fae <LoopFillZerobss>

08000faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fac:	3204      	adds	r2, #4

08000fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb0:	d3fb      	bcc.n	8000faa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb2:	f006 fc93 	bl	80078dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fb6:	f7ff fb91 	bl	80006dc <main>
  bx  lr
 8000fba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fbc:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000fc0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fc4:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8000fc8:	0800850c 	.word	0x0800850c
  ldr r2, =_sbss
 8000fcc:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8000fd0:	2400033c 	.word	0x2400033c

08000fd4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd4:	e7fe      	b.n	8000fd4 <ADC3_IRQHandler>
	...

08000fd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fde:	2003      	movs	r0, #3
 8000fe0:	f000 f980 	bl	80012e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fe4:	f002 fe66 	bl	8003cb4 <HAL_RCC_GetSysClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_Init+0x68>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	0a1b      	lsrs	r3, r3, #8
 8000ff0:	f003 030f 	and.w	r3, r3, #15
 8000ff4:	4913      	ldr	r1, [pc, #76]	@ (8001044 <HAL_Init+0x6c>)
 8000ff6:	5ccb      	ldrb	r3, [r1, r3]
 8000ff8:	f003 031f 	and.w	r3, r3, #31
 8000ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8001000:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <HAL_Init+0x68>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	4a0e      	ldr	r2, [pc, #56]	@ (8001044 <HAL_Init+0x6c>)
 800100c:	5cd3      	ldrb	r3, [r2, r3]
 800100e:	f003 031f 	and.w	r3, r3, #31
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	fa22 f303 	lsr.w	r3, r2, r3
 8001018:	4a0b      	ldr	r2, [pc, #44]	@ (8001048 <HAL_Init+0x70>)
 800101a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800101c:	4a0b      	ldr	r2, [pc, #44]	@ (800104c <HAL_Init+0x74>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001022:	200f      	movs	r0, #15
 8001024:	f000 f814 	bl	8001050 <HAL_InitTick>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e002      	b.n	8001038 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001032:	f7ff fd3b 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	58024400 	.word	0x58024400
 8001044:	08008488 	.word	0x08008488
 8001048:	24000004 	.word	0x24000004
 800104c:	24000000 	.word	0x24000000

08001050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001058:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <HAL_InitTick+0x60>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e021      	b.n	80010a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001064:	4b13      	ldr	r3, [pc, #76]	@ (80010b4 <HAL_InitTick+0x64>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <HAL_InitTick+0x60>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001072:	fbb3 f3f1 	udiv	r3, r3, r1
 8001076:	fbb2 f3f3 	udiv	r3, r2, r3
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f965 	bl	800134a <HAL_SYSTICK_Config>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e00e      	b.n	80010a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b0f      	cmp	r3, #15
 800108e:	d80a      	bhi.n	80010a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001090:	2200      	movs	r2, #0
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f000 f92f 	bl	80012fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800109c:	4a06      	ldr	r2, [pc, #24]	@ (80010b8 <HAL_InitTick+0x68>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e000      	b.n	80010a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	2400000c 	.word	0x2400000c
 80010b4:	24000000 	.word	0x24000000
 80010b8:	24000008 	.word	0x24000008

080010bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010c0:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <HAL_IncTick+0x20>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	461a      	mov	r2, r3
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <HAL_IncTick+0x24>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	4a04      	ldr	r2, [pc, #16]	@ (80010e0 <HAL_IncTick+0x24>)
 80010ce:	6013      	str	r3, [r2, #0]
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	2400000c 	.word	0x2400000c
 80010e0:	240001ec 	.word	0x240001ec

080010e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return uwTick;
 80010e8:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <HAL_GetTick+0x14>)
 80010ea:	681b      	ldr	r3, [r3, #0]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	240001ec 	.word	0x240001ec

080010fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001104:	f7ff ffee 	bl	80010e4 <HAL_GetTick>
 8001108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001114:	d005      	beq.n	8001122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001116:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <HAL_Delay+0x44>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	461a      	mov	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4413      	add	r3, r2
 8001120:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001122:	bf00      	nop
 8001124:	f7ff ffde 	bl	80010e4 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	429a      	cmp	r2, r3
 8001132:	d8f7      	bhi.n	8001124 <HAL_Delay+0x28>
  {
  }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2400000c 	.word	0x2400000c

08001144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001160:	4013      	ands	r3, r2
 8001162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	4313      	orrs	r3, r2
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000ed00 	.word	0xe000ed00
 8001188:	05fa0000 	.word	0x05fa0000

0800118c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001190:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	f003 0307 	and.w	r3, r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	db0b      	blt.n	80011d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	f003 021f 	and.w	r2, r3, #31
 80011c0:	4907      	ldr	r1, [pc, #28]	@ (80011e0 <__NVIC_EnableIRQ+0x38>)
 80011c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c6:	095b      	lsrs	r3, r3, #5
 80011c8:	2001      	movs	r0, #1
 80011ca:	fa00 f202 	lsl.w	r2, r0, r2
 80011ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000e100 	.word	0xe000e100

080011e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	6039      	str	r1, [r7, #0]
 80011ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	db0a      	blt.n	800120e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	490c      	ldr	r1, [pc, #48]	@ (8001230 <__NVIC_SetPriority+0x4c>)
 80011fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001202:	0112      	lsls	r2, r2, #4
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	440b      	add	r3, r1
 8001208:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800120c:	e00a      	b.n	8001224 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4908      	ldr	r1, [pc, #32]	@ (8001234 <__NVIC_SetPriority+0x50>)
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	3b04      	subs	r3, #4
 800121c:	0112      	lsls	r2, r2, #4
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	440b      	add	r3, r1
 8001222:	761a      	strb	r2, [r3, #24]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001238:	b480      	push	{r7}
 800123a:	b089      	sub	sp, #36	@ 0x24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	f1c3 0307 	rsb	r3, r3, #7
 8001252:	2b04      	cmp	r3, #4
 8001254:	bf28      	it	cs
 8001256:	2304      	movcs	r3, #4
 8001258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3304      	adds	r3, #4
 800125e:	2b06      	cmp	r3, #6
 8001260:	d902      	bls.n	8001268 <NVIC_EncodePriority+0x30>
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3b03      	subs	r3, #3
 8001266:	e000      	b.n	800126a <NVIC_EncodePriority+0x32>
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	f04f 32ff 	mov.w	r2, #4294967295
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43da      	mvns	r2, r3
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	401a      	ands	r2, r3
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001280:	f04f 31ff 	mov.w	r1, #4294967295
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	fa01 f303 	lsl.w	r3, r1, r3
 800128a:	43d9      	mvns	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	4313      	orrs	r3, r2
         );
}
 8001292:	4618      	mov	r0, r3
 8001294:	3724      	adds	r7, #36	@ 0x24
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012b0:	d301      	bcc.n	80012b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012b2:	2301      	movs	r3, #1
 80012b4:	e00f      	b.n	80012d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <SysTick_Config+0x40>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012be:	210f      	movs	r1, #15
 80012c0:	f04f 30ff 	mov.w	r0, #4294967295
 80012c4:	f7ff ff8e 	bl	80011e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c8:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <SysTick_Config+0x40>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ce:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <SysTick_Config+0x40>)
 80012d0:	2207      	movs	r2, #7
 80012d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	e000e010 	.word	0xe000e010

080012e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff ff29 	bl	8001144 <__NVIC_SetPriorityGrouping>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	4603      	mov	r3, r0
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
 8001306:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001308:	f7ff ff40 	bl	800118c <__NVIC_GetPriorityGrouping>
 800130c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	68b9      	ldr	r1, [r7, #8]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff ff90 	bl	8001238 <NVIC_EncodePriority>
 8001318:	4602      	mov	r2, r0
 800131a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff5f 	bl	80011e4 <__NVIC_SetPriority>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001338:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff33 	bl	80011a8 <__NVIC_EnableIRQ>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffa4 	bl	80012a0 <SysTick_Config>
 8001358:	4603      	mov	r3, r0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001368:	f3bf 8f5f 	dmb	sy
}
 800136c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800136e:	4b07      	ldr	r3, [pc, #28]	@ (800138c <HAL_MPU_Disable+0x28>)
 8001370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001372:	4a06      	ldr	r2, [pc, #24]	@ (800138c <HAL_MPU_Disable+0x28>)
 8001374:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001378:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <HAL_MPU_Disable+0x2c>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000ed00 	.word	0xe000ed00
 8001390:	e000ed90 	.word	0xe000ed90

08001394 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800139c:	4a0b      	ldr	r2, [pc, #44]	@ (80013cc <HAL_MPU_Enable+0x38>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80013a6:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <HAL_MPU_Enable+0x3c>)
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <HAL_MPU_Enable+0x3c>)
 80013ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013b0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80013b2:	f3bf 8f4f 	dsb	sy
}
 80013b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013b8:	f3bf 8f6f 	isb	sy
}
 80013bc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000ed90 	.word	0xe000ed90
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	785a      	ldrb	r2, [r3, #1]
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <HAL_MPU_ConfigRegion+0x7c>)
 80013e2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80013e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_MPU_ConfigRegion+0x7c>)
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	4a19      	ldr	r2, [pc, #100]	@ (8001450 <HAL_MPU_ConfigRegion+0x7c>)
 80013ea:	f023 0301 	bic.w	r3, r3, #1
 80013ee:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80013f0:	4a17      	ldr	r2, [pc, #92]	@ (8001450 <HAL_MPU_ConfigRegion+0x7c>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7b1b      	ldrb	r3, [r3, #12]
 80013fc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	7adb      	ldrb	r3, [r3, #11]
 8001402:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001404:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7a9b      	ldrb	r3, [r3, #10]
 800140a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800140c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7b5b      	ldrb	r3, [r3, #13]
 8001412:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001414:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7b9b      	ldrb	r3, [r3, #14]
 800141a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800141c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	7bdb      	ldrb	r3, [r3, #15]
 8001422:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001424:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7a5b      	ldrb	r3, [r3, #9]
 800142a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800142c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7a1b      	ldrb	r3, [r3, #8]
 8001432:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001434:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800143c:	4a04      	ldr	r2, [pc, #16]	@ (8001450 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800143e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001440:	6113      	str	r3, [r2, #16]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed90 	.word	0xe000ed90

08001454 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800145c:	f7ff fe42 	bl	80010e4 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d101      	bne.n	800146c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e312      	b.n	8001a92 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a66      	ldr	r2, [pc, #408]	@ (800160c <HAL_DMA_Init+0x1b8>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d04a      	beq.n	800150c <HAL_DMA_Init+0xb8>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a65      	ldr	r2, [pc, #404]	@ (8001610 <HAL_DMA_Init+0x1bc>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d045      	beq.n	800150c <HAL_DMA_Init+0xb8>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a63      	ldr	r2, [pc, #396]	@ (8001614 <HAL_DMA_Init+0x1c0>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d040      	beq.n	800150c <HAL_DMA_Init+0xb8>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a62      	ldr	r2, [pc, #392]	@ (8001618 <HAL_DMA_Init+0x1c4>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d03b      	beq.n	800150c <HAL_DMA_Init+0xb8>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a60      	ldr	r2, [pc, #384]	@ (800161c <HAL_DMA_Init+0x1c8>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d036      	beq.n	800150c <HAL_DMA_Init+0xb8>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001620 <HAL_DMA_Init+0x1cc>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d031      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a5d      	ldr	r2, [pc, #372]	@ (8001624 <HAL_DMA_Init+0x1d0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d02c      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a5c      	ldr	r2, [pc, #368]	@ (8001628 <HAL_DMA_Init+0x1d4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d027      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a5a      	ldr	r2, [pc, #360]	@ (800162c <HAL_DMA_Init+0x1d8>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d022      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a59      	ldr	r2, [pc, #356]	@ (8001630 <HAL_DMA_Init+0x1dc>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d01d      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a57      	ldr	r2, [pc, #348]	@ (8001634 <HAL_DMA_Init+0x1e0>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d018      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a56      	ldr	r2, [pc, #344]	@ (8001638 <HAL_DMA_Init+0x1e4>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d013      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a54      	ldr	r2, [pc, #336]	@ (800163c <HAL_DMA_Init+0x1e8>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d00e      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a53      	ldr	r2, [pc, #332]	@ (8001640 <HAL_DMA_Init+0x1ec>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d009      	beq.n	800150c <HAL_DMA_Init+0xb8>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a51      	ldr	r2, [pc, #324]	@ (8001644 <HAL_DMA_Init+0x1f0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d004      	beq.n	800150c <HAL_DMA_Init+0xb8>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a50      	ldr	r2, [pc, #320]	@ (8001648 <HAL_DMA_Init+0x1f4>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d101      	bne.n	8001510 <HAL_DMA_Init+0xbc>
 800150c:	2301      	movs	r3, #1
 800150e:	e000      	b.n	8001512 <HAL_DMA_Init+0xbe>
 8001510:	2300      	movs	r3, #0
 8001512:	2b00      	cmp	r3, #0
 8001514:	f000 813c 	beq.w	8001790 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2202      	movs	r2, #2
 800151c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a37      	ldr	r2, [pc, #220]	@ (800160c <HAL_DMA_Init+0x1b8>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d04a      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a36      	ldr	r2, [pc, #216]	@ (8001610 <HAL_DMA_Init+0x1bc>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d045      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a34      	ldr	r2, [pc, #208]	@ (8001614 <HAL_DMA_Init+0x1c0>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d040      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a33      	ldr	r2, [pc, #204]	@ (8001618 <HAL_DMA_Init+0x1c4>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d03b      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a31      	ldr	r2, [pc, #196]	@ (800161c <HAL_DMA_Init+0x1c8>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d036      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a30      	ldr	r2, [pc, #192]	@ (8001620 <HAL_DMA_Init+0x1cc>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d031      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a2e      	ldr	r2, [pc, #184]	@ (8001624 <HAL_DMA_Init+0x1d0>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d02c      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a2d      	ldr	r2, [pc, #180]	@ (8001628 <HAL_DMA_Init+0x1d4>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d027      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a2b      	ldr	r2, [pc, #172]	@ (800162c <HAL_DMA_Init+0x1d8>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d022      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a2a      	ldr	r2, [pc, #168]	@ (8001630 <HAL_DMA_Init+0x1dc>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d01d      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a28      	ldr	r2, [pc, #160]	@ (8001634 <HAL_DMA_Init+0x1e0>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d018      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a27      	ldr	r2, [pc, #156]	@ (8001638 <HAL_DMA_Init+0x1e4>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d013      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a25      	ldr	r2, [pc, #148]	@ (800163c <HAL_DMA_Init+0x1e8>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d00e      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a24      	ldr	r2, [pc, #144]	@ (8001640 <HAL_DMA_Init+0x1ec>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d009      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a22      	ldr	r2, [pc, #136]	@ (8001644 <HAL_DMA_Init+0x1f0>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d004      	beq.n	80015c8 <HAL_DMA_Init+0x174>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a21      	ldr	r2, [pc, #132]	@ (8001648 <HAL_DMA_Init+0x1f4>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d108      	bne.n	80015da <HAL_DMA_Init+0x186>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0201 	bic.w	r2, r2, #1
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	e007      	b.n	80015ea <HAL_DMA_Init+0x196>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 0201 	bic.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80015ea:	e02f      	b.n	800164c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015ec:	f7ff fd7a 	bl	80010e4 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	d928      	bls.n	800164c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2220      	movs	r2, #32
 80015fe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2203      	movs	r2, #3
 8001604:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e242      	b.n	8001a92 <HAL_DMA_Init+0x63e>
 800160c:	40020010 	.word	0x40020010
 8001610:	40020028 	.word	0x40020028
 8001614:	40020040 	.word	0x40020040
 8001618:	40020058 	.word	0x40020058
 800161c:	40020070 	.word	0x40020070
 8001620:	40020088 	.word	0x40020088
 8001624:	400200a0 	.word	0x400200a0
 8001628:	400200b8 	.word	0x400200b8
 800162c:	40020410 	.word	0x40020410
 8001630:	40020428 	.word	0x40020428
 8001634:	40020440 	.word	0x40020440
 8001638:	40020458 	.word	0x40020458
 800163c:	40020470 	.word	0x40020470
 8001640:	40020488 	.word	0x40020488
 8001644:	400204a0 	.word	0x400204a0
 8001648:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1c8      	bne.n	80015ec <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	4b83      	ldr	r3, [pc, #524]	@ (8001874 <HAL_DMA_Init+0x420>)
 8001666:	4013      	ands	r3, r2
 8001668:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001672:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800167e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800168a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	4313      	orrs	r3, r2
 8001696:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	2b04      	cmp	r3, #4
 800169e:	d107      	bne.n	80016b0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a8:	4313      	orrs	r3, r2
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b28      	cmp	r3, #40	@ 0x28
 80016b6:	d903      	bls.n	80016c0 <HAL_DMA_Init+0x26c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80016be:	d91f      	bls.n	8001700 <HAL_DMA_Init+0x2ac>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80016c6:	d903      	bls.n	80016d0 <HAL_DMA_Init+0x27c>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b42      	cmp	r3, #66	@ 0x42
 80016ce:	d917      	bls.n	8001700 <HAL_DMA_Init+0x2ac>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b46      	cmp	r3, #70	@ 0x46
 80016d6:	d903      	bls.n	80016e0 <HAL_DMA_Init+0x28c>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b48      	cmp	r3, #72	@ 0x48
 80016de:	d90f      	bls.n	8001700 <HAL_DMA_Init+0x2ac>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b4e      	cmp	r3, #78	@ 0x4e
 80016e6:	d903      	bls.n	80016f0 <HAL_DMA_Init+0x29c>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b52      	cmp	r3, #82	@ 0x52
 80016ee:	d907      	bls.n	8001700 <HAL_DMA_Init+0x2ac>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b73      	cmp	r3, #115	@ 0x73
 80016f6:	d905      	bls.n	8001704 <HAL_DMA_Init+0x2b0>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b77      	cmp	r3, #119	@ 0x77
 80016fe:	d801      	bhi.n	8001704 <HAL_DMA_Init+0x2b0>
 8001700:	2301      	movs	r3, #1
 8001702:	e000      	b.n	8001706 <HAL_DMA_Init+0x2b2>
 8001704:	2300      	movs	r3, #0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001710:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	f023 0307 	bic.w	r3, r3, #7
 8001728:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	4313      	orrs	r3, r2
 8001732:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001738:	2b04      	cmp	r3, #4
 800173a:	d117      	bne.n	800176c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	4313      	orrs	r3, r2
 8001744:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00e      	beq.n	800176c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f001 f9b4 	bl	8002abc <DMA_CheckFifoParam>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d008      	beq.n	800176c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2240      	movs	r2, #64	@ 0x40
 800175e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e192      	b.n	8001a92 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f001 f8ef 	bl	8002958 <DMA_CalcBaseAndBitshift>
 800177a:	4603      	mov	r3, r0
 800177c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001782:	f003 031f 	and.w	r3, r3, #31
 8001786:	223f      	movs	r2, #63	@ 0x3f
 8001788:	409a      	lsls	r2, r3
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	e0c8      	b.n	8001922 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a38      	ldr	r2, [pc, #224]	@ (8001878 <HAL_DMA_Init+0x424>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d022      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a37      	ldr	r2, [pc, #220]	@ (800187c <HAL_DMA_Init+0x428>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d01d      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a35      	ldr	r2, [pc, #212]	@ (8001880 <HAL_DMA_Init+0x42c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d018      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a34      	ldr	r2, [pc, #208]	@ (8001884 <HAL_DMA_Init+0x430>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d013      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a32      	ldr	r2, [pc, #200]	@ (8001888 <HAL_DMA_Init+0x434>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d00e      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a31      	ldr	r2, [pc, #196]	@ (800188c <HAL_DMA_Init+0x438>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d009      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a2f      	ldr	r2, [pc, #188]	@ (8001890 <HAL_DMA_Init+0x43c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d004      	beq.n	80017e0 <HAL_DMA_Init+0x38c>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a2e      	ldr	r2, [pc, #184]	@ (8001894 <HAL_DMA_Init+0x440>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d101      	bne.n	80017e4 <HAL_DMA_Init+0x390>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <HAL_DMA_Init+0x392>
 80017e4:	2300      	movs	r3, #0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8092 	beq.w	8001910 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a21      	ldr	r2, [pc, #132]	@ (8001878 <HAL_DMA_Init+0x424>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d021      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a20      	ldr	r2, [pc, #128]	@ (800187c <HAL_DMA_Init+0x428>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d01c      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a1e      	ldr	r2, [pc, #120]	@ (8001880 <HAL_DMA_Init+0x42c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d017      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a1d      	ldr	r2, [pc, #116]	@ (8001884 <HAL_DMA_Init+0x430>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d012      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a1b      	ldr	r2, [pc, #108]	@ (8001888 <HAL_DMA_Init+0x434>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d00d      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a1a      	ldr	r2, [pc, #104]	@ (800188c <HAL_DMA_Init+0x438>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d008      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <HAL_DMA_Init+0x43c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d003      	beq.n	800183a <HAL_DMA_Init+0x3e6>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a17      	ldr	r2, [pc, #92]	@ (8001894 <HAL_DMA_Init+0x440>)
 8001838:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2202      	movs	r2, #2
 800183e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001852:	697a      	ldr	r2, [r7, #20]
 8001854:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <HAL_DMA_Init+0x444>)
 8001856:	4013      	ands	r3, r2
 8001858:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2b40      	cmp	r3, #64	@ 0x40
 8001860:	d01c      	beq.n	800189c <HAL_DMA_Init+0x448>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b80      	cmp	r3, #128	@ 0x80
 8001868:	d102      	bne.n	8001870 <HAL_DMA_Init+0x41c>
 800186a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800186e:	e016      	b.n	800189e <HAL_DMA_Init+0x44a>
 8001870:	2300      	movs	r3, #0
 8001872:	e014      	b.n	800189e <HAL_DMA_Init+0x44a>
 8001874:	fe10803f 	.word	0xfe10803f
 8001878:	58025408 	.word	0x58025408
 800187c:	5802541c 	.word	0x5802541c
 8001880:	58025430 	.word	0x58025430
 8001884:	58025444 	.word	0x58025444
 8001888:	58025458 	.word	0x58025458
 800188c:	5802546c 	.word	0x5802546c
 8001890:	58025480 	.word	0x58025480
 8001894:	58025494 	.word	0x58025494
 8001898:	fffe000f 	.word	0xfffe000f
 800189c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	68d2      	ldr	r2, [r2, #12]
 80018a2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80018a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80018ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80018b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80018bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80018c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a1b      	ldr	r3, [r3, #32]
 80018ca:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80018cc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b6e      	ldr	r3, [pc, #440]	@ (8001a9c <HAL_DMA_Init+0x648>)
 80018e4:	4413      	add	r3, r2
 80018e6:	4a6e      	ldr	r2, [pc, #440]	@ (8001aa0 <HAL_DMA_Init+0x64c>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	091b      	lsrs	r3, r3, #4
 80018ee:	009a      	lsls	r2, r3, #2
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f001 f82f 	bl	8002958 <DMA_CalcBaseAndBitshift>
 80018fa:	4603      	mov	r3, r0
 80018fc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	2201      	movs	r2, #1
 8001908:	409a      	lsls	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	e008      	b.n	8001922 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2240      	movs	r2, #64	@ 0x40
 8001914:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2203      	movs	r2, #3
 800191a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e0b7      	b.n	8001a92 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a5f      	ldr	r2, [pc, #380]	@ (8001aa4 <HAL_DMA_Init+0x650>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d072      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa8 <HAL_DMA_Init+0x654>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d06d      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a5c      	ldr	r2, [pc, #368]	@ (8001aac <HAL_DMA_Init+0x658>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d068      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab0 <HAL_DMA_Init+0x65c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d063      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a59      	ldr	r2, [pc, #356]	@ (8001ab4 <HAL_DMA_Init+0x660>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d05e      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a57      	ldr	r2, [pc, #348]	@ (8001ab8 <HAL_DMA_Init+0x664>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d059      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a56      	ldr	r2, [pc, #344]	@ (8001abc <HAL_DMA_Init+0x668>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d054      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a54      	ldr	r2, [pc, #336]	@ (8001ac0 <HAL_DMA_Init+0x66c>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d04f      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a53      	ldr	r2, [pc, #332]	@ (8001ac4 <HAL_DMA_Init+0x670>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d04a      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a51      	ldr	r2, [pc, #324]	@ (8001ac8 <HAL_DMA_Init+0x674>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d045      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a50      	ldr	r2, [pc, #320]	@ (8001acc <HAL_DMA_Init+0x678>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d040      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a4e      	ldr	r2, [pc, #312]	@ (8001ad0 <HAL_DMA_Init+0x67c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d03b      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a4d      	ldr	r2, [pc, #308]	@ (8001ad4 <HAL_DMA_Init+0x680>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d036      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ad8 <HAL_DMA_Init+0x684>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d031      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a4a      	ldr	r2, [pc, #296]	@ (8001adc <HAL_DMA_Init+0x688>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d02c      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a48      	ldr	r2, [pc, #288]	@ (8001ae0 <HAL_DMA_Init+0x68c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d027      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a47      	ldr	r2, [pc, #284]	@ (8001ae4 <HAL_DMA_Init+0x690>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d022      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a45      	ldr	r2, [pc, #276]	@ (8001ae8 <HAL_DMA_Init+0x694>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d01d      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a44      	ldr	r2, [pc, #272]	@ (8001aec <HAL_DMA_Init+0x698>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d018      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a42      	ldr	r2, [pc, #264]	@ (8001af0 <HAL_DMA_Init+0x69c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d013      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a41      	ldr	r2, [pc, #260]	@ (8001af4 <HAL_DMA_Init+0x6a0>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d00e      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a3f      	ldr	r2, [pc, #252]	@ (8001af8 <HAL_DMA_Init+0x6a4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d009      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a3e      	ldr	r2, [pc, #248]	@ (8001afc <HAL_DMA_Init+0x6a8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d004      	beq.n	8001a12 <HAL_DMA_Init+0x5be>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a3c      	ldr	r2, [pc, #240]	@ (8001b00 <HAL_DMA_Init+0x6ac>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d101      	bne.n	8001a16 <HAL_DMA_Init+0x5c2>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <HAL_DMA_Init+0x5c4>
 8001a16:	2300      	movs	r3, #0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d032      	beq.n	8001a82 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f001 f8c9 	bl	8002bb4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b80      	cmp	r3, #128	@ 0x80
 8001a28:	d102      	bne.n	8001a30 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001a44:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d010      	beq.n	8001a70 <HAL_DMA_Init+0x61c>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b08      	cmp	r3, #8
 8001a54:	d80c      	bhi.n	8001a70 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f001 f946 	bl	8002ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	e008      	b.n	8001a82 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	a7fdabf8 	.word	0xa7fdabf8
 8001aa0:	cccccccd 	.word	0xcccccccd
 8001aa4:	40020010 	.word	0x40020010
 8001aa8:	40020028 	.word	0x40020028
 8001aac:	40020040 	.word	0x40020040
 8001ab0:	40020058 	.word	0x40020058
 8001ab4:	40020070 	.word	0x40020070
 8001ab8:	40020088 	.word	0x40020088
 8001abc:	400200a0 	.word	0x400200a0
 8001ac0:	400200b8 	.word	0x400200b8
 8001ac4:	40020410 	.word	0x40020410
 8001ac8:	40020428 	.word	0x40020428
 8001acc:	40020440 	.word	0x40020440
 8001ad0:	40020458 	.word	0x40020458
 8001ad4:	40020470 	.word	0x40020470
 8001ad8:	40020488 	.word	0x40020488
 8001adc:	400204a0 	.word	0x400204a0
 8001ae0:	400204b8 	.word	0x400204b8
 8001ae4:	58025408 	.word	0x58025408
 8001ae8:	5802541c 	.word	0x5802541c
 8001aec:	58025430 	.word	0x58025430
 8001af0:	58025444 	.word	0x58025444
 8001af4:	58025458 	.word	0x58025458
 8001af8:	5802546c 	.word	0x5802546c
 8001afc:	58025480 	.word	0x58025480
 8001b00:	58025494 	.word	0x58025494

08001b04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b10:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <HAL_DMA_IRQHandler+0x1ac>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a67      	ldr	r2, [pc, #412]	@ (8001cb4 <HAL_DMA_IRQHandler+0x1b0>)
 8001b16:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1a:	0a9b      	lsrs	r3, r3, #10
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a5f      	ldr	r2, [pc, #380]	@ (8001cb8 <HAL_DMA_IRQHandler+0x1b4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d04a      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a5d      	ldr	r2, [pc, #372]	@ (8001cbc <HAL_DMA_IRQHandler+0x1b8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d045      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a5c      	ldr	r2, [pc, #368]	@ (8001cc0 <HAL_DMA_IRQHandler+0x1bc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d040      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a5a      	ldr	r2, [pc, #360]	@ (8001cc4 <HAL_DMA_IRQHandler+0x1c0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d03b      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a59      	ldr	r2, [pc, #356]	@ (8001cc8 <HAL_DMA_IRQHandler+0x1c4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d036      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a57      	ldr	r2, [pc, #348]	@ (8001ccc <HAL_DMA_IRQHandler+0x1c8>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d031      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a56      	ldr	r2, [pc, #344]	@ (8001cd0 <HAL_DMA_IRQHandler+0x1cc>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d02c      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a54      	ldr	r2, [pc, #336]	@ (8001cd4 <HAL_DMA_IRQHandler+0x1d0>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d027      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a53      	ldr	r2, [pc, #332]	@ (8001cd8 <HAL_DMA_IRQHandler+0x1d4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d022      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a51      	ldr	r2, [pc, #324]	@ (8001cdc <HAL_DMA_IRQHandler+0x1d8>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d01d      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a50      	ldr	r2, [pc, #320]	@ (8001ce0 <HAL_DMA_IRQHandler+0x1dc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d018      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a4e      	ldr	r2, [pc, #312]	@ (8001ce4 <HAL_DMA_IRQHandler+0x1e0>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a4d      	ldr	r2, [pc, #308]	@ (8001ce8 <HAL_DMA_IRQHandler+0x1e4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d00e      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8001cec <HAL_DMA_IRQHandler+0x1e8>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d009      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a4a      	ldr	r2, [pc, #296]	@ (8001cf0 <HAL_DMA_IRQHandler+0x1ec>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d004      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xd2>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a48      	ldr	r2, [pc, #288]	@ (8001cf4 <HAL_DMA_IRQHandler+0x1f0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d101      	bne.n	8001bda <HAL_DMA_IRQHandler+0xd6>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_DMA_IRQHandler+0xd8>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 842b 	beq.w	8002438 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be6:	f003 031f 	and.w	r3, r3, #31
 8001bea:	2208      	movs	r2, #8
 8001bec:	409a      	lsls	r2, r3
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 80a2 	beq.w	8001d3c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb8 <HAL_DMA_IRQHandler+0x1b4>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d04a      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a2d      	ldr	r2, [pc, #180]	@ (8001cbc <HAL_DMA_IRQHandler+0x1b8>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d045      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a2b      	ldr	r2, [pc, #172]	@ (8001cc0 <HAL_DMA_IRQHandler+0x1bc>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d040      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8001cc4 <HAL_DMA_IRQHandler+0x1c0>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d03b      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a28      	ldr	r2, [pc, #160]	@ (8001cc8 <HAL_DMA_IRQHandler+0x1c4>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d036      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a27      	ldr	r2, [pc, #156]	@ (8001ccc <HAL_DMA_IRQHandler+0x1c8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d031      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a25      	ldr	r2, [pc, #148]	@ (8001cd0 <HAL_DMA_IRQHandler+0x1cc>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d02c      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a24      	ldr	r2, [pc, #144]	@ (8001cd4 <HAL_DMA_IRQHandler+0x1d0>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d027      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a22      	ldr	r2, [pc, #136]	@ (8001cd8 <HAL_DMA_IRQHandler+0x1d4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d022      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <HAL_DMA_IRQHandler+0x1d8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d01d      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a1f      	ldr	r2, [pc, #124]	@ (8001ce0 <HAL_DMA_IRQHandler+0x1dc>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d018      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce4 <HAL_DMA_IRQHandler+0x1e0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce8 <HAL_DMA_IRQHandler+0x1e4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00e      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cec <HAL_DMA_IRQHandler+0x1e8>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d009      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a19      	ldr	r2, [pc, #100]	@ (8001cf0 <HAL_DMA_IRQHandler+0x1ec>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d004      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x194>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a18      	ldr	r2, [pc, #96]	@ (8001cf4 <HAL_DMA_IRQHandler+0x1f0>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d12f      	bne.n	8001cf8 <HAL_DMA_IRQHandler+0x1f4>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	bf14      	ite	ne
 8001ca6:	2301      	movne	r3, #1
 8001ca8:	2300      	moveq	r3, #0
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	e02e      	b.n	8001d0c <HAL_DMA_IRQHandler+0x208>
 8001cae:	bf00      	nop
 8001cb0:	24000000 	.word	0x24000000
 8001cb4:	1b4e81b5 	.word	0x1b4e81b5
 8001cb8:	40020010 	.word	0x40020010
 8001cbc:	40020028 	.word	0x40020028
 8001cc0:	40020040 	.word	0x40020040
 8001cc4:	40020058 	.word	0x40020058
 8001cc8:	40020070 	.word	0x40020070
 8001ccc:	40020088 	.word	0x40020088
 8001cd0:	400200a0 	.word	0x400200a0
 8001cd4:	400200b8 	.word	0x400200b8
 8001cd8:	40020410 	.word	0x40020410
 8001cdc:	40020428 	.word	0x40020428
 8001ce0:	40020440 	.word	0x40020440
 8001ce4:	40020458 	.word	0x40020458
 8001ce8:	40020470 	.word	0x40020470
 8001cec:	40020488 	.word	0x40020488
 8001cf0:	400204a0 	.word	0x400204a0
 8001cf4:	400204b8 	.word	0x400204b8
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	bf14      	ite	ne
 8001d06:	2301      	movne	r3, #1
 8001d08:	2300      	moveq	r3, #0
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d015      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0204 	bic.w	r2, r2, #4
 8001d1e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	2208      	movs	r2, #8
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	6a3b      	ldr	r3, [r7, #32]
 8001d2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d34:	f043 0201 	orr.w	r2, r3, #1
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d40:	f003 031f 	and.w	r3, r3, #31
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d06e      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a69      	ldr	r2, [pc, #420]	@ (8001efc <HAL_DMA_IRQHandler+0x3f8>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d04a      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a67      	ldr	r2, [pc, #412]	@ (8001f00 <HAL_DMA_IRQHandler+0x3fc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d045      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a66      	ldr	r2, [pc, #408]	@ (8001f04 <HAL_DMA_IRQHandler+0x400>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d040      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a64      	ldr	r2, [pc, #400]	@ (8001f08 <HAL_DMA_IRQHandler+0x404>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d03b      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a63      	ldr	r2, [pc, #396]	@ (8001f0c <HAL_DMA_IRQHandler+0x408>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d036      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a61      	ldr	r2, [pc, #388]	@ (8001f10 <HAL_DMA_IRQHandler+0x40c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d031      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a60      	ldr	r2, [pc, #384]	@ (8001f14 <HAL_DMA_IRQHandler+0x410>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d02c      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a5e      	ldr	r2, [pc, #376]	@ (8001f18 <HAL_DMA_IRQHandler+0x414>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d027      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a5d      	ldr	r2, [pc, #372]	@ (8001f1c <HAL_DMA_IRQHandler+0x418>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d022      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a5b      	ldr	r2, [pc, #364]	@ (8001f20 <HAL_DMA_IRQHandler+0x41c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d01d      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a5a      	ldr	r2, [pc, #360]	@ (8001f24 <HAL_DMA_IRQHandler+0x420>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d018      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a58      	ldr	r2, [pc, #352]	@ (8001f28 <HAL_DMA_IRQHandler+0x424>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a57      	ldr	r2, [pc, #348]	@ (8001f2c <HAL_DMA_IRQHandler+0x428>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d00e      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a55      	ldr	r2, [pc, #340]	@ (8001f30 <HAL_DMA_IRQHandler+0x42c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d009      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a54      	ldr	r2, [pc, #336]	@ (8001f34 <HAL_DMA_IRQHandler+0x430>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d004      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2ee>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a52      	ldr	r2, [pc, #328]	@ (8001f38 <HAL_DMA_IRQHandler+0x434>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d10a      	bne.n	8001e08 <HAL_DMA_IRQHandler+0x304>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	bf14      	ite	ne
 8001e00:	2301      	movne	r3, #1
 8001e02:	2300      	moveq	r3, #0
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	e003      	b.n	8001e10 <HAL_DMA_IRQHandler+0x30c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00d      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e28:	f043 0202 	orr.w	r2, r3, #2
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	2204      	movs	r2, #4
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 808f 	beq.w	8001f64 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a2c      	ldr	r2, [pc, #176]	@ (8001efc <HAL_DMA_IRQHandler+0x3f8>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d04a      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a2a      	ldr	r2, [pc, #168]	@ (8001f00 <HAL_DMA_IRQHandler+0x3fc>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d045      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a29      	ldr	r2, [pc, #164]	@ (8001f04 <HAL_DMA_IRQHandler+0x400>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d040      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a27      	ldr	r2, [pc, #156]	@ (8001f08 <HAL_DMA_IRQHandler+0x404>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d03b      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a26      	ldr	r2, [pc, #152]	@ (8001f0c <HAL_DMA_IRQHandler+0x408>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d036      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a24      	ldr	r2, [pc, #144]	@ (8001f10 <HAL_DMA_IRQHandler+0x40c>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d031      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a23      	ldr	r2, [pc, #140]	@ (8001f14 <HAL_DMA_IRQHandler+0x410>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d02c      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a21      	ldr	r2, [pc, #132]	@ (8001f18 <HAL_DMA_IRQHandler+0x414>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d027      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a20      	ldr	r2, [pc, #128]	@ (8001f1c <HAL_DMA_IRQHandler+0x418>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d022      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f20 <HAL_DMA_IRQHandler+0x41c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d01d      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a1d      	ldr	r2, [pc, #116]	@ (8001f24 <HAL_DMA_IRQHandler+0x420>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d018      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f28 <HAL_DMA_IRQHandler+0x424>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d013      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8001f2c <HAL_DMA_IRQHandler+0x428>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d00e      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a18      	ldr	r2, [pc, #96]	@ (8001f30 <HAL_DMA_IRQHandler+0x42c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d009      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a17      	ldr	r2, [pc, #92]	@ (8001f34 <HAL_DMA_IRQHandler+0x430>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d004      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x3e2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a15      	ldr	r2, [pc, #84]	@ (8001f38 <HAL_DMA_IRQHandler+0x434>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d12a      	bne.n	8001f3c <HAL_DMA_IRQHandler+0x438>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	e023      	b.n	8001f44 <HAL_DMA_IRQHandler+0x440>
 8001efc:	40020010 	.word	0x40020010
 8001f00:	40020028 	.word	0x40020028
 8001f04:	40020040 	.word	0x40020040
 8001f08:	40020058 	.word	0x40020058
 8001f0c:	40020070 	.word	0x40020070
 8001f10:	40020088 	.word	0x40020088
 8001f14:	400200a0 	.word	0x400200a0
 8001f18:	400200b8 	.word	0x400200b8
 8001f1c:	40020410 	.word	0x40020410
 8001f20:	40020428 	.word	0x40020428
 8001f24:	40020440 	.word	0x40020440
 8001f28:	40020458 	.word	0x40020458
 8001f2c:	40020470 	.word	0x40020470
 8001f30:	40020488 	.word	0x40020488
 8001f34:	400204a0 	.word	0x400204a0
 8001f38:	400204b8 	.word	0x400204b8
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00d      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2204      	movs	r2, #4
 8001f52:	409a      	lsls	r2, r3
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5c:	f043 0204 	orr.w	r2, r3, #4
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	4013      	ands	r3, r2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80a6 	beq.w	80020c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a85      	ldr	r2, [pc, #532]	@ (8002194 <HAL_DMA_IRQHandler+0x690>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d04a      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a83      	ldr	r2, [pc, #524]	@ (8002198 <HAL_DMA_IRQHandler+0x694>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d045      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a82      	ldr	r2, [pc, #520]	@ (800219c <HAL_DMA_IRQHandler+0x698>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d040      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a80      	ldr	r2, [pc, #512]	@ (80021a0 <HAL_DMA_IRQHandler+0x69c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d03b      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a7f      	ldr	r2, [pc, #508]	@ (80021a4 <HAL_DMA_IRQHandler+0x6a0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d036      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a7d      	ldr	r2, [pc, #500]	@ (80021a8 <HAL_DMA_IRQHandler+0x6a4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d031      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a7c      	ldr	r2, [pc, #496]	@ (80021ac <HAL_DMA_IRQHandler+0x6a8>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d02c      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a7a      	ldr	r2, [pc, #488]	@ (80021b0 <HAL_DMA_IRQHandler+0x6ac>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d027      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a79      	ldr	r2, [pc, #484]	@ (80021b4 <HAL_DMA_IRQHandler+0x6b0>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d022      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a77      	ldr	r2, [pc, #476]	@ (80021b8 <HAL_DMA_IRQHandler+0x6b4>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d01d      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a76      	ldr	r2, [pc, #472]	@ (80021bc <HAL_DMA_IRQHandler+0x6b8>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d018      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a74      	ldr	r2, [pc, #464]	@ (80021c0 <HAL_DMA_IRQHandler+0x6bc>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a73      	ldr	r2, [pc, #460]	@ (80021c4 <HAL_DMA_IRQHandler+0x6c0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d00e      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a71      	ldr	r2, [pc, #452]	@ (80021c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d009      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a70      	ldr	r2, [pc, #448]	@ (80021cc <HAL_DMA_IRQHandler+0x6c8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d004      	beq.n	800201a <HAL_DMA_IRQHandler+0x516>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a6e      	ldr	r2, [pc, #440]	@ (80021d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d10a      	bne.n	8002030 <HAL_DMA_IRQHandler+0x52c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	2b00      	cmp	r3, #0
 8002026:	bf14      	ite	ne
 8002028:	2301      	movne	r3, #1
 800202a:	2300      	moveq	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	e009      	b.n	8002044 <HAL_DMA_IRQHandler+0x540>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0304 	and.w	r3, r3, #4
 800203a:	2b00      	cmp	r3, #0
 800203c:	bf14      	ite	ne
 800203e:	2301      	movne	r3, #1
 8002040:	2300      	moveq	r3, #0
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d03e      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204c:	f003 031f 	and.w	r3, r3, #31
 8002050:	2210      	movs	r2, #16
 8002052:	409a      	lsls	r2, r3
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d018      	beq.n	8002098 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d108      	bne.n	8002086 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002078:	2b00      	cmp	r3, #0
 800207a:	d024      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	4798      	blx	r3
 8002084:	e01f      	b.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800208a:	2b00      	cmp	r3, #0
 800208c:	d01b      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	4798      	blx	r3
 8002096:	e016      	b.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d107      	bne.n	80020b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0208 	bic.w	r2, r2, #8
 80020b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	2220      	movs	r2, #32
 80020d0:	409a      	lsls	r2, r3
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8110 	beq.w	80022fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a2c      	ldr	r2, [pc, #176]	@ (8002194 <HAL_DMA_IRQHandler+0x690>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d04a      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002198 <HAL_DMA_IRQHandler+0x694>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d045      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a29      	ldr	r2, [pc, #164]	@ (800219c <HAL_DMA_IRQHandler+0x698>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d040      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a28      	ldr	r2, [pc, #160]	@ (80021a0 <HAL_DMA_IRQHandler+0x69c>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d03b      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a26      	ldr	r2, [pc, #152]	@ (80021a4 <HAL_DMA_IRQHandler+0x6a0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d036      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a25      	ldr	r2, [pc, #148]	@ (80021a8 <HAL_DMA_IRQHandler+0x6a4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d031      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a23      	ldr	r2, [pc, #140]	@ (80021ac <HAL_DMA_IRQHandler+0x6a8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d02c      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a22      	ldr	r2, [pc, #136]	@ (80021b0 <HAL_DMA_IRQHandler+0x6ac>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d027      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a20      	ldr	r2, [pc, #128]	@ (80021b4 <HAL_DMA_IRQHandler+0x6b0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d022      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a1f      	ldr	r2, [pc, #124]	@ (80021b8 <HAL_DMA_IRQHandler+0x6b4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d01d      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1d      	ldr	r2, [pc, #116]	@ (80021bc <HAL_DMA_IRQHandler+0x6b8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d018      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a1c      	ldr	r2, [pc, #112]	@ (80021c0 <HAL_DMA_IRQHandler+0x6bc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d013      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1a      	ldr	r2, [pc, #104]	@ (80021c4 <HAL_DMA_IRQHandler+0x6c0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00e      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a19      	ldr	r2, [pc, #100]	@ (80021c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d009      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a17      	ldr	r2, [pc, #92]	@ (80021cc <HAL_DMA_IRQHandler+0x6c8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d004      	beq.n	800217c <HAL_DMA_IRQHandler+0x678>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a16      	ldr	r2, [pc, #88]	@ (80021d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d12b      	bne.n	80021d4 <HAL_DMA_IRQHandler+0x6d0>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf14      	ite	ne
 800218a:	2301      	movne	r3, #1
 800218c:	2300      	moveq	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	e02a      	b.n	80021e8 <HAL_DMA_IRQHandler+0x6e4>
 8002192:	bf00      	nop
 8002194:	40020010 	.word	0x40020010
 8002198:	40020028 	.word	0x40020028
 800219c:	40020040 	.word	0x40020040
 80021a0:	40020058 	.word	0x40020058
 80021a4:	40020070 	.word	0x40020070
 80021a8:	40020088 	.word	0x40020088
 80021ac:	400200a0 	.word	0x400200a0
 80021b0:	400200b8 	.word	0x400200b8
 80021b4:	40020410 	.word	0x40020410
 80021b8:	40020428 	.word	0x40020428
 80021bc:	40020440 	.word	0x40020440
 80021c0:	40020458 	.word	0x40020458
 80021c4:	40020470 	.word	0x40020470
 80021c8:	40020488 	.word	0x40020488
 80021cc:	400204a0 	.word	0x400204a0
 80021d0:	400204b8 	.word	0x400204b8
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	bf14      	ite	ne
 80021e2:	2301      	movne	r3, #1
 80021e4:	2300      	moveq	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 8087 	beq.w	80022fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	2220      	movs	r2, #32
 80021f8:	409a      	lsls	r2, r3
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b04      	cmp	r3, #4
 8002208:	d139      	bne.n	800227e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0216 	bic.w	r2, r2, #22
 8002218:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	695a      	ldr	r2, [r3, #20]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002228:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	2b00      	cmp	r3, #0
 8002230:	d103      	bne.n	800223a <HAL_DMA_IRQHandler+0x736>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002236:	2b00      	cmp	r3, #0
 8002238:	d007      	beq.n	800224a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0208 	bic.w	r2, r2, #8
 8002248:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224e:	f003 031f 	and.w	r3, r3, #31
 8002252:	223f      	movs	r2, #63	@ 0x3f
 8002254:	409a      	lsls	r2, r3
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 834a 	beq.w	8002908 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	4798      	blx	r3
          }
          return;
 800227c:	e344      	b.n	8002908 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d018      	beq.n	80022be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d108      	bne.n	80022ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d02c      	beq.n	80022fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4798      	blx	r3
 80022aa:	e027      	b.n	80022fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d023      	beq.n	80022fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	4798      	blx	r3
 80022bc:	e01e      	b.n	80022fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10f      	bne.n	80022ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0210 	bic.w	r2, r2, #16
 80022da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 8306 	beq.w	8002912 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 8088 	beq.w	8002424 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2204      	movs	r2, #4
 8002318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a7a      	ldr	r2, [pc, #488]	@ (800250c <HAL_DMA_IRQHandler+0xa08>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d04a      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a79      	ldr	r2, [pc, #484]	@ (8002510 <HAL_DMA_IRQHandler+0xa0c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d045      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a77      	ldr	r2, [pc, #476]	@ (8002514 <HAL_DMA_IRQHandler+0xa10>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d040      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a76      	ldr	r2, [pc, #472]	@ (8002518 <HAL_DMA_IRQHandler+0xa14>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d03b      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a74      	ldr	r2, [pc, #464]	@ (800251c <HAL_DMA_IRQHandler+0xa18>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d036      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a73      	ldr	r2, [pc, #460]	@ (8002520 <HAL_DMA_IRQHandler+0xa1c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d031      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a71      	ldr	r2, [pc, #452]	@ (8002524 <HAL_DMA_IRQHandler+0xa20>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d02c      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a70      	ldr	r2, [pc, #448]	@ (8002528 <HAL_DMA_IRQHandler+0xa24>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d027      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a6e      	ldr	r2, [pc, #440]	@ (800252c <HAL_DMA_IRQHandler+0xa28>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d022      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a6d      	ldr	r2, [pc, #436]	@ (8002530 <HAL_DMA_IRQHandler+0xa2c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d01d      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a6b      	ldr	r2, [pc, #428]	@ (8002534 <HAL_DMA_IRQHandler+0xa30>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d018      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a6a      	ldr	r2, [pc, #424]	@ (8002538 <HAL_DMA_IRQHandler+0xa34>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d013      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a68      	ldr	r2, [pc, #416]	@ (800253c <HAL_DMA_IRQHandler+0xa38>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00e      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a67      	ldr	r2, [pc, #412]	@ (8002540 <HAL_DMA_IRQHandler+0xa3c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d009      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a65      	ldr	r2, [pc, #404]	@ (8002544 <HAL_DMA_IRQHandler+0xa40>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d004      	beq.n	80023bc <HAL_DMA_IRQHandler+0x8b8>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a64      	ldr	r2, [pc, #400]	@ (8002548 <HAL_DMA_IRQHandler+0xa44>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d108      	bne.n	80023ce <HAL_DMA_IRQHandler+0x8ca>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0201 	bic.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	e007      	b.n	80023de <HAL_DMA_IRQHandler+0x8da>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0201 	bic.w	r2, r2, #1
 80023dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	3301      	adds	r3, #1
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d307      	bcc.n	80023fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1f2      	bne.n	80023de <HAL_DMA_IRQHandler+0x8da>
 80023f8:	e000      	b.n	80023fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80023fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d004      	beq.n	8002414 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2203      	movs	r2, #3
 800240e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002412:	e003      	b.n	800241c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 8272 	beq.w	8002912 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	4798      	blx	r3
 8002436:	e26c      	b.n	8002912 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a43      	ldr	r2, [pc, #268]	@ (800254c <HAL_DMA_IRQHandler+0xa48>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d022      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a42      	ldr	r2, [pc, #264]	@ (8002550 <HAL_DMA_IRQHandler+0xa4c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d01d      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a40      	ldr	r2, [pc, #256]	@ (8002554 <HAL_DMA_IRQHandler+0xa50>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d018      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <HAL_DMA_IRQHandler+0xa54>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d013      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a3d      	ldr	r2, [pc, #244]	@ (800255c <HAL_DMA_IRQHandler+0xa58>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00e      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a3c      	ldr	r2, [pc, #240]	@ (8002560 <HAL_DMA_IRQHandler+0xa5c>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d009      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a3a      	ldr	r2, [pc, #232]	@ (8002564 <HAL_DMA_IRQHandler+0xa60>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d004      	beq.n	8002488 <HAL_DMA_IRQHandler+0x984>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a39      	ldr	r2, [pc, #228]	@ (8002568 <HAL_DMA_IRQHandler+0xa64>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d101      	bne.n	800248c <HAL_DMA_IRQHandler+0x988>
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <HAL_DMA_IRQHandler+0x98a>
 800248c:	2300      	movs	r3, #0
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 823f 	beq.w	8002912 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a0:	f003 031f 	and.w	r3, r3, #31
 80024a4:	2204      	movs	r2, #4
 80024a6:	409a      	lsls	r2, r3
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f000 80cd 	beq.w	800264c <HAL_DMA_IRQHandler+0xb48>
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80c7 	beq.w	800264c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c2:	f003 031f 	and.w	r3, r3, #31
 80024c6:	2204      	movs	r2, #4
 80024c8:	409a      	lsls	r2, r3
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d049      	beq.n	800256c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 8210 	beq.w	800290c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80024f4:	e20a      	b.n	800290c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 8206 	beq.w	800290c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002508:	e200      	b.n	800290c <HAL_DMA_IRQHandler+0xe08>
 800250a:	bf00      	nop
 800250c:	40020010 	.word	0x40020010
 8002510:	40020028 	.word	0x40020028
 8002514:	40020040 	.word	0x40020040
 8002518:	40020058 	.word	0x40020058
 800251c:	40020070 	.word	0x40020070
 8002520:	40020088 	.word	0x40020088
 8002524:	400200a0 	.word	0x400200a0
 8002528:	400200b8 	.word	0x400200b8
 800252c:	40020410 	.word	0x40020410
 8002530:	40020428 	.word	0x40020428
 8002534:	40020440 	.word	0x40020440
 8002538:	40020458 	.word	0x40020458
 800253c:	40020470 	.word	0x40020470
 8002540:	40020488 	.word	0x40020488
 8002544:	400204a0 	.word	0x400204a0
 8002548:	400204b8 	.word	0x400204b8
 800254c:	58025408 	.word	0x58025408
 8002550:	5802541c 	.word	0x5802541c
 8002554:	58025430 	.word	0x58025430
 8002558:	58025444 	.word	0x58025444
 800255c:	58025458 	.word	0x58025458
 8002560:	5802546c 	.word	0x5802546c
 8002564:	58025480 	.word	0x58025480
 8002568:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	f003 0320 	and.w	r3, r3, #32
 8002572:	2b00      	cmp	r3, #0
 8002574:	d160      	bne.n	8002638 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a7f      	ldr	r2, [pc, #508]	@ (8002778 <HAL_DMA_IRQHandler+0xc74>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d04a      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a7d      	ldr	r2, [pc, #500]	@ (800277c <HAL_DMA_IRQHandler+0xc78>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d045      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a7c      	ldr	r2, [pc, #496]	@ (8002780 <HAL_DMA_IRQHandler+0xc7c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d040      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a7a      	ldr	r2, [pc, #488]	@ (8002784 <HAL_DMA_IRQHandler+0xc80>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d03b      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a79      	ldr	r2, [pc, #484]	@ (8002788 <HAL_DMA_IRQHandler+0xc84>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d036      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a77      	ldr	r2, [pc, #476]	@ (800278c <HAL_DMA_IRQHandler+0xc88>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d031      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a76      	ldr	r2, [pc, #472]	@ (8002790 <HAL_DMA_IRQHandler+0xc8c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d02c      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a74      	ldr	r2, [pc, #464]	@ (8002794 <HAL_DMA_IRQHandler+0xc90>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d027      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a73      	ldr	r2, [pc, #460]	@ (8002798 <HAL_DMA_IRQHandler+0xc94>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d022      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a71      	ldr	r2, [pc, #452]	@ (800279c <HAL_DMA_IRQHandler+0xc98>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d01d      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a70      	ldr	r2, [pc, #448]	@ (80027a0 <HAL_DMA_IRQHandler+0xc9c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d018      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a6e      	ldr	r2, [pc, #440]	@ (80027a4 <HAL_DMA_IRQHandler+0xca0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d013      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a6d      	ldr	r2, [pc, #436]	@ (80027a8 <HAL_DMA_IRQHandler+0xca4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d00e      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a6b      	ldr	r2, [pc, #428]	@ (80027ac <HAL_DMA_IRQHandler+0xca8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d009      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a6a      	ldr	r2, [pc, #424]	@ (80027b0 <HAL_DMA_IRQHandler+0xcac>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d004      	beq.n	8002616 <HAL_DMA_IRQHandler+0xb12>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a68      	ldr	r2, [pc, #416]	@ (80027b4 <HAL_DMA_IRQHandler+0xcb0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d108      	bne.n	8002628 <HAL_DMA_IRQHandler+0xb24>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0208 	bic.w	r2, r2, #8
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	e007      	b.n	8002638 <HAL_DMA_IRQHandler+0xb34>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0204 	bic.w	r2, r2, #4
 8002636:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 8165 	beq.w	800290c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800264a:	e15f      	b.n	800290c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	2202      	movs	r2, #2
 8002656:	409a      	lsls	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 80c5 	beq.w	80027ec <HAL_DMA_IRQHandler+0xce8>
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80bf 	beq.w	80027ec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002672:	f003 031f 	and.w	r3, r3, #31
 8002676:	2202      	movs	r2, #2
 8002678:	409a      	lsls	r2, r3
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d018      	beq.n	80026ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d109      	bne.n	80026a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 813a 	beq.w	8002910 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026a4:	e134      	b.n	8002910 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8130 	beq.w	8002910 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026b8:	e12a      	b.n	8002910 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	f003 0320 	and.w	r3, r3, #32
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f040 8089 	bne.w	80027d8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002778 <HAL_DMA_IRQHandler+0xc74>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d04a      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a29      	ldr	r2, [pc, #164]	@ (800277c <HAL_DMA_IRQHandler+0xc78>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d045      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a28      	ldr	r2, [pc, #160]	@ (8002780 <HAL_DMA_IRQHandler+0xc7c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d040      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a26      	ldr	r2, [pc, #152]	@ (8002784 <HAL_DMA_IRQHandler+0xc80>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d03b      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a25      	ldr	r2, [pc, #148]	@ (8002788 <HAL_DMA_IRQHandler+0xc84>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d036      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a23      	ldr	r2, [pc, #140]	@ (800278c <HAL_DMA_IRQHandler+0xc88>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d031      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a22      	ldr	r2, [pc, #136]	@ (8002790 <HAL_DMA_IRQHandler+0xc8c>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d02c      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a20      	ldr	r2, [pc, #128]	@ (8002794 <HAL_DMA_IRQHandler+0xc90>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d027      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a1f      	ldr	r2, [pc, #124]	@ (8002798 <HAL_DMA_IRQHandler+0xc94>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d022      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a1d      	ldr	r2, [pc, #116]	@ (800279c <HAL_DMA_IRQHandler+0xc98>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d01d      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a1c      	ldr	r2, [pc, #112]	@ (80027a0 <HAL_DMA_IRQHandler+0xc9c>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d018      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1a      	ldr	r2, [pc, #104]	@ (80027a4 <HAL_DMA_IRQHandler+0xca0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d013      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a19      	ldr	r2, [pc, #100]	@ (80027a8 <HAL_DMA_IRQHandler+0xca4>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d00e      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a17      	ldr	r2, [pc, #92]	@ (80027ac <HAL_DMA_IRQHandler+0xca8>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d009      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a16      	ldr	r2, [pc, #88]	@ (80027b0 <HAL_DMA_IRQHandler+0xcac>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d004      	beq.n	8002766 <HAL_DMA_IRQHandler+0xc62>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a14      	ldr	r2, [pc, #80]	@ (80027b4 <HAL_DMA_IRQHandler+0xcb0>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d128      	bne.n	80027b8 <HAL_DMA_IRQHandler+0xcb4>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0214 	bic.w	r2, r2, #20
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e027      	b.n	80027c8 <HAL_DMA_IRQHandler+0xcc4>
 8002778:	40020010 	.word	0x40020010
 800277c:	40020028 	.word	0x40020028
 8002780:	40020040 	.word	0x40020040
 8002784:	40020058 	.word	0x40020058
 8002788:	40020070 	.word	0x40020070
 800278c:	40020088 	.word	0x40020088
 8002790:	400200a0 	.word	0x400200a0
 8002794:	400200b8 	.word	0x400200b8
 8002798:	40020410 	.word	0x40020410
 800279c:	40020428 	.word	0x40020428
 80027a0:	40020440 	.word	0x40020440
 80027a4:	40020458 	.word	0x40020458
 80027a8:	40020470 	.word	0x40020470
 80027ac:	40020488 	.word	0x40020488
 80027b0:	400204a0 	.word	0x400204a0
 80027b4:	400204b8 	.word	0x400204b8
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 020a 	bic.w	r2, r2, #10
 80027c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 8097 	beq.w	8002910 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027ea:	e091      	b.n	8002910 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	2208      	movs	r2, #8
 80027f6:	409a      	lsls	r2, r3
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 8088 	beq.w	8002912 <HAL_DMA_IRQHandler+0xe0e>
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f003 0308 	and.w	r3, r3, #8
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 8082 	beq.w	8002912 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a41      	ldr	r2, [pc, #260]	@ (8002918 <HAL_DMA_IRQHandler+0xe14>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d04a      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a3f      	ldr	r2, [pc, #252]	@ (800291c <HAL_DMA_IRQHandler+0xe18>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d045      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a3e      	ldr	r2, [pc, #248]	@ (8002920 <HAL_DMA_IRQHandler+0xe1c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d040      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a3c      	ldr	r2, [pc, #240]	@ (8002924 <HAL_DMA_IRQHandler+0xe20>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d03b      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a3b      	ldr	r2, [pc, #236]	@ (8002928 <HAL_DMA_IRQHandler+0xe24>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d036      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a39      	ldr	r2, [pc, #228]	@ (800292c <HAL_DMA_IRQHandler+0xe28>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d031      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a38      	ldr	r2, [pc, #224]	@ (8002930 <HAL_DMA_IRQHandler+0xe2c>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d02c      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a36      	ldr	r2, [pc, #216]	@ (8002934 <HAL_DMA_IRQHandler+0xe30>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d027      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a35      	ldr	r2, [pc, #212]	@ (8002938 <HAL_DMA_IRQHandler+0xe34>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d022      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a33      	ldr	r2, [pc, #204]	@ (800293c <HAL_DMA_IRQHandler+0xe38>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d01d      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a32      	ldr	r2, [pc, #200]	@ (8002940 <HAL_DMA_IRQHandler+0xe3c>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d018      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a30      	ldr	r2, [pc, #192]	@ (8002944 <HAL_DMA_IRQHandler+0xe40>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d013      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a2f      	ldr	r2, [pc, #188]	@ (8002948 <HAL_DMA_IRQHandler+0xe44>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d00e      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a2d      	ldr	r2, [pc, #180]	@ (800294c <HAL_DMA_IRQHandler+0xe48>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d009      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a2c      	ldr	r2, [pc, #176]	@ (8002950 <HAL_DMA_IRQHandler+0xe4c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d004      	beq.n	80028ae <HAL_DMA_IRQHandler+0xdaa>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002954 <HAL_DMA_IRQHandler+0xe50>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d108      	bne.n	80028c0 <HAL_DMA_IRQHandler+0xdbc>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 021c 	bic.w	r2, r2, #28
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	e007      	b.n	80028d0 <HAL_DMA_IRQHandler+0xdcc>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 020e 	bic.w	r2, r2, #14
 80028ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d4:	f003 031f 	and.w	r3, r3, #31
 80028d8:	2201      	movs	r2, #1
 80028da:	409a      	lsls	r2, r3
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d009      	beq.n	8002912 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	4798      	blx	r3
 8002906:	e004      	b.n	8002912 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002908:	bf00      	nop
 800290a:	e002      	b.n	8002912 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800290c:	bf00      	nop
 800290e:	e000      	b.n	8002912 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002910:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002912:	3728      	adds	r7, #40	@ 0x28
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40020010 	.word	0x40020010
 800291c:	40020028 	.word	0x40020028
 8002920:	40020040 	.word	0x40020040
 8002924:	40020058 	.word	0x40020058
 8002928:	40020070 	.word	0x40020070
 800292c:	40020088 	.word	0x40020088
 8002930:	400200a0 	.word	0x400200a0
 8002934:	400200b8 	.word	0x400200b8
 8002938:	40020410 	.word	0x40020410
 800293c:	40020428 	.word	0x40020428
 8002940:	40020440 	.word	0x40020440
 8002944:	40020458 	.word	0x40020458
 8002948:	40020470 	.word	0x40020470
 800294c:	40020488 	.word	0x40020488
 8002950:	400204a0 	.word	0x400204a0
 8002954:	400204b8 	.word	0x400204b8

08002958 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a42      	ldr	r2, [pc, #264]	@ (8002a70 <DMA_CalcBaseAndBitshift+0x118>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d04a      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a41      	ldr	r2, [pc, #260]	@ (8002a74 <DMA_CalcBaseAndBitshift+0x11c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d045      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a3f      	ldr	r2, [pc, #252]	@ (8002a78 <DMA_CalcBaseAndBitshift+0x120>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d040      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a3e      	ldr	r2, [pc, #248]	@ (8002a7c <DMA_CalcBaseAndBitshift+0x124>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d03b      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a80 <DMA_CalcBaseAndBitshift+0x128>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d036      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a3b      	ldr	r2, [pc, #236]	@ (8002a84 <DMA_CalcBaseAndBitshift+0x12c>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d031      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a39      	ldr	r2, [pc, #228]	@ (8002a88 <DMA_CalcBaseAndBitshift+0x130>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d02c      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a38      	ldr	r2, [pc, #224]	@ (8002a8c <DMA_CalcBaseAndBitshift+0x134>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d027      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a36      	ldr	r2, [pc, #216]	@ (8002a90 <DMA_CalcBaseAndBitshift+0x138>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d022      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a35      	ldr	r2, [pc, #212]	@ (8002a94 <DMA_CalcBaseAndBitshift+0x13c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d01d      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a33      	ldr	r2, [pc, #204]	@ (8002a98 <DMA_CalcBaseAndBitshift+0x140>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d018      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a32      	ldr	r2, [pc, #200]	@ (8002a9c <DMA_CalcBaseAndBitshift+0x144>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d013      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a30      	ldr	r2, [pc, #192]	@ (8002aa0 <DMA_CalcBaseAndBitshift+0x148>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00e      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a2f      	ldr	r2, [pc, #188]	@ (8002aa4 <DMA_CalcBaseAndBitshift+0x14c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa8 <DMA_CalcBaseAndBitshift+0x150>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <DMA_CalcBaseAndBitshift+0xa8>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a2c      	ldr	r2, [pc, #176]	@ (8002aac <DMA_CalcBaseAndBitshift+0x154>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d101      	bne.n	8002a04 <DMA_CalcBaseAndBitshift+0xac>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <DMA_CalcBaseAndBitshift+0xae>
 8002a04:	2300      	movs	r3, #0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d024      	beq.n	8002a54 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	3b10      	subs	r3, #16
 8002a12:	4a27      	ldr	r2, [pc, #156]	@ (8002ab0 <DMA_CalcBaseAndBitshift+0x158>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	091b      	lsrs	r3, r3, #4
 8002a1a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	4a24      	ldr	r2, [pc, #144]	@ (8002ab4 <DMA_CalcBaseAndBitshift+0x15c>)
 8002a24:	5cd3      	ldrb	r3, [r2, r3]
 8002a26:	461a      	mov	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d908      	bls.n	8002a44 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab8 <DMA_CalcBaseAndBitshift+0x160>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	1d1a      	adds	r2, r3, #4
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a42:	e00d      	b.n	8002a60 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <DMA_CalcBaseAndBitshift+0x160>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a52:	e005      	b.n	8002a60 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40020010 	.word	0x40020010
 8002a74:	40020028 	.word	0x40020028
 8002a78:	40020040 	.word	0x40020040
 8002a7c:	40020058 	.word	0x40020058
 8002a80:	40020070 	.word	0x40020070
 8002a84:	40020088 	.word	0x40020088
 8002a88:	400200a0 	.word	0x400200a0
 8002a8c:	400200b8 	.word	0x400200b8
 8002a90:	40020410 	.word	0x40020410
 8002a94:	40020428 	.word	0x40020428
 8002a98:	40020440 	.word	0x40020440
 8002a9c:	40020458 	.word	0x40020458
 8002aa0:	40020470 	.word	0x40020470
 8002aa4:	40020488 	.word	0x40020488
 8002aa8:	400204a0 	.word	0x400204a0
 8002aac:	400204b8 	.word	0x400204b8
 8002ab0:	aaaaaaab 	.word	0xaaaaaaab
 8002ab4:	08008498 	.word	0x08008498
 8002ab8:	fffffc00 	.word	0xfffffc00

08002abc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d120      	bne.n	8002b12 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d858      	bhi.n	8002b8a <DMA_CheckFifoParam+0xce>
 8002ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae0 <DMA_CheckFifoParam+0x24>)
 8002ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ade:	bf00      	nop
 8002ae0:	08002af1 	.word	0x08002af1
 8002ae4:	08002b03 	.word	0x08002b03
 8002ae8:	08002af1 	.word	0x08002af1
 8002aec:	08002b8b 	.word	0x08002b8b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d048      	beq.n	8002b8e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002b00:	e045      	b.n	8002b8e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b06:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b0a:	d142      	bne.n	8002b92 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002b10:	e03f      	b.n	8002b92 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b1a:	d123      	bne.n	8002b64 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d838      	bhi.n	8002b96 <DMA_CheckFifoParam+0xda>
 8002b24:	a201      	add	r2, pc, #4	@ (adr r2, 8002b2c <DMA_CheckFifoParam+0x70>)
 8002b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b2a:	bf00      	nop
 8002b2c:	08002b3d 	.word	0x08002b3d
 8002b30:	08002b43 	.word	0x08002b43
 8002b34:	08002b3d 	.word	0x08002b3d
 8002b38:	08002b55 	.word	0x08002b55
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
        break;
 8002b40:	e030      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d025      	beq.n	8002b9a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002b52:	e022      	b.n	8002b9a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b5c:	d11f      	bne.n	8002b9e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002b62:	e01c      	b.n	8002b9e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d902      	bls.n	8002b72 <DMA_CheckFifoParam+0xb6>
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d003      	beq.n	8002b78 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002b70:	e018      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	73fb      	strb	r3, [r7, #15]
        break;
 8002b76:	e015      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00e      	beq.n	8002ba2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	73fb      	strb	r3, [r7, #15]
    break;
 8002b88:	e00b      	b.n	8002ba2 <DMA_CheckFifoParam+0xe6>
        break;
 8002b8a:	bf00      	nop
 8002b8c:	e00a      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8002b8e:	bf00      	nop
 8002b90:	e008      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8002b92:	bf00      	nop
 8002b94:	e006      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8002b96:	bf00      	nop
 8002b98:	e004      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8002b9a:	bf00      	nop
 8002b9c:	e002      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8002b9e:	bf00      	nop
 8002ba0:	e000      	b.n	8002ba4 <DMA_CheckFifoParam+0xe8>
    break;
 8002ba2:	bf00      	nop
    }
  }

  return status;
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop

08002bb4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a38      	ldr	r2, [pc, #224]	@ (8002ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d022      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a36      	ldr	r2, [pc, #216]	@ (8002cac <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d01d      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a35      	ldr	r2, [pc, #212]	@ (8002cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d018      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a33      	ldr	r2, [pc, #204]	@ (8002cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d013      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a32      	ldr	r2, [pc, #200]	@ (8002cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d00e      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a30      	ldr	r2, [pc, #192]	@ (8002cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d009      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a2f      	ldr	r2, [pc, #188]	@ (8002cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d004      	beq.n	8002c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a2d      	ldr	r2, [pc, #180]	@ (8002cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002c16:	2300      	movs	r3, #0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d01a      	beq.n	8002c52 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	3b08      	subs	r3, #8
 8002c24:	4a28      	ldr	r2, [pc, #160]	@ (8002cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002c26:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2a:	091b      	lsrs	r3, r3, #4
 8002c2c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	4b26      	ldr	r3, [pc, #152]	@ (8002ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002c32:	4413      	add	r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	461a      	mov	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a24      	ldr	r2, [pc, #144]	@ (8002cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002c40:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	2201      	movs	r2, #1
 8002c4a:	409a      	lsls	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002c50:	e024      	b.n	8002c9c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	3b10      	subs	r3, #16
 8002c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c60:	091b      	lsrs	r3, r3, #4
 8002c62:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d806      	bhi.n	8002c7a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	4a1b      	ldr	r2, [pc, #108]	@ (8002cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d902      	bls.n	8002c7a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3308      	adds	r3, #8
 8002c78:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4b18      	ldr	r3, [pc, #96]	@ (8002ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002c7e:	4413      	add	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	461a      	mov	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a16      	ldr	r2, [pc, #88]	@ (8002ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002c8c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	2201      	movs	r2, #1
 8002c96:	409a      	lsls	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	58025408 	.word	0x58025408
 8002cac:	5802541c 	.word	0x5802541c
 8002cb0:	58025430 	.word	0x58025430
 8002cb4:	58025444 	.word	0x58025444
 8002cb8:	58025458 	.word	0x58025458
 8002cbc:	5802546c 	.word	0x5802546c
 8002cc0:	58025480 	.word	0x58025480
 8002cc4:	58025494 	.word	0x58025494
 8002cc8:	cccccccd 	.word	0xcccccccd
 8002ccc:	16009600 	.word	0x16009600
 8002cd0:	58025880 	.word	0x58025880
 8002cd4:	aaaaaaab 	.word	0xaaaaaaab
 8002cd8:	400204b8 	.word	0x400204b8
 8002cdc:	4002040f 	.word	0x4002040f
 8002ce0:	10008200 	.word	0x10008200
 8002ce4:	40020880 	.word	0x40020880

08002ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d04a      	beq.n	8002d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d847      	bhi.n	8002d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a25      	ldr	r2, [pc, #148]	@ (8002da0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d022      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a24      	ldr	r2, [pc, #144]	@ (8002da4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d01d      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a22      	ldr	r2, [pc, #136]	@ (8002da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d018      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a21      	ldr	r2, [pc, #132]	@ (8002dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1f      	ldr	r2, [pc, #124]	@ (8002db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00e      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d009      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a1c      	ldr	r2, [pc, #112]	@ (8002db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d004      	beq.n	8002d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d101      	bne.n	8002d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4b17      	ldr	r3, [pc, #92]	@ (8002dc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	461a      	mov	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a15      	ldr	r2, [pc, #84]	@ (8002dc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8002d70:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d72:	e009      	b.n	8002d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4b14      	ldr	r3, [pc, #80]	@ (8002dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8002d78:	4413      	add	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a11      	ldr	r2, [pc, #68]	@ (8002dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8002d86:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	409a      	lsls	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8002d94:	bf00      	nop
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	58025408 	.word	0x58025408
 8002da4:	5802541c 	.word	0x5802541c
 8002da8:	58025430 	.word	0x58025430
 8002dac:	58025444 	.word	0x58025444
 8002db0:	58025458 	.word	0x58025458
 8002db4:	5802546c 	.word	0x5802546c
 8002db8:	58025480 	.word	0x58025480
 8002dbc:	58025494 	.word	0x58025494
 8002dc0:	1600963f 	.word	0x1600963f
 8002dc4:	58025940 	.word	0x58025940
 8002dc8:	1000823f 	.word	0x1000823f
 8002dcc:	40020940 	.word	0x40020940

08002dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b089      	sub	sp, #36	@ 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002dde:	4b86      	ldr	r3, [pc, #536]	@ (8002ff8 <HAL_GPIO_Init+0x228>)
 8002de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002de2:	e18c      	b.n	80030fe <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2101      	movs	r1, #1
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	fa01 f303 	lsl.w	r3, r1, r3
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 817e 	beq.w	80030f8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d005      	beq.n	8002e14 <HAL_GPIO_Init+0x44>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 0303 	and.w	r3, r3, #3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d130      	bne.n	8002e76 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	2203      	movs	r2, #3
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	091b      	lsrs	r3, r3, #4
 8002e60:	f003 0201 	and.w	r2, r3, #1
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d017      	beq.n	8002eb2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43db      	mvns	r3, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4013      	ands	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d123      	bne.n	8002f06 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	08da      	lsrs	r2, r3, #3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3208      	adds	r2, #8
 8002ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	220f      	movs	r2, #15
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	691a      	ldr	r2, [r3, #16]
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	08da      	lsrs	r2, r3, #3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3208      	adds	r2, #8
 8002f00:	69b9      	ldr	r1, [r7, #24]
 8002f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	2203      	movs	r2, #3
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 0203 	and.w	r2, r3, #3
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 80d8 	beq.w	80030f8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f48:	4b2c      	ldr	r3, [pc, #176]	@ (8002ffc <HAL_GPIO_Init+0x22c>)
 8002f4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f4e:	4a2b      	ldr	r2, [pc, #172]	@ (8002ffc <HAL_GPIO_Init+0x22c>)
 8002f50:	f043 0302 	orr.w	r3, r3, #2
 8002f54:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f58:	4b28      	ldr	r3, [pc, #160]	@ (8002ffc <HAL_GPIO_Init+0x22c>)
 8002f5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f66:	4a26      	ldr	r2, [pc, #152]	@ (8003000 <HAL_GPIO_Init+0x230>)
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	089b      	lsrs	r3, r3, #2
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	220f      	movs	r2, #15
 8002f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f82:	43db      	mvns	r3, r3
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	4013      	ands	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003004 <HAL_GPIO_Init+0x234>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d04a      	beq.n	8003028 <HAL_GPIO_Init+0x258>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a1c      	ldr	r2, [pc, #112]	@ (8003008 <HAL_GPIO_Init+0x238>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d02b      	beq.n	8002ff2 <HAL_GPIO_Init+0x222>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <HAL_GPIO_Init+0x23c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d025      	beq.n	8002fee <HAL_GPIO_Init+0x21e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8003010 <HAL_GPIO_Init+0x240>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d01f      	beq.n	8002fea <HAL_GPIO_Init+0x21a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a19      	ldr	r2, [pc, #100]	@ (8003014 <HAL_GPIO_Init+0x244>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d019      	beq.n	8002fe6 <HAL_GPIO_Init+0x216>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a18      	ldr	r2, [pc, #96]	@ (8003018 <HAL_GPIO_Init+0x248>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d013      	beq.n	8002fe2 <HAL_GPIO_Init+0x212>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a17      	ldr	r2, [pc, #92]	@ (800301c <HAL_GPIO_Init+0x24c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d00d      	beq.n	8002fde <HAL_GPIO_Init+0x20e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a16      	ldr	r2, [pc, #88]	@ (8003020 <HAL_GPIO_Init+0x250>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d007      	beq.n	8002fda <HAL_GPIO_Init+0x20a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a15      	ldr	r2, [pc, #84]	@ (8003024 <HAL_GPIO_Init+0x254>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d101      	bne.n	8002fd6 <HAL_GPIO_Init+0x206>
 8002fd2:	2309      	movs	r3, #9
 8002fd4:	e029      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fd6:	230a      	movs	r3, #10
 8002fd8:	e027      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fda:	2307      	movs	r3, #7
 8002fdc:	e025      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fde:	2306      	movs	r3, #6
 8002fe0:	e023      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fe2:	2305      	movs	r3, #5
 8002fe4:	e021      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	e01f      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fea:	2303      	movs	r3, #3
 8002fec:	e01d      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e01b      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e019      	b.n	800302a <HAL_GPIO_Init+0x25a>
 8002ff6:	bf00      	nop
 8002ff8:	58000080 	.word	0x58000080
 8002ffc:	58024400 	.word	0x58024400
 8003000:	58000400 	.word	0x58000400
 8003004:	58020000 	.word	0x58020000
 8003008:	58020400 	.word	0x58020400
 800300c:	58020800 	.word	0x58020800
 8003010:	58020c00 	.word	0x58020c00
 8003014:	58021000 	.word	0x58021000
 8003018:	58021400 	.word	0x58021400
 800301c:	58021800 	.word	0x58021800
 8003020:	58021c00 	.word	0x58021c00
 8003024:	58022400 	.word	0x58022400
 8003028:	2300      	movs	r3, #0
 800302a:	69fa      	ldr	r2, [r7, #28]
 800302c:	f002 0203 	and.w	r2, r2, #3
 8003030:	0092      	lsls	r2, r2, #2
 8003032:	4093      	lsls	r3, r2
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800303a:	4938      	ldr	r1, [pc, #224]	@ (800311c <HAL_GPIO_Init+0x34c>)
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	089b      	lsrs	r3, r3, #2
 8003040:	3302      	adds	r3, #2
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	43db      	mvns	r3, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4013      	ands	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800306e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	43db      	mvns	r3, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4013      	ands	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800309c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	43db      	mvns	r3, r3
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4013      	ands	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d003      	beq.n	80030f2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3301      	adds	r3, #1
 80030fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	f47f ae6b 	bne.w	8002de4 <HAL_GPIO_Init+0x14>
  }
}
 800310e:	bf00      	nop
 8003110:	bf00      	nop
 8003112:	3724      	adds	r7, #36	@ 0x24
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	58000400 	.word	0x58000400

08003120 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003128:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <HAL_PWREx_ConfigSupply+0x70>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b04      	cmp	r3, #4
 8003132:	d00a      	beq.n	800314a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003134:	4b16      	ldr	r3, [pc, #88]	@ (8003190 <HAL_PWREx_ConfigSupply+0x70>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	429a      	cmp	r2, r3
 8003140:	d001      	beq.n	8003146 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e01f      	b.n	8003186 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	e01d      	b.n	8003186 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800314a:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <HAL_PWREx_ConfigSupply+0x70>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f023 0207 	bic.w	r2, r3, #7
 8003152:	490f      	ldr	r1, [pc, #60]	@ (8003190 <HAL_PWREx_ConfigSupply+0x70>)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4313      	orrs	r3, r2
 8003158:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800315a:	f7fd ffc3 	bl	80010e4 <HAL_GetTick>
 800315e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003160:	e009      	b.n	8003176 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003162:	f7fd ffbf 	bl	80010e4 <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003170:	d901      	bls.n	8003176 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e007      	b.n	8003186 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003176:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <HAL_PWREx_ConfigSupply+0x70>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800317e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003182:	d1ee      	bne.n	8003162 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	58024800 	.word	0x58024800

08003194 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b08c      	sub	sp, #48	@ 0x30
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e3c8      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f000 8087 	beq.w	80032c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b4:	4b88      	ldr	r3, [pc, #544]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80031be:	4b86      	ldr	r3, [pc, #536]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80031c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80031c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c6:	2b10      	cmp	r3, #16
 80031c8:	d007      	beq.n	80031da <HAL_RCC_OscConfig+0x46>
 80031ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031cc:	2b18      	cmp	r3, #24
 80031ce:	d110      	bne.n	80031f2 <HAL_RCC_OscConfig+0x5e>
 80031d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d10b      	bne.n	80031f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031da:	4b7f      	ldr	r3, [pc, #508]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d06c      	beq.n	80032c0 <HAL_RCC_OscConfig+0x12c>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d168      	bne.n	80032c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e3a2      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fa:	d106      	bne.n	800320a <HAL_RCC_OscConfig+0x76>
 80031fc:	4b76      	ldr	r3, [pc, #472]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a75      	ldr	r2, [pc, #468]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003202:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	e02e      	b.n	8003268 <HAL_RCC_OscConfig+0xd4>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0x98>
 8003212:	4b71      	ldr	r3, [pc, #452]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a70      	ldr	r2, [pc, #448]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003218:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	4b6e      	ldr	r3, [pc, #440]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a6d      	ldr	r2, [pc, #436]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003224:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e01d      	b.n	8003268 <HAL_RCC_OscConfig+0xd4>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003234:	d10c      	bne.n	8003250 <HAL_RCC_OscConfig+0xbc>
 8003236:	4b68      	ldr	r3, [pc, #416]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a67      	ldr	r2, [pc, #412]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800323c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	4b65      	ldr	r3, [pc, #404]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a64      	ldr	r2, [pc, #400]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	e00b      	b.n	8003268 <HAL_RCC_OscConfig+0xd4>
 8003250:	4b61      	ldr	r3, [pc, #388]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a60      	ldr	r2, [pc, #384]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003256:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	4b5e      	ldr	r3, [pc, #376]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a5d      	ldr	r2, [pc, #372]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003262:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d013      	beq.n	8003298 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7fd ff38 	bl	80010e4 <HAL_GetTick>
 8003274:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003278:	f7fd ff34 	bl	80010e4 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b64      	cmp	r3, #100	@ 0x64
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e356      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800328a:	4b53      	ldr	r3, [pc, #332]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0f0      	beq.n	8003278 <HAL_RCC_OscConfig+0xe4>
 8003296:	e014      	b.n	80032c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003298:	f7fd ff24 	bl	80010e4 <HAL_GetTick>
 800329c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a0:	f7fd ff20 	bl	80010e4 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b64      	cmp	r3, #100	@ 0x64
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e342      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032b2:	4b49      	ldr	r3, [pc, #292]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x10c>
 80032be:	e000      	b.n	80032c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 808c 	beq.w	80033e8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032d0:	4b41      	ldr	r3, [pc, #260]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032d8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032da:	4b3f      	ldr	r3, [pc, #252]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80032dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032de:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d007      	beq.n	80032f6 <HAL_RCC_OscConfig+0x162>
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	2b18      	cmp	r3, #24
 80032ea:	d137      	bne.n	800335c <HAL_RCC_OscConfig+0x1c8>
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f003 0303 	and.w	r3, r3, #3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d132      	bne.n	800335c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032f6:	4b38      	ldr	r3, [pc, #224]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d005      	beq.n	800330e <HAL_RCC_OscConfig+0x17a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e314      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800330e:	4b32      	ldr	r3, [pc, #200]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 0219 	bic.w	r2, r3, #25
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	492f      	ldr	r1, [pc, #188]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800331c:	4313      	orrs	r3, r2
 800331e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fd fee0 	bl	80010e4 <HAL_GetTick>
 8003324:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003328:	f7fd fedc 	bl	80010e4 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e2fe      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800333a:	4b27      	ldr	r3, [pc, #156]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0f0      	beq.n	8003328 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003346:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	061b      	lsls	r3, r3, #24
 8003354:	4920      	ldr	r1, [pc, #128]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003356:	4313      	orrs	r3, r2
 8003358:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800335a:	e045      	b.n	80033e8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d026      	beq.n	80033b2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003364:	4b1c      	ldr	r3, [pc, #112]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f023 0219 	bic.w	r2, r3, #25
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	4919      	ldr	r1, [pc, #100]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003376:	f7fd feb5 	bl	80010e4 <HAL_GetTick>
 800337a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337e:	f7fd feb1 	bl	80010e4 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e2d3      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003390:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339c:	4b0e      	ldr	r3, [pc, #56]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	061b      	lsls	r3, r3, #24
 80033aa:	490b      	ldr	r1, [pc, #44]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]
 80033b0:	e01a      	b.n	80033e8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033b2:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a08      	ldr	r2, [pc, #32]	@ (80033d8 <HAL_RCC_OscConfig+0x244>)
 80033b8:	f023 0301 	bic.w	r3, r3, #1
 80033bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033be:	f7fd fe91 	bl	80010e4 <HAL_GetTick>
 80033c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033c4:	e00a      	b.n	80033dc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c6:	f7fd fe8d 	bl	80010e4 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d903      	bls.n	80033dc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e2af      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
 80033d8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033dc:	4b96      	ldr	r3, [pc, #600]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1ee      	bne.n	80033c6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d06a      	beq.n	80034ca <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033f4:	4b90      	ldr	r3, [pc, #576]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033fc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033fe:	4b8e      	ldr	r3, [pc, #568]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003402:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b08      	cmp	r3, #8
 8003408:	d007      	beq.n	800341a <HAL_RCC_OscConfig+0x286>
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	2b18      	cmp	r3, #24
 800340e:	d11b      	bne.n	8003448 <HAL_RCC_OscConfig+0x2b4>
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b01      	cmp	r3, #1
 8003418:	d116      	bne.n	8003448 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800341a:	4b87      	ldr	r3, [pc, #540]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d005      	beq.n	8003432 <HAL_RCC_OscConfig+0x29e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	2b80      	cmp	r3, #128	@ 0x80
 800342c:	d001      	beq.n	8003432 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e282      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003432:	4b81      	ldr	r3, [pc, #516]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	061b      	lsls	r3, r3, #24
 8003440:	497d      	ldr	r1, [pc, #500]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003442:	4313      	orrs	r3, r2
 8003444:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003446:	e040      	b.n	80034ca <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d023      	beq.n	8003498 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003450:	4b79      	ldr	r3, [pc, #484]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a78      	ldr	r2, [pc, #480]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800345a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fd fe42 	bl	80010e4 <HAL_GetTick>
 8003460:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003464:	f7fd fe3e 	bl	80010e4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e260      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003476:	4b70      	ldr	r3, [pc, #448]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003482:	4b6d      	ldr	r3, [pc, #436]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	061b      	lsls	r3, r3, #24
 8003490:	4969      	ldr	r1, [pc, #420]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	60cb      	str	r3, [r1, #12]
 8003496:	e018      	b.n	80034ca <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003498:	4b67      	ldr	r3, [pc, #412]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a66      	ldr	r2, [pc, #408]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800349e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fd fe1e 	bl	80010e4 <HAL_GetTick>
 80034a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034ac:	f7fd fe1a 	bl	80010e4 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e23c      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80034be:	4b5e      	ldr	r3, [pc, #376]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f0      	bne.n	80034ac <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d036      	beq.n	8003544 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d019      	beq.n	8003512 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034de:	4b56      	ldr	r3, [pc, #344]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80034e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034e2:	4a55      	ldr	r2, [pc, #340]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ea:	f7fd fdfb 	bl	80010e4 <HAL_GetTick>
 80034ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034f0:	e008      	b.n	8003504 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f2:	f7fd fdf7 	bl	80010e4 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e219      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003504:	4b4c      	ldr	r3, [pc, #304]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d0f0      	beq.n	80034f2 <HAL_RCC_OscConfig+0x35e>
 8003510:	e018      	b.n	8003544 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003512:	4b49      	ldr	r3, [pc, #292]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003516:	4a48      	ldr	r2, [pc, #288]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003518:	f023 0301 	bic.w	r3, r3, #1
 800351c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800351e:	f7fd fde1 	bl	80010e4 <HAL_GetTick>
 8003522:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003526:	f7fd fddd 	bl	80010e4 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e1ff      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003538:	4b3f      	ldr	r3, [pc, #252]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800353a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f0      	bne.n	8003526 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d036      	beq.n	80035be <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d019      	beq.n	800358c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003558:	4b37      	ldr	r3, [pc, #220]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a36      	ldr	r2, [pc, #216]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800355e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003562:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003564:	f7fd fdbe 	bl	80010e4 <HAL_GetTick>
 8003568:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800356c:	f7fd fdba 	bl	80010e4 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e1dc      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800357e:	4b2e      	ldr	r3, [pc, #184]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0f0      	beq.n	800356c <HAL_RCC_OscConfig+0x3d8>
 800358a:	e018      	b.n	80035be <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800358c:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a29      	ldr	r2, [pc, #164]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003592:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003596:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003598:	f7fd fda4 	bl	80010e4 <HAL_GetTick>
 800359c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035a0:	f7fd fda0 	bl	80010e4 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e1c2      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80035b2:	4b21      	ldr	r3, [pc, #132]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 8086 	beq.w	80036d8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80035cc:	4b1b      	ldr	r3, [pc, #108]	@ (800363c <HAL_RCC_OscConfig+0x4a8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a1a      	ldr	r2, [pc, #104]	@ (800363c <HAL_RCC_OscConfig+0x4a8>)
 80035d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035d8:	f7fd fd84 	bl	80010e4 <HAL_GetTick>
 80035dc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035e0:	f7fd fd80 	bl	80010e4 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	@ 0x64
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e1a2      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035f2:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_RCC_OscConfig+0x4a8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d106      	bne.n	8003614 <HAL_RCC_OscConfig+0x480>
 8003606:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800360a:	4a0b      	ldr	r2, [pc, #44]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800360c:	f043 0301 	orr.w	r3, r3, #1
 8003610:	6713      	str	r3, [r2, #112]	@ 0x70
 8003612:	e032      	b.n	800367a <HAL_RCC_OscConfig+0x4e6>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d111      	bne.n	8003640 <HAL_RCC_OscConfig+0x4ac>
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800361e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003620:	4a05      	ldr	r2, [pc, #20]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 8003622:	f023 0301 	bic.w	r3, r3, #1
 8003626:	6713      	str	r3, [r2, #112]	@ 0x70
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800362a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800362c:	4a02      	ldr	r2, [pc, #8]	@ (8003638 <HAL_RCC_OscConfig+0x4a4>)
 800362e:	f023 0304 	bic.w	r3, r3, #4
 8003632:	6713      	str	r3, [r2, #112]	@ 0x70
 8003634:	e021      	b.n	800367a <HAL_RCC_OscConfig+0x4e6>
 8003636:	bf00      	nop
 8003638:	58024400 	.word	0x58024400
 800363c:	58024800 	.word	0x58024800
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	2b05      	cmp	r3, #5
 8003646:	d10c      	bne.n	8003662 <HAL_RCC_OscConfig+0x4ce>
 8003648:	4b83      	ldr	r3, [pc, #524]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800364a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364c:	4a82      	ldr	r2, [pc, #520]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800364e:	f043 0304 	orr.w	r3, r3, #4
 8003652:	6713      	str	r3, [r2, #112]	@ 0x70
 8003654:	4b80      	ldr	r3, [pc, #512]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003658:	4a7f      	ldr	r2, [pc, #508]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800365a:	f043 0301 	orr.w	r3, r3, #1
 800365e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003660:	e00b      	b.n	800367a <HAL_RCC_OscConfig+0x4e6>
 8003662:	4b7d      	ldr	r3, [pc, #500]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003666:	4a7c      	ldr	r2, [pc, #496]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003668:	f023 0301 	bic.w	r3, r3, #1
 800366c:	6713      	str	r3, [r2, #112]	@ 0x70
 800366e:	4b7a      	ldr	r3, [pc, #488]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003672:	4a79      	ldr	r2, [pc, #484]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003674:	f023 0304 	bic.w	r3, r3, #4
 8003678:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d015      	beq.n	80036ae <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003682:	f7fd fd2f 	bl	80010e4 <HAL_GetTick>
 8003686:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003688:	e00a      	b.n	80036a0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800368a:	f7fd fd2b 	bl	80010e4 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003698:	4293      	cmp	r3, r2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e14b      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036a0:	4b6d      	ldr	r3, [pc, #436]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80036a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0ee      	beq.n	800368a <HAL_RCC_OscConfig+0x4f6>
 80036ac:	e014      	b.n	80036d8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ae:	f7fd fd19 	bl	80010e4 <HAL_GetTick>
 80036b2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80036b4:	e00a      	b.n	80036cc <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036b6:	f7fd fd15 	bl	80010e4 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e135      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80036cc:	4b62      	ldr	r3, [pc, #392]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80036ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1ee      	bne.n	80036b6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 812a 	beq.w	8003936 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80036e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036ea:	2b18      	cmp	r3, #24
 80036ec:	f000 80ba 	beq.w	8003864 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	f040 8095 	bne.w	8003824 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fa:	4b57      	ldr	r3, [pc, #348]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a56      	ldr	r2, [pc, #344]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003700:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003704:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003706:	f7fd fced 	bl	80010e4 <HAL_GetTick>
 800370a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370e:	f7fd fce9 	bl	80010e4 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e10b      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003720:	4b4d      	ldr	r3, [pc, #308]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f0      	bne.n	800370e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800372c:	4b4a      	ldr	r3, [pc, #296]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800372e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003730:	4b4a      	ldr	r3, [pc, #296]	@ (800385c <HAL_RCC_OscConfig+0x6c8>)
 8003732:	4013      	ands	r3, r2
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800373c:	0112      	lsls	r2, r2, #4
 800373e:	430a      	orrs	r2, r1
 8003740:	4945      	ldr	r1, [pc, #276]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003742:	4313      	orrs	r3, r2
 8003744:	628b      	str	r3, [r1, #40]	@ 0x28
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	3b01      	subs	r3, #1
 800374c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003754:	3b01      	subs	r3, #1
 8003756:	025b      	lsls	r3, r3, #9
 8003758:	b29b      	uxth	r3, r3
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003760:	3b01      	subs	r3, #1
 8003762:	041b      	lsls	r3, r3, #16
 8003764:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003768:	431a      	orrs	r2, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376e:	3b01      	subs	r3, #1
 8003770:	061b      	lsls	r3, r3, #24
 8003772:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003776:	4938      	ldr	r1, [pc, #224]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003778:	4313      	orrs	r3, r2
 800377a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800377c:	4b36      	ldr	r3, [pc, #216]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	4a35      	ldr	r2, [pc, #212]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003782:	f023 0301 	bic.w	r3, r3, #1
 8003786:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003788:	4b33      	ldr	r3, [pc, #204]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800378a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800378c:	4b34      	ldr	r3, [pc, #208]	@ (8003860 <HAL_RCC_OscConfig+0x6cc>)
 800378e:	4013      	ands	r3, r2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003794:	00d2      	lsls	r2, r2, #3
 8003796:	4930      	ldr	r1, [pc, #192]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003798:	4313      	orrs	r3, r2
 800379a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800379c:	4b2e      	ldr	r3, [pc, #184]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	f023 020c 	bic.w	r2, r3, #12
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a8:	492b      	ldr	r1, [pc, #172]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80037ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b2:	f023 0202 	bic.w	r2, r3, #2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ba:	4927      	ldr	r1, [pc, #156]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80037c0:	4b25      	ldr	r3, [pc, #148]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c4:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037cc:	4b22      	ldr	r3, [pc, #136]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d0:	4a21      	ldr	r2, [pc, #132]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80037d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80037e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f0:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a18      	ldr	r2, [pc, #96]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 80037f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fd fc72 	bl	80010e4 <HAL_GetTick>
 8003800:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fd fc6e 	bl	80010e4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e090      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003816:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x670>
 8003822:	e088      	b.n	8003936 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003824:	4b0c      	ldr	r3, [pc, #48]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a0b      	ldr	r2, [pc, #44]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800382a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800382e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003830:	f7fd fc58 	bl	80010e4 <HAL_GetTick>
 8003834:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003838:	f7fd fc54 	bl	80010e4 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e076      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800384a:	4b03      	ldr	r3, [pc, #12]	@ (8003858 <HAL_RCC_OscConfig+0x6c4>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1f0      	bne.n	8003838 <HAL_RCC_OscConfig+0x6a4>
 8003856:	e06e      	b.n	8003936 <HAL_RCC_OscConfig+0x7a2>
 8003858:	58024400 	.word	0x58024400
 800385c:	fffffc0c 	.word	0xfffffc0c
 8003860:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003864:	4b36      	ldr	r3, [pc, #216]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 8003866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003868:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800386a:	4b35      	ldr	r3, [pc, #212]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	2b01      	cmp	r3, #1
 8003876:	d031      	beq.n	80038dc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	f003 0203 	and.w	r2, r3, #3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003882:	429a      	cmp	r2, r3
 8003884:	d12a      	bne.n	80038dc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d122      	bne.n	80038dc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d11a      	bne.n	80038dc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	0a5b      	lsrs	r3, r3, #9
 80038aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d111      	bne.n	80038dc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	0c1b      	lsrs	r3, r3, #16
 80038bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d108      	bne.n	80038dc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	0e1b      	lsrs	r3, r3, #24
 80038ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e02b      	b.n	8003938 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80038e0:	4b17      	ldr	r3, [pc, #92]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 80038e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e4:	08db      	lsrs	r3, r3, #3
 80038e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80038ea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d01f      	beq.n	8003936 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80038f6:	4b12      	ldr	r3, [pc, #72]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 80038f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fa:	4a11      	ldr	r2, [pc, #68]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003902:	f7fd fbef 	bl	80010e4 <HAL_GetTick>
 8003906:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003908:	bf00      	nop
 800390a:	f7fd fbeb 	bl	80010e4 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	4293      	cmp	r3, r2
 8003914:	d0f9      	beq.n	800390a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003916:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 8003918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800391a:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <HAL_RCC_OscConfig+0x7b0>)
 800391c:	4013      	ands	r3, r2
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003922:	00d2      	lsls	r2, r2, #3
 8003924:	4906      	ldr	r1, [pc, #24]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 8003926:	4313      	orrs	r3, r2
 8003928:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800392a:	4b05      	ldr	r3, [pc, #20]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 800392c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392e:	4a04      	ldr	r2, [pc, #16]	@ (8003940 <HAL_RCC_OscConfig+0x7ac>)
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3730      	adds	r7, #48	@ 0x30
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	58024400 	.word	0x58024400
 8003944:	ffff0007 	.word	0xffff0007

08003948 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e19c      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800395c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 030f 	and.w	r3, r3, #15
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	429a      	cmp	r2, r3
 8003968:	d910      	bls.n	800398c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396a:	4b87      	ldr	r3, [pc, #540]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f023 020f 	bic.w	r2, r3, #15
 8003972:	4985      	ldr	r1, [pc, #532]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	4313      	orrs	r3, r2
 8003978:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800397a:	4b83      	ldr	r3, [pc, #524]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	429a      	cmp	r2, r3
 8003986:	d001      	beq.n	800398c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e184      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b00      	cmp	r3, #0
 8003996:	d010      	beq.n	80039ba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	4b7b      	ldr	r3, [pc, #492]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d908      	bls.n	80039ba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80039a8:	4b78      	ldr	r3, [pc, #480]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	4975      	ldr	r1, [pc, #468]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d010      	beq.n	80039e8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695a      	ldr	r2, [r3, #20]
 80039ca:	4b70      	ldr	r3, [pc, #448]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d908      	bls.n	80039e8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039d6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	496a      	ldr	r1, [pc, #424]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d010      	beq.n	8003a16 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699a      	ldr	r2, [r3, #24]
 80039f8:	4b64      	ldr	r3, [pc, #400]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d908      	bls.n	8003a16 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a04:	4b61      	ldr	r3, [pc, #388]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	495e      	ldr	r1, [pc, #376]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0320 	and.w	r3, r3, #32
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d010      	beq.n	8003a44 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69da      	ldr	r2, [r3, #28]
 8003a26:	4b59      	ldr	r3, [pc, #356]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d908      	bls.n	8003a44 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a32:	4b56      	ldr	r3, [pc, #344]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	4953      	ldr	r1, [pc, #332]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d010      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	4b4d      	ldr	r3, [pc, #308]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	f003 030f 	and.w	r3, r3, #15
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d908      	bls.n	8003a72 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a60:	4b4a      	ldr	r3, [pc, #296]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	f023 020f 	bic.w	r2, r3, #15
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	4947      	ldr	r1, [pc, #284]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d055      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003a7e:	4b43      	ldr	r3, [pc, #268]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	4940      	ldr	r1, [pc, #256]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a98:	4b3c      	ldr	r3, [pc, #240]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d121      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0f6      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d107      	bne.n	8003ac0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ab0:	4b36      	ldr	r3, [pc, #216]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d115      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0ea      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d107      	bne.n	8003ad8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ac8:	4b30      	ldr	r3, [pc, #192]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d109      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e0de      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ad8:	4b2c      	ldr	r3, [pc, #176]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e0d6      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ae8:	4b28      	ldr	r3, [pc, #160]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	f023 0207 	bic.w	r2, r3, #7
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4925      	ldr	r1, [pc, #148]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003afa:	f7fd faf3 	bl	80010e4 <HAL_GetTick>
 8003afe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b00:	e00a      	b.n	8003b18 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b02:	f7fd faef 	bl	80010e4 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e0be      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b18:	4b1c      	ldr	r3, [pc, #112]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d1eb      	bne.n	8003b02 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d010      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68da      	ldr	r2, [r3, #12]
 8003b3a:	4b14      	ldr	r3, [pc, #80]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d208      	bcs.n	8003b58 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b46:	4b11      	ldr	r3, [pc, #68]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	f023 020f 	bic.w	r2, r3, #15
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	490e      	ldr	r1, [pc, #56]	@ (8003b8c <HAL_RCC_ClockConfig+0x244>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b58:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 030f 	and.w	r3, r3, #15
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d214      	bcs.n	8003b90 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b66:	4b08      	ldr	r3, [pc, #32]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f023 020f 	bic.w	r2, r3, #15
 8003b6e:	4906      	ldr	r1, [pc, #24]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b04      	ldr	r3, [pc, #16]	@ (8003b88 <HAL_RCC_ClockConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e086      	b.n	8003c96 <HAL_RCC_ClockConfig+0x34e>
 8003b88:	52002000 	.word	0x52002000
 8003b8c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d010      	beq.n	8003bbe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691a      	ldr	r2, [r3, #16]
 8003ba0:	4b3f      	ldr	r3, [pc, #252]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d208      	bcs.n	8003bbe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003bac:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	4939      	ldr	r1, [pc, #228]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d010      	beq.n	8003bec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	695a      	ldr	r2, [r3, #20]
 8003bce:	4b34      	ldr	r3, [pc, #208]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d208      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003bda:	4b31      	ldr	r3, [pc, #196]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	492e      	ldr	r1, [pc, #184]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0310 	and.w	r3, r3, #16
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d010      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	699a      	ldr	r2, [r3, #24]
 8003bfc:	4b28      	ldr	r3, [pc, #160]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d208      	bcs.n	8003c1a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c08:	4b25      	ldr	r3, [pc, #148]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	4922      	ldr	r1, [pc, #136]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0320 	and.w	r3, r3, #32
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d010      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69da      	ldr	r2, [r3, #28]
 8003c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d208      	bcs.n	8003c48 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c36:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	4917      	ldr	r1, [pc, #92]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c48:	f000 f834 	bl	8003cb4 <HAL_RCC_GetSysClockFreq>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	0a1b      	lsrs	r3, r3, #8
 8003c54:	f003 030f 	and.w	r3, r3, #15
 8003c58:	4912      	ldr	r1, [pc, #72]	@ (8003ca4 <HAL_RCC_ClockConfig+0x35c>)
 8003c5a:	5ccb      	ldrb	r3, [r1, r3]
 8003c5c:	f003 031f 	and.w	r3, r3, #31
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
 8003c64:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca0 <HAL_RCC_ClockConfig+0x358>)
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca4 <HAL_RCC_ClockConfig+0x35c>)
 8003c70:	5cd3      	ldrb	r3, [r2, r3]
 8003c72:	f003 031f 	and.w	r3, r3, #31
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca8 <HAL_RCC_ClockConfig+0x360>)
 8003c7e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003c80:	4a0a      	ldr	r2, [pc, #40]	@ (8003cac <HAL_RCC_ClockConfig+0x364>)
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003c86:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <HAL_RCC_ClockConfig+0x368>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fd f9e0 	bl	8001050 <HAL_InitTick>
 8003c90:	4603      	mov	r3, r0
 8003c92:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	58024400 	.word	0x58024400
 8003ca4:	08008488 	.word	0x08008488
 8003ca8:	24000004 	.word	0x24000004
 8003cac:	24000000 	.word	0x24000000
 8003cb0:	24000008 	.word	0x24000008

08003cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b089      	sub	sp, #36	@ 0x24
 8003cb8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cba:	4bb3      	ldr	r3, [pc, #716]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cc2:	2b18      	cmp	r3, #24
 8003cc4:	f200 8155 	bhi.w	8003f72 <HAL_RCC_GetSysClockFreq+0x2be>
 8003cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cce:	bf00      	nop
 8003cd0:	08003d35 	.word	0x08003d35
 8003cd4:	08003f73 	.word	0x08003f73
 8003cd8:	08003f73 	.word	0x08003f73
 8003cdc:	08003f73 	.word	0x08003f73
 8003ce0:	08003f73 	.word	0x08003f73
 8003ce4:	08003f73 	.word	0x08003f73
 8003ce8:	08003f73 	.word	0x08003f73
 8003cec:	08003f73 	.word	0x08003f73
 8003cf0:	08003d5b 	.word	0x08003d5b
 8003cf4:	08003f73 	.word	0x08003f73
 8003cf8:	08003f73 	.word	0x08003f73
 8003cfc:	08003f73 	.word	0x08003f73
 8003d00:	08003f73 	.word	0x08003f73
 8003d04:	08003f73 	.word	0x08003f73
 8003d08:	08003f73 	.word	0x08003f73
 8003d0c:	08003f73 	.word	0x08003f73
 8003d10:	08003d61 	.word	0x08003d61
 8003d14:	08003f73 	.word	0x08003f73
 8003d18:	08003f73 	.word	0x08003f73
 8003d1c:	08003f73 	.word	0x08003f73
 8003d20:	08003f73 	.word	0x08003f73
 8003d24:	08003f73 	.word	0x08003f73
 8003d28:	08003f73 	.word	0x08003f73
 8003d2c:	08003f73 	.word	0x08003f73
 8003d30:	08003d67 	.word	0x08003d67
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d34:	4b94      	ldr	r3, [pc, #592]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0320 	and.w	r3, r3, #32
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d009      	beq.n	8003d54 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d40:	4b91      	ldr	r3, [pc, #580]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	08db      	lsrs	r3, r3, #3
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	4a90      	ldr	r2, [pc, #576]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d50:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003d52:	e111      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003d54:	4b8d      	ldr	r3, [pc, #564]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d56:	61bb      	str	r3, [r7, #24]
      break;
 8003d58:	e10e      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003d5a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d5c:	61bb      	str	r3, [r7, #24]
      break;
 8003d5e:	e10b      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003d60:	4b8c      	ldr	r3, [pc, #560]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003d62:	61bb      	str	r3, [r7, #24]
      break;
 8003d64:	e108      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d66:	4b88      	ldr	r3, [pc, #544]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003d70:	4b85      	ldr	r3, [pc, #532]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d7a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003d7c:	4b82      	ldr	r3, [pc, #520]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003d86:	4b80      	ldr	r3, [pc, #512]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d8a:	08db      	lsrs	r3, r3, #3
 8003d8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	fb02 f303 	mul.w	r3, r2, r3
 8003d96:	ee07 3a90 	vmov	s15, r3
 8003d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80e1 	beq.w	8003f6c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	f000 8083 	beq.w	8003eb8 <HAL_RCC_GetSysClockFreq+0x204>
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	f200 80a1 	bhi.w	8003efc <HAL_RCC_GetSysClockFreq+0x248>
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x114>
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d056      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003dc6:	e099      	b.n	8003efc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0320 	and.w	r3, r3, #32
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d02d      	beq.n	8003e30 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	08db      	lsrs	r3, r3, #3
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	4a6b      	ldr	r2, [pc, #428]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003de0:	fa22 f303 	lsr.w	r3, r2, r3
 8003de4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	ee07 3a90 	vmov	s15, r3
 8003dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	ee07 3a90 	vmov	s15, r3
 8003df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dfe:	4b62      	ldr	r3, [pc, #392]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e12:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003f98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e2a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003e2e:	e087      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	ee07 3a90 	vmov	s15, r3
 8003e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003f9c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e42:	4b51      	ldr	r3, [pc, #324]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e4a:	ee07 3a90 	vmov	s15, r3
 8003e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e52:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e56:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003f98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003e72:	e065      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	ee07 3a90 	vmov	s15, r3
 8003e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e7e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003fa0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e86:	4b40      	ldr	r3, [pc, #256]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e8e:	ee07 3a90 	vmov	s15, r3
 8003e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e96:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e9a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003f98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003eb6:	e043      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003fa4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003ec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eca:	4b2f      	ldr	r3, [pc, #188]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ed2:	ee07 3a90 	vmov	s15, r3
 8003ed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eda:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ede:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003f98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ef6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003efa:	e021      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	ee07 3a90 	vmov	s15, r3
 8003f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f06:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003fa0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f22:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003f98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f3e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003f40:	4b11      	ldr	r3, [pc, #68]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f44:	0a5b      	lsrs	r3, r3, #9
 8003f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	ee07 3a90 	vmov	s15, r3
 8003f54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f58:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f64:	ee17 3a90 	vmov	r3, s15
 8003f68:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003f6a:	e005      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61bb      	str	r3, [r7, #24]
      break;
 8003f70:	e002      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003f72:	4b07      	ldr	r3, [pc, #28]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f74:	61bb      	str	r3, [r7, #24]
      break;
 8003f76:	bf00      	nop
  }

  return sysclockfreq;
 8003f78:	69bb      	ldr	r3, [r7, #24]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3724      	adds	r7, #36	@ 0x24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	58024400 	.word	0x58024400
 8003f8c:	03d09000 	.word	0x03d09000
 8003f90:	003d0900 	.word	0x003d0900
 8003f94:	017d7840 	.word	0x017d7840
 8003f98:	46000000 	.word	0x46000000
 8003f9c:	4c742400 	.word	0x4c742400
 8003fa0:	4a742400 	.word	0x4a742400
 8003fa4:	4bbebc20 	.word	0x4bbebc20

08003fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003fae:	f7ff fe81 	bl	8003cb4 <HAL_RCC_GetSysClockFreq>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	490f      	ldr	r1, [pc, #60]	@ (8003ffc <HAL_RCC_GetHCLKFreq+0x54>)
 8003fc0:	5ccb      	ldrb	r3, [r1, r3]
 8003fc2:	f003 031f 	and.w	r3, r3, #31
 8003fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	4a09      	ldr	r2, [pc, #36]	@ (8003ffc <HAL_RCC_GetHCLKFreq+0x54>)
 8003fd6:	5cd3      	ldrb	r3, [r2, r3]
 8003fd8:	f003 031f 	and.w	r3, r3, #31
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe2:	4a07      	ldr	r2, [pc, #28]	@ (8004000 <HAL_RCC_GetHCLKFreq+0x58>)
 8003fe4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003fe6:	4a07      	ldr	r2, [pc, #28]	@ (8004004 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003fec:	4b04      	ldr	r3, [pc, #16]	@ (8004000 <HAL_RCC_GetHCLKFreq+0x58>)
 8003fee:	681b      	ldr	r3, [r3, #0]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	58024400 	.word	0x58024400
 8003ffc:	08008488 	.word	0x08008488
 8004000:	24000004 	.word	0x24000004
 8004004:	24000000 	.word	0x24000000

08004008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800400c:	f7ff ffcc 	bl	8003fa8 <HAL_RCC_GetHCLKFreq>
 8004010:	4602      	mov	r2, r0
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	091b      	lsrs	r3, r3, #4
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	4904      	ldr	r1, [pc, #16]	@ (8004030 <HAL_RCC_GetPCLK1Freq+0x28>)
 800401e:	5ccb      	ldrb	r3, [r1, r3]
 8004020:	f003 031f 	and.w	r3, r3, #31
 8004024:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004028:	4618      	mov	r0, r3
 800402a:	bd80      	pop	{r7, pc}
 800402c:	58024400 	.word	0x58024400
 8004030:	08008488 	.word	0x08008488

08004034 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004038:	f7ff ffb6 	bl	8003fa8 <HAL_RCC_GetHCLKFreq>
 800403c:	4602      	mov	r2, r0
 800403e:	4b06      	ldr	r3, [pc, #24]	@ (8004058 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	4904      	ldr	r1, [pc, #16]	@ (800405c <HAL_RCC_GetPCLK2Freq+0x28>)
 800404a:	5ccb      	ldrb	r3, [r1, r3]
 800404c:	f003 031f 	and.w	r3, r3, #31
 8004050:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	58024400 	.word	0x58024400
 800405c:	08008488 	.word	0x08008488

08004060 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004064:	b0c6      	sub	sp, #280	@ 0x118
 8004066:	af00      	add	r7, sp, #0
 8004068:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800406c:	2300      	movs	r3, #0
 800406e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004072:	2300      	movs	r3, #0
 8004074:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800407c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004080:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004084:	2500      	movs	r5, #0
 8004086:	ea54 0305 	orrs.w	r3, r4, r5
 800408a:	d049      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800408c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004092:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004096:	d02f      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004098:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800409c:	d828      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800409e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040a2:	d01a      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040a8:	d822      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80040ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040b2:	d007      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040b4:	e01c      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040b6:	4bab      	ldr	r3, [pc, #684]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ba:	4aaa      	ldr	r2, [pc, #680]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040c2:	e01a      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040c8:	3308      	adds	r3, #8
 80040ca:	2102      	movs	r1, #2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f001 fc25 	bl	800591c <RCCEx_PLL2_Config>
 80040d2:	4603      	mov	r3, r0
 80040d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040d8:	e00f      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040de:	3328      	adds	r3, #40	@ 0x28
 80040e0:	2102      	movs	r1, #2
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 fccc 	bl	8005a80 <RCCEx_PLL3_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040ee:	e004      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80040f6:	e000      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80040f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10a      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004102:	4b98      	ldr	r3, [pc, #608]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004106:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800410a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800410e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004110:	4a94      	ldr	r2, [pc, #592]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004112:	430b      	orrs	r3, r1
 8004114:	6513      	str	r3, [r2, #80]	@ 0x50
 8004116:	e003      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004118:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800411c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004128:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800412c:	f04f 0900 	mov.w	r9, #0
 8004130:	ea58 0309 	orrs.w	r3, r8, r9
 8004134:	d047      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800413a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413c:	2b04      	cmp	r3, #4
 800413e:	d82a      	bhi.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004140:	a201      	add	r2, pc, #4	@ (adr r2, 8004148 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004146:	bf00      	nop
 8004148:	0800415d 	.word	0x0800415d
 800414c:	0800416b 	.word	0x0800416b
 8004150:	08004181 	.word	0x08004181
 8004154:	0800419f 	.word	0x0800419f
 8004158:	0800419f 	.word	0x0800419f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800415c:	4b81      	ldr	r3, [pc, #516]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	4a80      	ldr	r2, [pc, #512]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004162:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004166:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004168:	e01a      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800416a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800416e:	3308      	adds	r3, #8
 8004170:	2100      	movs	r1, #0
 8004172:	4618      	mov	r0, r3
 8004174:	f001 fbd2 	bl	800591c <RCCEx_PLL2_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800417e:	e00f      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004184:	3328      	adds	r3, #40	@ 0x28
 8004186:	2100      	movs	r1, #0
 8004188:	4618      	mov	r0, r3
 800418a:	f001 fc79 	bl	8005a80 <RCCEx_PLL3_Config>
 800418e:	4603      	mov	r3, r0
 8004190:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004194:	e004      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800419c:	e000      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800419e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10a      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041a8:	4b6e      	ldr	r3, [pc, #440]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80041aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ac:	f023 0107 	bic.w	r1, r3, #7
 80041b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b6:	4a6b      	ldr	r2, [pc, #428]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80041b8:	430b      	orrs	r3, r1
 80041ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80041bc:	e003      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80041c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ce:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80041d2:	f04f 0b00 	mov.w	fp, #0
 80041d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80041da:	d05b      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80041dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041e4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80041e8:	d03b      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80041ea:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80041ee:	d834      	bhi.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041f4:	d037      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80041f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041fa:	d82e      	bhi.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004200:	d033      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004202:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004206:	d828      	bhi.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004208:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800420c:	d01a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800420e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004212:	d822      	bhi.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004218:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800421c:	d007      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800421e:	e01c      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004220:	4b50      	ldr	r3, [pc, #320]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	4a4f      	ldr	r2, [pc, #316]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004226:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800422a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800422c:	e01e      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800422e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004232:	3308      	adds	r3, #8
 8004234:	2100      	movs	r1, #0
 8004236:	4618      	mov	r0, r3
 8004238:	f001 fb70 	bl	800591c <RCCEx_PLL2_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004242:	e013      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004248:	3328      	adds	r3, #40	@ 0x28
 800424a:	2100      	movs	r1, #0
 800424c:	4618      	mov	r0, r3
 800424e:	f001 fc17 	bl	8005a80 <RCCEx_PLL3_Config>
 8004252:	4603      	mov	r3, r0
 8004254:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004258:	e008      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004260:	e004      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004262:	bf00      	nop
 8004264:	e002      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004266:	bf00      	nop
 8004268:	e000      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800426a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10b      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004274:	4b3b      	ldr	r3, [pc, #236]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004278:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800427c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004280:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004284:	4a37      	ldr	r2, [pc, #220]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004286:	430b      	orrs	r3, r1
 8004288:	6593      	str	r3, [r2, #88]	@ 0x58
 800428a:	e003      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80042a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80042aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80042ae:	460b      	mov	r3, r1
 80042b0:	4313      	orrs	r3, r2
 80042b2:	d05d      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80042b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80042bc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80042c0:	d03b      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80042c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80042c6:	d834      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042cc:	d037      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80042ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042d2:	d82e      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042d8:	d033      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80042da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042de:	d828      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042e4:	d01a      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80042e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042ea:	d822      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80042f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042f4:	d007      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80042f6:	e01c      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	4a19      	ldr	r2, [pc, #100]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004302:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004304:	e01e      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800430a:	3308      	adds	r3, #8
 800430c:	2100      	movs	r1, #0
 800430e:	4618      	mov	r0, r3
 8004310:	f001 fb04 	bl	800591c <RCCEx_PLL2_Config>
 8004314:	4603      	mov	r3, r0
 8004316:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800431a:	e013      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800431c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004320:	3328      	adds	r3, #40	@ 0x28
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f001 fbab 	bl	8005a80 <RCCEx_PLL3_Config>
 800432a:	4603      	mov	r3, r0
 800432c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004330:	e008      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004338:	e004      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800433a:	bf00      	nop
 800433c:	e002      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800433e:	bf00      	nop
 8004340:	e000      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004342:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004344:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004348:	2b00      	cmp	r3, #0
 800434a:	d10d      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800434c:	4b05      	ldr	r3, [pc, #20]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800434e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004350:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004358:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800435c:	4a01      	ldr	r2, [pc, #4]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800435e:	430b      	orrs	r3, r1
 8004360:	6593      	str	r3, [r2, #88]	@ 0x58
 8004362:	e005      	b.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004364:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800436c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004378:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800437c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004380:	2300      	movs	r3, #0
 8004382:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004386:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800438a:	460b      	mov	r3, r1
 800438c:	4313      	orrs	r3, r2
 800438e:	d03a      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	2b30      	cmp	r3, #48	@ 0x30
 8004398:	d01f      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800439a:	2b30      	cmp	r3, #48	@ 0x30
 800439c:	d819      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800439e:	2b20      	cmp	r3, #32
 80043a0:	d00c      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80043a2:	2b20      	cmp	r3, #32
 80043a4:	d815      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d019      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d111      	bne.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043ae:	4baa      	ldr	r3, [pc, #680]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b2:	4aa9      	ldr	r2, [pc, #676]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80043ba:	e011      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043c0:	3308      	adds	r3, #8
 80043c2:	2102      	movs	r1, #2
 80043c4:	4618      	mov	r0, r3
 80043c6:	f001 faa9 	bl	800591c <RCCEx_PLL2_Config>
 80043ca:	4603      	mov	r3, r0
 80043cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80043d0:	e006      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80043d8:	e002      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80043da:	bf00      	nop
 80043dc:	e000      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80043de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10a      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80043e8:	4b9b      	ldr	r3, [pc, #620]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80043f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043f6:	4a98      	ldr	r2, [pc, #608]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043f8:	430b      	orrs	r3, r1
 80043fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043fc:	e003      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004402:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004416:	2300      	movs	r3, #0
 8004418:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800441c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004420:	460b      	mov	r3, r1
 8004422:	4313      	orrs	r3, r2
 8004424:	d051      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800442a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004430:	d035      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004432:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004436:	d82e      	bhi.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004438:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800443c:	d031      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800443e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004442:	d828      	bhi.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004448:	d01a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800444a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444e:	d822      	bhi.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004458:	d007      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800445a:	e01c      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800445c:	4b7e      	ldr	r3, [pc, #504]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800445e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004460:	4a7d      	ldr	r2, [pc, #500]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004468:	e01c      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800446a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800446e:	3308      	adds	r3, #8
 8004470:	2100      	movs	r1, #0
 8004472:	4618      	mov	r0, r3
 8004474:	f001 fa52 	bl	800591c <RCCEx_PLL2_Config>
 8004478:	4603      	mov	r3, r0
 800447a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800447e:	e011      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004484:	3328      	adds	r3, #40	@ 0x28
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f001 faf9 	bl	8005a80 <RCCEx_PLL3_Config>
 800448e:	4603      	mov	r3, r0
 8004490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004494:	e006      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800449c:	e002      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800449e:	bf00      	nop
 80044a0:	e000      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80044a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10a      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80044ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80044ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80044b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ba:	4a67      	ldr	r2, [pc, #412]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80044bc:	430b      	orrs	r3, r1
 80044be:	6513      	str	r3, [r2, #80]	@ 0x50
 80044c0:	e003      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80044ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80044d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044da:	2300      	movs	r3, #0
 80044dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044e0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044e4:	460b      	mov	r3, r1
 80044e6:	4313      	orrs	r3, r2
 80044e8:	d053      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80044ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044f4:	d033      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80044f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044fa:	d82c      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80044fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004500:	d02f      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004502:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004506:	d826      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004508:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800450c:	d02b      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800450e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004512:	d820      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004514:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004518:	d012      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800451a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800451e:	d81a      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004520:	2b00      	cmp	r3, #0
 8004522:	d022      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004528:	d115      	bne.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800452a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800452e:	3308      	adds	r3, #8
 8004530:	2101      	movs	r1, #1
 8004532:	4618      	mov	r0, r3
 8004534:	f001 f9f2 	bl	800591c <RCCEx_PLL2_Config>
 8004538:	4603      	mov	r3, r0
 800453a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800453e:	e015      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004544:	3328      	adds	r3, #40	@ 0x28
 8004546:	2101      	movs	r1, #1
 8004548:	4618      	mov	r0, r3
 800454a:	f001 fa99 	bl	8005a80 <RCCEx_PLL3_Config>
 800454e:	4603      	mov	r3, r0
 8004550:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004554:	e00a      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800455c:	e006      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800455e:	bf00      	nop
 8004560:	e004      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004562:	bf00      	nop
 8004564:	e002      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004566:	bf00      	nop
 8004568:	e000      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800456a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10a      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004574:	4b38      	ldr	r3, [pc, #224]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004578:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800457c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004582:	4a35      	ldr	r2, [pc, #212]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004584:	430b      	orrs	r3, r1
 8004586:	6513      	str	r3, [r2, #80]	@ 0x50
 8004588:	e003      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800458e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800459e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80045a2:	2300      	movs	r3, #0
 80045a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80045a8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80045ac:	460b      	mov	r3, r1
 80045ae:	4313      	orrs	r3, r2
 80045b0:	d058      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80045b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80045ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045be:	d033      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80045c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045c4:	d82c      	bhi.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ca:	d02f      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80045cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d0:	d826      	bhi.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045d6:	d02b      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80045d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045dc:	d820      	bhi.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e2:	d012      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80045e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e8:	d81a      	bhi.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d022      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80045ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045f2:	d115      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045f8:	3308      	adds	r3, #8
 80045fa:	2101      	movs	r1, #1
 80045fc:	4618      	mov	r0, r3
 80045fe:	f001 f98d 	bl	800591c <RCCEx_PLL2_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004608:	e015      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800460a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800460e:	3328      	adds	r3, #40	@ 0x28
 8004610:	2101      	movs	r1, #1
 8004612:	4618      	mov	r0, r3
 8004614:	f001 fa34 	bl	8005a80 <RCCEx_PLL3_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800461e:	e00a      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004626:	e006      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004628:	bf00      	nop
 800462a:	e004      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800462c:	bf00      	nop
 800462e:	e002      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004630:	bf00      	nop
 8004632:	e000      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004636:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10e      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800463e:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004642:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800464e:	4a02      	ldr	r2, [pc, #8]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004650:	430b      	orrs	r3, r1
 8004652:	6593      	str	r3, [r2, #88]	@ 0x58
 8004654:	e006      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004656:	bf00      	nop
 8004658:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004660:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004674:	2300      	movs	r3, #0
 8004676:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800467a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800467e:	460b      	mov	r3, r1
 8004680:	4313      	orrs	r3, r2
 8004682:	d037      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800468a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800468e:	d00e      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004690:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004694:	d816      	bhi.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004696:	2b00      	cmp	r3, #0
 8004698:	d018      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800469a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800469e:	d111      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046a0:	4bc4      	ldr	r3, [pc, #784]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a4:	4ac3      	ldr	r2, [pc, #780]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80046ac:	e00f      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b2:	3308      	adds	r3, #8
 80046b4:	2101      	movs	r1, #1
 80046b6:	4618      	mov	r0, r3
 80046b8:	f001 f930 	bl	800591c <RCCEx_PLL2_Config>
 80046bc:	4603      	mov	r3, r0
 80046be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80046c2:	e004      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046ca:	e000      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80046cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10a      	bne.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80046d6:	4bb7      	ldr	r3, [pc, #732]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046da:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80046de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e4:	4ab3      	ldr	r2, [pc, #716]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046e6:	430b      	orrs	r3, r1
 80046e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80046ea:	e003      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80046f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004700:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004704:	2300      	movs	r3, #0
 8004706:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800470a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800470e:	460b      	mov	r3, r1
 8004710:	4313      	orrs	r3, r2
 8004712:	d039      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471a:	2b03      	cmp	r3, #3
 800471c:	d81c      	bhi.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800471e:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	08004761 	.word	0x08004761
 8004728:	08004735 	.word	0x08004735
 800472c:	08004743 	.word	0x08004743
 8004730:	08004761 	.word	0x08004761
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004734:	4b9f      	ldr	r3, [pc, #636]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	4a9e      	ldr	r2, [pc, #632]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800473a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800473e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004740:	e00f      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004746:	3308      	adds	r3, #8
 8004748:	2102      	movs	r1, #2
 800474a:	4618      	mov	r0, r3
 800474c:	f001 f8e6 	bl	800591c <RCCEx_PLL2_Config>
 8004750:	4603      	mov	r3, r0
 8004752:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004756:	e004      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800475e:	e000      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004760:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004762:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10a      	bne.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800476a:	4b92      	ldr	r3, [pc, #584]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800476c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800476e:	f023 0103 	bic.w	r1, r3, #3
 8004772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004776:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004778:	4a8e      	ldr	r2, [pc, #568]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800477a:	430b      	orrs	r3, r1
 800477c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800477e:	e003      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004784:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004794:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004798:	2300      	movs	r3, #0
 800479a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800479e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f000 8099 	beq.w	80048dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047aa:	4b83      	ldr	r3, [pc, #524]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a82      	ldr	r2, [pc, #520]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80047b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047b6:	f7fc fc95 	bl	80010e4 <HAL_GetTick>
 80047ba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047be:	e00b      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047c0:	f7fc fc90 	bl	80010e4 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b64      	cmp	r3, #100	@ 0x64
 80047ce:	d903      	bls.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047d6:	e005      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047d8:	4b77      	ldr	r3, [pc, #476]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ed      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80047e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d173      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80047ec:	4b71      	ldr	r3, [pc, #452]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80047f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047f8:	4053      	eors	r3, r2
 80047fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d015      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004802:	4b6c      	ldr	r3, [pc, #432]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800480a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800480e:	4b69      	ldr	r3, [pc, #420]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004812:	4a68      	ldr	r2, [pc, #416]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800481a:	4b66      	ldr	r3, [pc, #408]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800481c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481e:	4a65      	ldr	r2, [pc, #404]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004820:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004824:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004826:	4a63      	ldr	r2, [pc, #396]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800482c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800482e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004832:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800483a:	d118      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483c:	f7fc fc52 	bl	80010e4 <HAL_GetTick>
 8004840:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004844:	e00d      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fc fc4d 	bl	80010e4 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004850:	1ad2      	subs	r2, r2, r3
 8004852:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004856:	429a      	cmp	r2, r3
 8004858:	d903      	bls.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004860:	e005      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004862:	4b54      	ldr	r3, [pc, #336]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0eb      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800486e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004872:	2b00      	cmp	r3, #0
 8004874:	d129      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800487a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800487e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004882:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004886:	d10e      	bne.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004888:	4b4a      	ldr	r3, [pc, #296]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004894:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004898:	091a      	lsrs	r2, r3, #4
 800489a:	4b48      	ldr	r3, [pc, #288]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800489c:	4013      	ands	r3, r2
 800489e:	4a45      	ldr	r2, [pc, #276]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048a0:	430b      	orrs	r3, r1
 80048a2:	6113      	str	r3, [r2, #16]
 80048a4:	e005      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80048a6:	4b43      	ldr	r3, [pc, #268]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	4a42      	ldr	r2, [pc, #264]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048ac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80048b0:	6113      	str	r3, [r2, #16]
 80048b2:	4b40      	ldr	r3, [pc, #256]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048b4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80048b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c2:	4a3c      	ldr	r2, [pc, #240]	@ (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048c4:	430b      	orrs	r3, r1
 80048c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80048c8:	e008      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80048d2:	e003      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80048dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	f002 0301 	and.w	r3, r2, #1
 80048e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048ec:	2300      	movs	r3, #0
 80048ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80048f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80048f6:	460b      	mov	r3, r1
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f000 808f 	beq.w	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80048fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004902:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004904:	2b28      	cmp	r3, #40	@ 0x28
 8004906:	d871      	bhi.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004908:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800490a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490e:	bf00      	nop
 8004910:	080049f5 	.word	0x080049f5
 8004914:	080049ed 	.word	0x080049ed
 8004918:	080049ed 	.word	0x080049ed
 800491c:	080049ed 	.word	0x080049ed
 8004920:	080049ed 	.word	0x080049ed
 8004924:	080049ed 	.word	0x080049ed
 8004928:	080049ed 	.word	0x080049ed
 800492c:	080049ed 	.word	0x080049ed
 8004930:	080049c1 	.word	0x080049c1
 8004934:	080049ed 	.word	0x080049ed
 8004938:	080049ed 	.word	0x080049ed
 800493c:	080049ed 	.word	0x080049ed
 8004940:	080049ed 	.word	0x080049ed
 8004944:	080049ed 	.word	0x080049ed
 8004948:	080049ed 	.word	0x080049ed
 800494c:	080049ed 	.word	0x080049ed
 8004950:	080049d7 	.word	0x080049d7
 8004954:	080049ed 	.word	0x080049ed
 8004958:	080049ed 	.word	0x080049ed
 800495c:	080049ed 	.word	0x080049ed
 8004960:	080049ed 	.word	0x080049ed
 8004964:	080049ed 	.word	0x080049ed
 8004968:	080049ed 	.word	0x080049ed
 800496c:	080049ed 	.word	0x080049ed
 8004970:	080049f5 	.word	0x080049f5
 8004974:	080049ed 	.word	0x080049ed
 8004978:	080049ed 	.word	0x080049ed
 800497c:	080049ed 	.word	0x080049ed
 8004980:	080049ed 	.word	0x080049ed
 8004984:	080049ed 	.word	0x080049ed
 8004988:	080049ed 	.word	0x080049ed
 800498c:	080049ed 	.word	0x080049ed
 8004990:	080049f5 	.word	0x080049f5
 8004994:	080049ed 	.word	0x080049ed
 8004998:	080049ed 	.word	0x080049ed
 800499c:	080049ed 	.word	0x080049ed
 80049a0:	080049ed 	.word	0x080049ed
 80049a4:	080049ed 	.word	0x080049ed
 80049a8:	080049ed 	.word	0x080049ed
 80049ac:	080049ed 	.word	0x080049ed
 80049b0:	080049f5 	.word	0x080049f5
 80049b4:	58024400 	.word	0x58024400
 80049b8:	58024800 	.word	0x58024800
 80049bc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c4:	3308      	adds	r3, #8
 80049c6:	2101      	movs	r1, #1
 80049c8:	4618      	mov	r0, r3
 80049ca:	f000 ffa7 	bl	800591c <RCCEx_PLL2_Config>
 80049ce:	4603      	mov	r3, r0
 80049d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80049d4:	e00f      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049da:	3328      	adds	r3, #40	@ 0x28
 80049dc:	2101      	movs	r1, #1
 80049de:	4618      	mov	r0, r3
 80049e0:	f001 f84e 	bl	8005a80 <RCCEx_PLL3_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80049ea:	e004      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049f2:	e000      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80049f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10a      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80049fe:	4bbf      	ldr	r3, [pc, #764]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a02:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a0c:	4abb      	ldr	r2, [pc, #748]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a0e:	430b      	orrs	r3, r1
 8004a10:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a12:	e003      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a24:	f002 0302 	and.w	r3, r2, #2
 8004a28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	d041      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a42:	2b05      	cmp	r3, #5
 8004a44:	d824      	bhi.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004a46:	a201      	add	r2, pc, #4	@ (adr r2, 8004a4c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4c:	08004a99 	.word	0x08004a99
 8004a50:	08004a65 	.word	0x08004a65
 8004a54:	08004a7b 	.word	0x08004a7b
 8004a58:	08004a99 	.word	0x08004a99
 8004a5c:	08004a99 	.word	0x08004a99
 8004a60:	08004a99 	.word	0x08004a99
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a68:	3308      	adds	r3, #8
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 ff55 	bl	800591c <RCCEx_PLL2_Config>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a78:	e00f      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a7e:	3328      	adds	r3, #40	@ 0x28
 8004a80:	2101      	movs	r1, #1
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 fffc 	bl	8005a80 <RCCEx_PLL3_Config>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a8e:	e004      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a96:	e000      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004a98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10a      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004aa2:	4b96      	ldr	r3, [pc, #600]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa6:	f023 0107 	bic.w	r1, r3, #7
 8004aaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ab0:	4a92      	ldr	r2, [pc, #584]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ab2:	430b      	orrs	r3, r1
 8004ab4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ab6:	e003      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004abc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac8:	f002 0304 	and.w	r3, r2, #4
 8004acc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ad6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ada:	460b      	mov	r3, r1
 8004adc:	4313      	orrs	r3, r2
 8004ade:	d044      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae8:	2b05      	cmp	r3, #5
 8004aea:	d825      	bhi.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004aec:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af2:	bf00      	nop
 8004af4:	08004b41 	.word	0x08004b41
 8004af8:	08004b0d 	.word	0x08004b0d
 8004afc:	08004b23 	.word	0x08004b23
 8004b00:	08004b41 	.word	0x08004b41
 8004b04:	08004b41 	.word	0x08004b41
 8004b08:	08004b41 	.word	0x08004b41
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b10:	3308      	adds	r3, #8
 8004b12:	2101      	movs	r1, #1
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 ff01 	bl	800591c <RCCEx_PLL2_Config>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004b20:	e00f      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b26:	3328      	adds	r3, #40	@ 0x28
 8004b28:	2101      	movs	r1, #1
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 ffa8 	bl	8005a80 <RCCEx_PLL3_Config>
 8004b30:	4603      	mov	r3, r0
 8004b32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004b36:	e004      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b3e:	e000      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10b      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b4a:	4b6c      	ldr	r3, [pc, #432]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b4e:	f023 0107 	bic.w	r1, r3, #7
 8004b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5a:	4a68      	ldr	r2, [pc, #416]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b60:	e003      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b72:	f002 0320 	and.w	r3, r2, #32
 8004b76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b84:	460b      	mov	r3, r1
 8004b86:	4313      	orrs	r3, r2
 8004b88:	d055      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b96:	d033      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004b98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b9c:	d82c      	bhi.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba2:	d02f      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba8:	d826      	bhi.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004baa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bae:	d02b      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004bb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bb4:	d820      	bhi.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004bb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bba:	d012      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bc0:	d81a      	bhi.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d022      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004bc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bca:	d115      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 fea1 	bl	800591c <RCCEx_PLL2_Config>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004be0:	e015      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004be6:	3328      	adds	r3, #40	@ 0x28
 8004be8:	2102      	movs	r1, #2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 ff48 	bl	8005a80 <RCCEx_PLL3_Config>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004bf6:	e00a      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bfe:	e006      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004c00:	bf00      	nop
 8004c02:	e004      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004c04:	bf00      	nop
 8004c06:	e002      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004c08:	bf00      	nop
 8004c0a:	e000      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004c0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10b      	bne.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c16:	4b39      	ldr	r3, [pc, #228]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c1a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c26:	4a35      	ldr	r2, [pc, #212]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c2c:	e003      	b.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004c42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c46:	2300      	movs	r3, #0
 8004c48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c4c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c50:	460b      	mov	r3, r1
 8004c52:	4313      	orrs	r3, r2
 8004c54:	d058      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c62:	d033      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004c64:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c68:	d82c      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c6e:	d02f      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c74:	d826      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c7a:	d02b      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004c7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c80:	d820      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c86:	d012      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c8c:	d81a      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d022      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c96:	d115      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 fe3b 	bl	800591c <RCCEx_PLL2_Config>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004cac:	e015      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb2:	3328      	adds	r3, #40	@ 0x28
 8004cb4:	2102      	movs	r1, #2
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fee2 	bl	8005a80 <RCCEx_PLL3_Config>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004cc2:	e00a      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004cca:	e006      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ccc:	bf00      	nop
 8004cce:	e004      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004cd0:	bf00      	nop
 8004cd2:	e002      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004cd4:	bf00      	nop
 8004cd6:	e000      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10e      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ce2:	4b06      	ldr	r3, [pc, #24]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004cea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cf2:	4a02      	ldr	r2, [pc, #8]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cf8:	e006      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004cfa:	bf00      	nop
 8004cfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d04:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004d14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d18:	2300      	movs	r3, #0
 8004d1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d1e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004d22:	460b      	mov	r3, r1
 8004d24:	4313      	orrs	r3, r2
 8004d26:	d055      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d30:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004d34:	d033      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004d36:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004d3a:	d82c      	bhi.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d40:	d02f      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004d42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d46:	d826      	bhi.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d48:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d4c:	d02b      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004d4e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d52:	d820      	bhi.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d58:	d012      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004d5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d5e:	d81a      	bhi.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d022      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d68:	d115      	bne.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d6e:	3308      	adds	r3, #8
 8004d70:	2100      	movs	r1, #0
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fdd2 	bl	800591c <RCCEx_PLL2_Config>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d7e:	e015      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d84:	3328      	adds	r3, #40	@ 0x28
 8004d86:	2102      	movs	r1, #2
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 fe79 	bl	8005a80 <RCCEx_PLL3_Config>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d94:	e00a      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d9c:	e006      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004d9e:	bf00      	nop
 8004da0:	e004      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004da2:	bf00      	nop
 8004da4:	e002      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004da6:	bf00      	nop
 8004da8:	e000      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10b      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004db4:	4ba0      	ldr	r3, [pc, #640]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dc4:	4a9c      	ldr	r2, [pc, #624]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dc6:	430b      	orrs	r3, r1
 8004dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dca:	e003      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f002 0308 	and.w	r3, r2, #8
 8004de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004de4:	2300      	movs	r3, #0
 8004de6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004dea:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004dee:	460b      	mov	r3, r1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	d01e      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e00:	d10c      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e06:	3328      	adds	r3, #40	@ 0x28
 8004e08:	2102      	movs	r1, #2
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fe38 	bl	8005a80 <RCCEx_PLL3_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004e1c:	4b86      	ldr	r3, [pc, #536]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e20:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e2c:	4a82      	ldr	r2, [pc, #520]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3a:	f002 0310 	and.w	r3, r2, #16
 8004e3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e42:	2300      	movs	r3, #0
 8004e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e48:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	d01e      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e5e:	d10c      	bne.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e64:	3328      	adds	r3, #40	@ 0x28
 8004e66:	2102      	movs	r1, #2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fe09 	bl	8005a80 <RCCEx_PLL3_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d002      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e8a:	4a6b      	ldr	r2, [pc, #428]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004e9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ea2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	d03e      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004eac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004eb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004eb8:	d022      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004eba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ebe:	d81b      	bhi.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d003      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004eca:	e015      	b.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ed0:	3308      	adds	r3, #8
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f000 fd21 	bl	800591c <RCCEx_PLL2_Config>
 8004eda:	4603      	mov	r3, r0
 8004edc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ee0:	e00f      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee6:	3328      	adds	r3, #40	@ 0x28
 8004ee8:	2102      	movs	r1, #2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fdc8 	bl	8005a80 <RCCEx_PLL3_Config>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ef6:	e004      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004efe:	e000      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004f00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10b      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f0a:	4b4b      	ldr	r3, [pc, #300]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f0e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f1a:	4a47      	ldr	r2, [pc, #284]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f1c:	430b      	orrs	r3, r1
 8004f1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f20:	e003      	b.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f22:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f32:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004f36:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f38:	2300      	movs	r3, #0
 8004f3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f3c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004f40:	460b      	mov	r3, r1
 8004f42:	4313      	orrs	r3, r2
 8004f44:	d03b      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f52:	d01f      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004f54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f58:	d818      	bhi.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f5e:	d003      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004f60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f64:	d007      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004f66:	e011      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f68:	4b33      	ldr	r3, [pc, #204]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6c:	4a32      	ldr	r2, [pc, #200]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f74:	e00f      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f7a:	3328      	adds	r3, #40	@ 0x28
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fd7e 	bl	8005a80 <RCCEx_PLL3_Config>
 8004f84:	4603      	mov	r3, r0
 8004f86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f8a:	e004      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f92:	e000      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f9e:	4b26      	ldr	r3, [pc, #152]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fae:	4a22      	ldr	r2, [pc, #136]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fb0:	430b      	orrs	r3, r1
 8004fb2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004fb4:	e003      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004fca:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fcc:	2300      	movs	r3, #0
 8004fce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004fd0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	d034      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe8:	d007      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004fea:	e011      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fec:	4b12      	ldr	r3, [pc, #72]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	4a11      	ldr	r2, [pc, #68]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ff2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ff6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004ff8:	e00e      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ffe:	3308      	adds	r3, #8
 8005000:	2102      	movs	r1, #2
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fc8a 	bl	800591c <RCCEx_PLL2_Config>
 8005008:	4603      	mov	r3, r0
 800500a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800500e:	e003      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005016:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005018:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10d      	bne.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005020:	4b05      	ldr	r3, [pc, #20]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005024:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800502e:	4a02      	ldr	r2, [pc, #8]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005030:	430b      	orrs	r3, r1
 8005032:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005034:	e006      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005036:	bf00      	nop
 8005038:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800503c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005040:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005050:	663b      	str	r3, [r7, #96]	@ 0x60
 8005052:	2300      	movs	r3, #0
 8005054:	667b      	str	r3, [r7, #100]	@ 0x64
 8005056:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800505a:	460b      	mov	r3, r1
 800505c:	4313      	orrs	r3, r2
 800505e:	d00c      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005064:	3328      	adds	r3, #40	@ 0x28
 8005066:	2102      	movs	r1, #2
 8005068:	4618      	mov	r0, r3
 800506a:	f000 fd09 	bl	8005a80 <RCCEx_PLL3_Config>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d002      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800507a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800507e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005082:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005086:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005088:	2300      	movs	r3, #0
 800508a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800508c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005090:	460b      	mov	r3, r1
 8005092:	4313      	orrs	r3, r2
 8005094:	d036      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800509a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800509c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a0:	d018      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80050a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a6:	d811      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80050a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ac:	d014      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80050ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b2:	d80b      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d011      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80050b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050bc:	d106      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050be:	4bb7      	ldr	r3, [pc, #732]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c2:	4ab6      	ldr	r2, [pc, #728]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80050ca:	e008      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050d2:	e004      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050d4:	bf00      	nop
 80050d6:	e002      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050d8:	bf00      	nop
 80050da:	e000      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10a      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050e6:	4bad      	ldr	r3, [pc, #692]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050f4:	4aa9      	ldr	r2, [pc, #676]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050f6:	430b      	orrs	r3, r1
 80050f8:	6553      	str	r3, [r2, #84]	@ 0x54
 80050fa:	e003      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005100:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005110:	653b      	str	r3, [r7, #80]	@ 0x50
 8005112:	2300      	movs	r3, #0
 8005114:	657b      	str	r3, [r7, #84]	@ 0x54
 8005116:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800511a:	460b      	mov	r3, r1
 800511c:	4313      	orrs	r3, r2
 800511e:	d009      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005120:	4b9e      	ldr	r3, [pc, #632]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005124:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800512c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512e:	4a9b      	ldr	r2, [pc, #620]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005130:	430b      	orrs	r3, r1
 8005132:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800513c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005140:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005142:	2300      	movs	r3, #0
 8005144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005146:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d009      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005150:	4b92      	ldr	r3, [pc, #584]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005154:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800515c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800515e:	4a8f      	ldr	r2, [pc, #572]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005160:	430b      	orrs	r3, r1
 8005162:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005170:	643b      	str	r3, [r7, #64]	@ 0x40
 8005172:	2300      	movs	r3, #0
 8005174:	647b      	str	r3, [r7, #68]	@ 0x44
 8005176:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800517a:	460b      	mov	r3, r1
 800517c:	4313      	orrs	r3, r2
 800517e:	d00e      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005180:	4b86      	ldr	r3, [pc, #536]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	4a85      	ldr	r2, [pc, #532]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005186:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800518a:	6113      	str	r3, [r2, #16]
 800518c:	4b83      	ldr	r3, [pc, #524]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800518e:	6919      	ldr	r1, [r3, #16]
 8005190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005194:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005198:	4a80      	ldr	r2, [pc, #512]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800519a:	430b      	orrs	r3, r1
 800519c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800519e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80051aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051ac:	2300      	movs	r3, #0
 80051ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051b0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80051b4:	460b      	mov	r3, r1
 80051b6:	4313      	orrs	r3, r2
 80051b8:	d009      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80051ba:	4b78      	ldr	r3, [pc, #480]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80051c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c8:	4a74      	ldr	r2, [pc, #464]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051ca:	430b      	orrs	r3, r1
 80051cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80051da:	633b      	str	r3, [r7, #48]	@ 0x30
 80051dc:	2300      	movs	r3, #0
 80051de:	637b      	str	r3, [r7, #52]	@ 0x34
 80051e0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80051e4:	460b      	mov	r3, r1
 80051e6:	4313      	orrs	r3, r2
 80051e8:	d00a      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051ea:	4b6c      	ldr	r3, [pc, #432]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ee:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80051f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051fa:	4a68      	ldr	r2, [pc, #416]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005208:	2100      	movs	r1, #0
 800520a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005212:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005216:	460b      	mov	r3, r1
 8005218:	4313      	orrs	r3, r2
 800521a:	d011      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800521c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005220:	3308      	adds	r3, #8
 8005222:	2100      	movs	r1, #0
 8005224:	4618      	mov	r0, r3
 8005226:	f000 fb79 	bl	800591c <RCCEx_PLL2_Config>
 800522a:	4603      	mov	r3, r0
 800522c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005230:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005234:	2b00      	cmp	r3, #0
 8005236:	d003      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005238:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800523c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005248:	2100      	movs	r1, #0
 800524a:	6239      	str	r1, [r7, #32]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	627b      	str	r3, [r7, #36]	@ 0x24
 8005252:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005256:	460b      	mov	r3, r1
 8005258:	4313      	orrs	r3, r2
 800525a:	d011      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800525c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005260:	3308      	adds	r3, #8
 8005262:	2101      	movs	r1, #1
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fb59 	bl	800591c <RCCEx_PLL2_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005270:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005278:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800527c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005288:	2100      	movs	r1, #0
 800528a:	61b9      	str	r1, [r7, #24]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	61fb      	str	r3, [r7, #28]
 8005292:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005296:	460b      	mov	r3, r1
 8005298:	4313      	orrs	r3, r2
 800529a:	d011      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800529c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a0:	3308      	adds	r3, #8
 80052a2:	2102      	movs	r1, #2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fb39 	bl	800591c <RCCEx_PLL2_Config>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80052b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d003      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80052c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c8:	2100      	movs	r1, #0
 80052ca:	6139      	str	r1, [r7, #16]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	617b      	str	r3, [r7, #20]
 80052d2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80052d6:	460b      	mov	r3, r1
 80052d8:	4313      	orrs	r3, r2
 80052da:	d011      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052e0:	3328      	adds	r3, #40	@ 0x28
 80052e2:	2100      	movs	r1, #0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fbcb 	bl	8005a80 <RCCEx_PLL3_Config>
 80052ea:	4603      	mov	r3, r0
 80052ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80052f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	2100      	movs	r1, #0
 800530a:	60b9      	str	r1, [r7, #8]
 800530c:	f003 0310 	and.w	r3, r3, #16
 8005310:	60fb      	str	r3, [r7, #12]
 8005312:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005316:	460b      	mov	r3, r1
 8005318:	4313      	orrs	r3, r2
 800531a:	d011      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800531c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005320:	3328      	adds	r3, #40	@ 0x28
 8005322:	2101      	movs	r1, #1
 8005324:	4618      	mov	r0, r3
 8005326:	f000 fbab 	bl	8005a80 <RCCEx_PLL3_Config>
 800532a:	4603      	mov	r3, r0
 800532c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005330:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005338:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800533c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005348:	2100      	movs	r1, #0
 800534a:	6039      	str	r1, [r7, #0]
 800534c:	f003 0320 	and.w	r3, r3, #32
 8005350:	607b      	str	r3, [r7, #4]
 8005352:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005356:	460b      	mov	r3, r1
 8005358:	4313      	orrs	r3, r2
 800535a:	d011      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800535c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005360:	3328      	adds	r3, #40	@ 0x28
 8005362:	2102      	movs	r1, #2
 8005364:	4618      	mov	r0, r3
 8005366:	f000 fb8b 	bl	8005a80 <RCCEx_PLL3_Config>
 800536a:	4603      	mov	r3, r0
 800536c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005370:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800537c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005380:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005388:	2300      	movs	r3, #0
 800538a:	e000      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
}
 800538e:	4618      	mov	r0, r3
 8005390:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005394:	46bd      	mov	sp, r7
 8005396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800539a:	bf00      	nop
 800539c:	58024400 	.word	0x58024400

080053a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80053a4:	f7fe fe00 	bl	8003fa8 <HAL_RCC_GetHCLKFreq>
 80053a8:	4602      	mov	r2, r0
 80053aa:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	091b      	lsrs	r3, r3, #4
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	4904      	ldr	r1, [pc, #16]	@ (80053c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80053b6:	5ccb      	ldrb	r3, [r1, r3]
 80053b8:	f003 031f 	and.w	r3, r3, #31
 80053bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	58024400 	.word	0x58024400
 80053c8:	08008488 	.word	0x08008488

080053cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b089      	sub	sp, #36	@ 0x24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053d4:	4ba1      	ldr	r3, [pc, #644]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d8:	f003 0303 	and.w	r3, r3, #3
 80053dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80053de:	4b9f      	ldr	r3, [pc, #636]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e2:	0b1b      	lsrs	r3, r3, #12
 80053e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80053ea:	4b9c      	ldr	r3, [pc, #624]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ee:	091b      	lsrs	r3, r3, #4
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80053f6:	4b99      	ldr	r3, [pc, #612]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fa:	08db      	lsrs	r3, r3, #3
 80053fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	fb02 f303 	mul.w	r3, r2, r3
 8005406:	ee07 3a90 	vmov	s15, r3
 800540a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800540e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 8111 	beq.w	800563c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	2b02      	cmp	r3, #2
 800541e:	f000 8083 	beq.w	8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b02      	cmp	r3, #2
 8005426:	f200 80a1 	bhi.w	800556c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d056      	beq.n	80054e4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005436:	e099      	b.n	800556c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005438:	4b88      	ldr	r3, [pc, #544]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0320 	and.w	r3, r3, #32
 8005440:	2b00      	cmp	r3, #0
 8005442:	d02d      	beq.n	80054a0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005444:	4b85      	ldr	r3, [pc, #532]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	08db      	lsrs	r3, r3, #3
 800544a:	f003 0303 	and.w	r3, r3, #3
 800544e:	4a84      	ldr	r2, [pc, #528]	@ (8005660 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005450:	fa22 f303 	lsr.w	r3, r2, r3
 8005454:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	ee07 3a90 	vmov	s15, r3
 800545c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	ee07 3a90 	vmov	s15, r3
 8005466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800546a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800546e:	4b7b      	ldr	r3, [pc, #492]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005476:	ee07 3a90 	vmov	s15, r3
 800547a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800547e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005482:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800548a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800548e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800549a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800549e:	e087      	b.n	80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	ee07 3a90 	vmov	s15, r3
 80054a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054aa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005668 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80054ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054b2:	4b6a      	ldr	r3, [pc, #424]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ba:	ee07 3a90 	vmov	s15, r3
 80054be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054c6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054e2:	e065      	b.n	80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	ee07 3a90 	vmov	s15, r3
 80054ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054f6:	4b59      	ldr	r3, [pc, #356]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054fe:	ee07 3a90 	vmov	s15, r3
 8005502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005506:	ed97 6a03 	vldr	s12, [r7, #12]
 800550a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800550e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800551a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800551e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005522:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005526:	e043      	b.n	80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	ee07 3a90 	vmov	s15, r3
 800552e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005532:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005670 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800553a:	4b48      	ldr	r3, [pc, #288]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005542:	ee07 3a90 	vmov	s15, r3
 8005546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800554a:	ed97 6a03 	vldr	s12, [r7, #12]
 800554e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800555a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800555e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800556a:	e021      	b.n	80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	ee07 3a90 	vmov	s15, r3
 8005572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005576:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800557a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800557e:	4b37      	ldr	r3, [pc, #220]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005586:	ee07 3a90 	vmov	s15, r3
 800558a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800558e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005592:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800559a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800559e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055ae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80055b0:	4b2a      	ldr	r3, [pc, #168]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b4:	0a5b      	lsrs	r3, r3, #9
 80055b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055ba:	ee07 3a90 	vmov	s15, r3
 80055be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80055ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055d6:	ee17 2a90 	vmov	r2, s15
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80055de:	4b1f      	ldr	r3, [pc, #124]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e2:	0c1b      	lsrs	r3, r3, #16
 80055e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055e8:	ee07 3a90 	vmov	s15, r3
 80055ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80055fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005600:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005604:	ee17 2a90 	vmov	r2, s15
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800560c:	4b13      	ldr	r3, [pc, #76]	@ (800565c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800560e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005610:	0e1b      	lsrs	r3, r3, #24
 8005612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800561e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005622:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005626:	edd7 6a07 	vldr	s13, [r7, #28]
 800562a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800562e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005632:	ee17 2a90 	vmov	r2, s15
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800563a:	e008      	b.n	800564e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	609a      	str	r2, [r3, #8]
}
 800564e:	bf00      	nop
 8005650:	3724      	adds	r7, #36	@ 0x24
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	58024400 	.word	0x58024400
 8005660:	03d09000 	.word	0x03d09000
 8005664:	46000000 	.word	0x46000000
 8005668:	4c742400 	.word	0x4c742400
 800566c:	4a742400 	.word	0x4a742400
 8005670:	4bbebc20 	.word	0x4bbebc20

08005674 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005674:	b480      	push	{r7}
 8005676:	b089      	sub	sp, #36	@ 0x24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800567c:	4ba1      	ldr	r3, [pc, #644]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800567e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005680:	f003 0303 	and.w	r3, r3, #3
 8005684:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005686:	4b9f      	ldr	r3, [pc, #636]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568a:	0d1b      	lsrs	r3, r3, #20
 800568c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005690:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005692:	4b9c      	ldr	r3, [pc, #624]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005696:	0a1b      	lsrs	r3, r3, #8
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800569e:	4b99      	ldr	r3, [pc, #612]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a2:	08db      	lsrs	r3, r3, #3
 80056a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	ee07 3a90 	vmov	s15, r3
 80056b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 8111 	beq.w	80058e4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	f000 8083 	beq.w	80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	f200 80a1 	bhi.w	8005814 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d056      	beq.n	800578c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80056de:	e099      	b.n	8005814 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056e0:	4b88      	ldr	r3, [pc, #544]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d02d      	beq.n	8005748 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056ec:	4b85      	ldr	r3, [pc, #532]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	08db      	lsrs	r3, r3, #3
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	4a84      	ldr	r2, [pc, #528]	@ (8005908 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80056f8:	fa22 f303 	lsr.w	r3, r2, r3
 80056fc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	ee07 3a90 	vmov	s15, r3
 8005704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005716:	4b7b      	ldr	r3, [pc, #492]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005726:	ed97 6a03 	vldr	s12, [r7, #12]
 800572a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800572e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800573e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005742:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005746:	e087      	b.n	8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	ee07 3a90 	vmov	s15, r3
 800574e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005752:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005910 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800575a:	4b6a      	ldr	r3, [pc, #424]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005762:	ee07 3a90 	vmov	s15, r3
 8005766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800576a:	ed97 6a03 	vldr	s12, [r7, #12]
 800576e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800577a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800577e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800578a:	e065      	b.n	8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	ee07 3a90 	vmov	s15, r3
 8005792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005796:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005914 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800579a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800579e:	4b59      	ldr	r3, [pc, #356]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a6:	ee07 3a90 	vmov	s15, r3
 80057aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80057b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057ce:	e043      	b.n	8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	ee07 3a90 	vmov	s15, r3
 80057d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005918 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80057de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057e2:	4b48      	ldr	r3, [pc, #288]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ea:	ee07 3a90 	vmov	s15, r3
 80057ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80057f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800580a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800580e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005812:	e021      	b.n	8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	ee07 3a90 	vmov	s15, r3
 800581a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005914 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005826:	4b37      	ldr	r3, [pc, #220]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800582e:	ee07 3a90 	vmov	s15, r3
 8005832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005836:	ed97 6a03 	vldr	s12, [r7, #12]
 800583a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800583e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800584a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800584e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005856:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005858:	4b2a      	ldr	r3, [pc, #168]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800585a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585c:	0a5b      	lsrs	r3, r3, #9
 800585e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005862:	ee07 3a90 	vmov	s15, r3
 8005866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800586e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005872:	edd7 6a07 	vldr	s13, [r7, #28]
 8005876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800587a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800587e:	ee17 2a90 	vmov	r2, s15
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005886:	4b1f      	ldr	r3, [pc, #124]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	0c1b      	lsrs	r3, r3, #16
 800588c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005890:	ee07 3a90 	vmov	s15, r3
 8005894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005898:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800589c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80058a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058ac:	ee17 2a90 	vmov	r2, s15
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80058b4:	4b13      	ldr	r3, [pc, #76]	@ (8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	0e1b      	lsrs	r3, r3, #24
 80058ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058be:	ee07 3a90 	vmov	s15, r3
 80058c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80058d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058da:	ee17 2a90 	vmov	r2, s15
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80058e2:	e008      	b.n	80058f6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	609a      	str	r2, [r3, #8]
}
 80058f6:	bf00      	nop
 80058f8:	3724      	adds	r7, #36	@ 0x24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	58024400 	.word	0x58024400
 8005908:	03d09000 	.word	0x03d09000
 800590c:	46000000 	.word	0x46000000
 8005910:	4c742400 	.word	0x4c742400
 8005914:	4a742400 	.word	0x4a742400
 8005918:	4bbebc20 	.word	0x4bbebc20

0800591c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005926:	2300      	movs	r3, #0
 8005928:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800592a:	4b53      	ldr	r3, [pc, #332]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 800592c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b03      	cmp	r3, #3
 8005934:	d101      	bne.n	800593a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e099      	b.n	8005a6e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800593a:	4b4f      	ldr	r3, [pc, #316]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a4e      	ldr	r2, [pc, #312]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005940:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005944:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005946:	f7fb fbcd 	bl	80010e4 <HAL_GetTick>
 800594a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800594c:	e008      	b.n	8005960 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800594e:	f7fb fbc9 	bl	80010e4 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e086      	b.n	8005a6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005960:	4b45      	ldr	r3, [pc, #276]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1f0      	bne.n	800594e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800596c:	4b42      	ldr	r3, [pc, #264]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	031b      	lsls	r3, r3, #12
 800597a:	493f      	ldr	r1, [pc, #252]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 800597c:	4313      	orrs	r3, r2
 800597e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	3b01      	subs	r3, #1
 8005986:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	3b01      	subs	r3, #1
 8005990:	025b      	lsls	r3, r3, #9
 8005992:	b29b      	uxth	r3, r3
 8005994:	431a      	orrs	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	3b01      	subs	r3, #1
 800599c:	041b      	lsls	r3, r3, #16
 800599e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059a2:	431a      	orrs	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	3b01      	subs	r3, #1
 80059aa:	061b      	lsls	r3, r3, #24
 80059ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059b0:	4931      	ldr	r1, [pc, #196]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80059b6:	4b30      	ldr	r3, [pc, #192]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	492d      	ldr	r1, [pc, #180]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80059c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059cc:	f023 0220 	bic.w	r2, r3, #32
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	4928      	ldr	r1, [pc, #160]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80059da:	4b27      	ldr	r3, [pc, #156]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059de:	4a26      	ldr	r2, [pc, #152]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059e0:	f023 0310 	bic.w	r3, r3, #16
 80059e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80059e6:	4b24      	ldr	r3, [pc, #144]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059ea:	4b24      	ldr	r3, [pc, #144]	@ (8005a7c <RCCEx_PLL2_Config+0x160>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	69d2      	ldr	r2, [r2, #28]
 80059f2:	00d2      	lsls	r2, r2, #3
 80059f4:	4920      	ldr	r1, [pc, #128]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80059fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 80059fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a00:	f043 0310 	orr.w	r3, r3, #16
 8005a04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d106      	bne.n	8005a1a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a10:	4a19      	ldr	r2, [pc, #100]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a12:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a18:	e00f      	b.n	8005a3a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d106      	bne.n	8005a2e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005a20:	4b15      	ldr	r3, [pc, #84]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	4a14      	ldr	r2, [pc, #80]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a2c:	e005      	b.n	8005a3a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005a2e:	4b12      	ldr	r3, [pc, #72]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a32:	4a11      	ldr	r2, [pc, #68]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a40:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a46:	f7fb fb4d 	bl	80010e4 <HAL_GetTick>
 8005a4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a4c:	e008      	b.n	8005a60 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a4e:	f7fb fb49 	bl	80010e4 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e006      	b.n	8005a6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a60:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <RCCEx_PLL2_Config+0x15c>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0f0      	beq.n	8005a4e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	58024400 	.word	0x58024400
 8005a7c:	ffff0007 	.word	0xffff0007

08005a80 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a8e:	4b53      	ldr	r3, [pc, #332]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d101      	bne.n	8005a9e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e099      	b.n	8005bd2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a9e:	4b4f      	ldr	r3, [pc, #316]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a4e      	ldr	r2, [pc, #312]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005aa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aaa:	f7fb fb1b 	bl	80010e4 <HAL_GetTick>
 8005aae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ab0:	e008      	b.n	8005ac4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005ab2:	f7fb fb17 	bl	80010e4 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d901      	bls.n	8005ac4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e086      	b.n	8005bd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ac4:	4b45      	ldr	r3, [pc, #276]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1f0      	bne.n	8005ab2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005ad0:	4b42      	ldr	r3, [pc, #264]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	051b      	lsls	r3, r3, #20
 8005ade:	493f      	ldr	r1, [pc, #252]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	3b01      	subs	r3, #1
 8005af4:	025b      	lsls	r3, r3, #9
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	041b      	lsls	r3, r3, #16
 8005b02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005b06:	431a      	orrs	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	061b      	lsls	r3, r3, #24
 8005b10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b14:	4931      	ldr	r1, [pc, #196]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005b1a:	4b30      	ldr	r3, [pc, #192]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	492d      	ldr	r1, [pc, #180]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b30:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	4928      	ldr	r1, [pc, #160]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005b3e:	4b27      	ldr	r3, [pc, #156]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b42:	4a26      	ldr	r2, [pc, #152]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b4a:	4b24      	ldr	r3, [pc, #144]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b4e:	4b24      	ldr	r3, [pc, #144]	@ (8005be0 <RCCEx_PLL3_Config+0x160>)
 8005b50:	4013      	ands	r3, r2
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	69d2      	ldr	r2, [r2, #28]
 8005b56:	00d2      	lsls	r2, r2, #3
 8005b58:	4920      	ldr	r1, [pc, #128]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b62:	4a1e      	ldr	r2, [pc, #120]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d106      	bne.n	8005b7e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b70:	4b1a      	ldr	r3, [pc, #104]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b74:	4a19      	ldr	r2, [pc, #100]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b7c:	e00f      	b.n	8005b9e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d106      	bne.n	8005b92 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b84:	4b15      	ldr	r3, [pc, #84]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b88:	4a14      	ldr	r2, [pc, #80]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b8a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b90:	e005      	b.n	8005b9e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b92:	4b12      	ldr	r3, [pc, #72]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b96:	4a11      	ldr	r2, [pc, #68]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005b98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ba8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005baa:	f7fb fa9b 	bl	80010e4 <HAL_GetTick>
 8005bae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005bb0:	e008      	b.n	8005bc4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005bb2:	f7fb fa97 	bl	80010e4 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e006      	b.n	8005bd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005bc4:	4b05      	ldr	r3, [pc, #20]	@ (8005bdc <RCCEx_PLL3_Config+0x15c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d0f0      	beq.n	8005bb2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	58024400 	.word	0x58024400
 8005be0:	ffff0007 	.word	0xffff0007

08005be4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b086      	sub	sp, #24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e08f      	b.n	8005d18 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d106      	bne.n	8005c12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7fa ff67 	bl	8000ae0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6899      	ldr	r1, [r3, #8]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	4b3e      	ldr	r3, [pc, #248]	@ (8005d20 <HAL_TIM_Encoder_Init+0x13c>)
 8005c26:	400b      	ands	r3, r1
 8005c28:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	3304      	adds	r3, #4
 8005c32:	4619      	mov	r1, r3
 8005c34:	4610      	mov	r0, r2
 8005c36:	f000 f909 	bl	8005e4c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	4b31      	ldr	r3, [pc, #196]	@ (8005d24 <HAL_TIM_Encoder_Init+0x140>)
 8005c60:	4013      	ands	r3, r2
 8005c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	021b      	lsls	r3, r3, #8
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4b2b      	ldr	r3, [pc, #172]	@ (8005d28 <HAL_TIM_Encoder_Init+0x144>)
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	4b2a      	ldr	r3, [pc, #168]	@ (8005d2c <HAL_TIM_Encoder_Init+0x148>)
 8005c82:	4013      	ands	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	021b      	lsls	r3, r3, #8
 8005c90:	4313      	orrs	r3, r2
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	011a      	lsls	r2, r3, #4
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	031b      	lsls	r3, r3, #12
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005cb2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005cba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	fffebff8 	.word	0xfffebff8
 8005d24:	fffffcfc 	.word	0xfffffcfc
 8005d28:	fffff3f3 	.word	0xfffff3f3
 8005d2c:	ffff0f0f 	.word	0xffff0f0f

08005d30 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d40:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d48:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d50:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d58:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d110      	bne.n	8005d82 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d102      	bne.n	8005d6c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d66:	7b7b      	ldrb	r3, [r7, #13]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d001      	beq.n	8005d70 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e069      	b.n	8005e44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d80:	e031      	b.n	8005de6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d110      	bne.n	8005daa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d88:	7bbb      	ldrb	r3, [r7, #14]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d102      	bne.n	8005d94 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d8e:	7b3b      	ldrb	r3, [r7, #12]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d001      	beq.n	8005d98 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e055      	b.n	8005e44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005da8:	e01d      	b.n	8005de6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d108      	bne.n	8005dc2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005db0:	7bbb      	ldrb	r3, [r7, #14]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d105      	bne.n	8005dc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005db6:	7b7b      	ldrb	r3, [r7, #13]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d102      	bne.n	8005dc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dbc:	7b3b      	ldrb	r3, [r7, #12]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d001      	beq.n	8005dc6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e03e      	b.n	8005e44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2202      	movs	r2, #2
 8005dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2202      	movs	r2, #2
 8005de2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <HAL_TIM_Encoder_Start+0xc4>
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d008      	beq.n	8005e04 <HAL_TIM_Encoder_Start+0xd4>
 8005df2:	e00f      	b.n	8005e14 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 f8d1 	bl	8005fa4 <TIM_CCxChannelCmd>
      break;
 8005e02:	e016      	b.n	8005e32 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	2104      	movs	r1, #4
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f000 f8c9 	bl	8005fa4 <TIM_CCxChannelCmd>
      break;
 8005e12:	e00e      	b.n	8005e32 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 f8c1 	bl	8005fa4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2201      	movs	r2, #1
 8005e28:	2104      	movs	r1, #4
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 f8ba 	bl	8005fa4 <TIM_CCxChannelCmd>
      break;
 8005e30:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f042 0201 	orr.w	r2, r2, #1
 8005e40:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a47      	ldr	r2, [pc, #284]	@ (8005f7c <TIM_Base_SetConfig+0x130>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d013      	beq.n	8005e8c <TIM_Base_SetConfig+0x40>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e6a:	d00f      	beq.n	8005e8c <TIM_Base_SetConfig+0x40>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a44      	ldr	r2, [pc, #272]	@ (8005f80 <TIM_Base_SetConfig+0x134>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00b      	beq.n	8005e8c <TIM_Base_SetConfig+0x40>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a43      	ldr	r2, [pc, #268]	@ (8005f84 <TIM_Base_SetConfig+0x138>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d007      	beq.n	8005e8c <TIM_Base_SetConfig+0x40>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a42      	ldr	r2, [pc, #264]	@ (8005f88 <TIM_Base_SetConfig+0x13c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d003      	beq.n	8005e8c <TIM_Base_SetConfig+0x40>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a41      	ldr	r2, [pc, #260]	@ (8005f8c <TIM_Base_SetConfig+0x140>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d108      	bne.n	8005e9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	68fa      	ldr	r2, [r7, #12]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a36      	ldr	r2, [pc, #216]	@ (8005f7c <TIM_Base_SetConfig+0x130>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d027      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eac:	d023      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a33      	ldr	r2, [pc, #204]	@ (8005f80 <TIM_Base_SetConfig+0x134>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d01f      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a32      	ldr	r2, [pc, #200]	@ (8005f84 <TIM_Base_SetConfig+0x138>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d01b      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a31      	ldr	r2, [pc, #196]	@ (8005f88 <TIM_Base_SetConfig+0x13c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d017      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a30      	ldr	r2, [pc, #192]	@ (8005f8c <TIM_Base_SetConfig+0x140>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d013      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a2f      	ldr	r2, [pc, #188]	@ (8005f90 <TIM_Base_SetConfig+0x144>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d00f      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a2e      	ldr	r2, [pc, #184]	@ (8005f94 <TIM_Base_SetConfig+0x148>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00b      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f98 <TIM_Base_SetConfig+0x14c>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d007      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a2c      	ldr	r2, [pc, #176]	@ (8005f9c <TIM_Base_SetConfig+0x150>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d003      	beq.n	8005ef6 <TIM_Base_SetConfig+0xaa>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a2b      	ldr	r2, [pc, #172]	@ (8005fa0 <TIM_Base_SetConfig+0x154>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d108      	bne.n	8005f08 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	689a      	ldr	r2, [r3, #8]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a14      	ldr	r2, [pc, #80]	@ (8005f7c <TIM_Base_SetConfig+0x130>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_Base_SetConfig+0x102>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a16      	ldr	r2, [pc, #88]	@ (8005f8c <TIM_Base_SetConfig+0x140>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_Base_SetConfig+0x102>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a15      	ldr	r2, [pc, #84]	@ (8005f90 <TIM_Base_SetConfig+0x144>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_Base_SetConfig+0x102>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a14      	ldr	r2, [pc, #80]	@ (8005f94 <TIM_Base_SetConfig+0x148>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_Base_SetConfig+0x102>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a13      	ldr	r2, [pc, #76]	@ (8005f98 <TIM_Base_SetConfig+0x14c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d103      	bne.n	8005f56 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	691a      	ldr	r2, [r3, #16]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f043 0204 	orr.w	r2, r3, #4
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	601a      	str	r2, [r3, #0]
}
 8005f6e:	bf00      	nop
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	40010000 	.word	0x40010000
 8005f80:	40000400 	.word	0x40000400
 8005f84:	40000800 	.word	0x40000800
 8005f88:	40000c00 	.word	0x40000c00
 8005f8c:	40010400 	.word	0x40010400
 8005f90:	40014000 	.word	0x40014000
 8005f94:	40014400 	.word	0x40014400
 8005f98:	40014800 	.word	0x40014800
 8005f9c:	4000e000 	.word	0x4000e000
 8005fa0:	4000e400 	.word	0x4000e400

08005fa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f003 031f 	and.w	r3, r3, #31
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1a      	ldr	r2, [r3, #32]
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	43db      	mvns	r3, r3
 8005fc6:	401a      	ands	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a1a      	ldr	r2, [r3, #32]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 031f 	and.w	r3, r3, #31
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	621a      	str	r2, [r3, #32]
}
 8005fe2:	bf00      	nop
 8005fe4:	371c      	adds	r7, #28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
	...

08005ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006000:	2b01      	cmp	r3, #1
 8006002:	d101      	bne.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006004:	2302      	movs	r3, #2
 8006006:	e077      	b.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a35      	ldr	r2, [pc, #212]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d004      	beq.n	800603c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a34      	ldr	r2, [pc, #208]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d108      	bne.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006042:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006054:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a25      	ldr	r2, [pc, #148]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d02c      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607a:	d027      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a22      	ldr	r2, [pc, #136]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d022      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a21      	ldr	r2, [pc, #132]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d01d      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1f      	ldr	r2, [pc, #124]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d018      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1a      	ldr	r2, [pc, #104]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d013      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00e      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1a      	ldr	r2, [pc, #104]	@ (800611c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d009      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a18      	ldr	r2, [pc, #96]	@ (8006120 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d004      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a17      	ldr	r2, [pc, #92]	@ (8006124 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d10c      	bne.n	80060e6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	40010000 	.word	0x40010000
 8006108:	40010400 	.word	0x40010400
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40001800 	.word	0x40001800
 800611c:	40014000 	.word	0x40014000
 8006120:	4000e000 	.word	0x4000e000
 8006124:	4000e400 	.word	0x4000e400

08006128 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e042      	b.n	80061c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006140:	2b00      	cmp	r3, #0
 8006142:	d106      	bne.n	8006152 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7fa fd43 	bl	8000bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2224      	movs	r2, #36	@ 0x24
 8006156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 ff22 	bl	8006fbc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f8b3 	bl	80062e4 <UART_SetConfig>
 800617e:	4603      	mov	r3, r0
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e01b      	b.n	80061c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006196:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689a      	ldr	r2, [r3, #8]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f042 0201 	orr.w	r2, r2, #1
 80061b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 ffa1 	bl	8007100 <UART_CheckIdleState>
 80061be:	4603      	mov	r3, r0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3708      	adds	r7, #8
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08a      	sub	sp, #40	@ 0x28
 80061cc:	af02      	add	r7, sp, #8
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	603b      	str	r3, [r7, #0]
 80061d4:	4613      	mov	r3, r2
 80061d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d17b      	bne.n	80062da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <HAL_UART_Transmit+0x26>
 80061e8:	88fb      	ldrh	r3, [r7, #6]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e074      	b.n	80062dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2221      	movs	r2, #33	@ 0x21
 80061fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006202:	f7fa ff6f 	bl	80010e4 <HAL_GetTick>
 8006206:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	88fa      	ldrh	r2, [r7, #6]
 800620c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	88fa      	ldrh	r2, [r7, #6]
 8006214:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006220:	d108      	bne.n	8006234 <HAL_UART_Transmit+0x6c>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d104      	bne.n	8006234 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800622a:	2300      	movs	r3, #0
 800622c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	61bb      	str	r3, [r7, #24]
 8006232:	e003      	b.n	800623c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006238:	2300      	movs	r3, #0
 800623a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800623c:	e030      	b.n	80062a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	9300      	str	r3, [sp, #0]
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2200      	movs	r2, #0
 8006246:	2180      	movs	r1, #128	@ 0x80
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f001 f803 	bl	8007254 <UART_WaitOnFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d005      	beq.n	8006260 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e03d      	b.n	80062dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10b      	bne.n	800627e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006274:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	3302      	adds	r3, #2
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	e007      	b.n	800628e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	781a      	ldrb	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	3301      	adds	r3, #1
 800628c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29a      	uxth	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1c8      	bne.n	800623e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2200      	movs	r2, #0
 80062b4:	2140      	movs	r1, #64	@ 0x40
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 ffcc 	bl	8007254 <UART_WaitOnFlagUntilTimeout>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d005      	beq.n	80062ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e006      	b.n	80062dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2220      	movs	r2, #32
 80062d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	e000      	b.n	80062dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80062da:	2302      	movs	r3, #2
  }
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3720      	adds	r7, #32
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062e8:	b092      	sub	sp, #72	@ 0x48
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062ee:	2300      	movs	r3, #0
 80062f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	431a      	orrs	r2, r3
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	431a      	orrs	r2, r3
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	4313      	orrs	r3, r2
 800630a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	4bbe      	ldr	r3, [pc, #760]	@ (800660c <UART_SetConfig+0x328>)
 8006314:	4013      	ands	r3, r2
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800631c:	430b      	orrs	r3, r1
 800631e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4ab3      	ldr	r2, [pc, #716]	@ (8006610 <UART_SetConfig+0x32c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d004      	beq.n	8006350 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800634c:	4313      	orrs	r3, r2
 800634e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	689a      	ldr	r2, [r3, #8]
 8006356:	4baf      	ldr	r3, [pc, #700]	@ (8006614 <UART_SetConfig+0x330>)
 8006358:	4013      	ands	r3, r2
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	6812      	ldr	r2, [r2, #0]
 800635e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006360:	430b      	orrs	r3, r1
 8006362:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636a:	f023 010f 	bic.w	r1, r3, #15
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4aa6      	ldr	r2, [pc, #664]	@ (8006618 <UART_SetConfig+0x334>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d177      	bne.n	8006474 <UART_SetConfig+0x190>
 8006384:	4ba5      	ldr	r3, [pc, #660]	@ (800661c <UART_SetConfig+0x338>)
 8006386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006388:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800638c:	2b28      	cmp	r3, #40	@ 0x28
 800638e:	d86d      	bhi.n	800646c <UART_SetConfig+0x188>
 8006390:	a201      	add	r2, pc, #4	@ (adr r2, 8006398 <UART_SetConfig+0xb4>)
 8006392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006396:	bf00      	nop
 8006398:	0800643d 	.word	0x0800643d
 800639c:	0800646d 	.word	0x0800646d
 80063a0:	0800646d 	.word	0x0800646d
 80063a4:	0800646d 	.word	0x0800646d
 80063a8:	0800646d 	.word	0x0800646d
 80063ac:	0800646d 	.word	0x0800646d
 80063b0:	0800646d 	.word	0x0800646d
 80063b4:	0800646d 	.word	0x0800646d
 80063b8:	08006445 	.word	0x08006445
 80063bc:	0800646d 	.word	0x0800646d
 80063c0:	0800646d 	.word	0x0800646d
 80063c4:	0800646d 	.word	0x0800646d
 80063c8:	0800646d 	.word	0x0800646d
 80063cc:	0800646d 	.word	0x0800646d
 80063d0:	0800646d 	.word	0x0800646d
 80063d4:	0800646d 	.word	0x0800646d
 80063d8:	0800644d 	.word	0x0800644d
 80063dc:	0800646d 	.word	0x0800646d
 80063e0:	0800646d 	.word	0x0800646d
 80063e4:	0800646d 	.word	0x0800646d
 80063e8:	0800646d 	.word	0x0800646d
 80063ec:	0800646d 	.word	0x0800646d
 80063f0:	0800646d 	.word	0x0800646d
 80063f4:	0800646d 	.word	0x0800646d
 80063f8:	08006455 	.word	0x08006455
 80063fc:	0800646d 	.word	0x0800646d
 8006400:	0800646d 	.word	0x0800646d
 8006404:	0800646d 	.word	0x0800646d
 8006408:	0800646d 	.word	0x0800646d
 800640c:	0800646d 	.word	0x0800646d
 8006410:	0800646d 	.word	0x0800646d
 8006414:	0800646d 	.word	0x0800646d
 8006418:	0800645d 	.word	0x0800645d
 800641c:	0800646d 	.word	0x0800646d
 8006420:	0800646d 	.word	0x0800646d
 8006424:	0800646d 	.word	0x0800646d
 8006428:	0800646d 	.word	0x0800646d
 800642c:	0800646d 	.word	0x0800646d
 8006430:	0800646d 	.word	0x0800646d
 8006434:	0800646d 	.word	0x0800646d
 8006438:	08006465 	.word	0x08006465
 800643c:	2301      	movs	r3, #1
 800643e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006442:	e326      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006444:	2304      	movs	r3, #4
 8006446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644a:	e322      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800644c:	2308      	movs	r3, #8
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e31e      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006454:	2310      	movs	r3, #16
 8006456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645a:	e31a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800645c:	2320      	movs	r3, #32
 800645e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006462:	e316      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006464:	2340      	movs	r3, #64	@ 0x40
 8006466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646a:	e312      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800646c:	2380      	movs	r3, #128	@ 0x80
 800646e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006472:	e30e      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a69      	ldr	r2, [pc, #420]	@ (8006620 <UART_SetConfig+0x33c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d130      	bne.n	80064e0 <UART_SetConfig+0x1fc>
 800647e:	4b67      	ldr	r3, [pc, #412]	@ (800661c <UART_SetConfig+0x338>)
 8006480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006482:	f003 0307 	and.w	r3, r3, #7
 8006486:	2b05      	cmp	r3, #5
 8006488:	d826      	bhi.n	80064d8 <UART_SetConfig+0x1f4>
 800648a:	a201      	add	r2, pc, #4	@ (adr r2, 8006490 <UART_SetConfig+0x1ac>)
 800648c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006490:	080064a9 	.word	0x080064a9
 8006494:	080064b1 	.word	0x080064b1
 8006498:	080064b9 	.word	0x080064b9
 800649c:	080064c1 	.word	0x080064c1
 80064a0:	080064c9 	.word	0x080064c9
 80064a4:	080064d1 	.word	0x080064d1
 80064a8:	2300      	movs	r3, #0
 80064aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ae:	e2f0      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064b0:	2304      	movs	r3, #4
 80064b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064b6:	e2ec      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064b8:	2308      	movs	r3, #8
 80064ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064be:	e2e8      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064c0:	2310      	movs	r3, #16
 80064c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c6:	e2e4      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064c8:	2320      	movs	r3, #32
 80064ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ce:	e2e0      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064d0:	2340      	movs	r3, #64	@ 0x40
 80064d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064d6:	e2dc      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064d8:	2380      	movs	r3, #128	@ 0x80
 80064da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064de:	e2d8      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a4f      	ldr	r2, [pc, #316]	@ (8006624 <UART_SetConfig+0x340>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d130      	bne.n	800654c <UART_SetConfig+0x268>
 80064ea:	4b4c      	ldr	r3, [pc, #304]	@ (800661c <UART_SetConfig+0x338>)
 80064ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ee:	f003 0307 	and.w	r3, r3, #7
 80064f2:	2b05      	cmp	r3, #5
 80064f4:	d826      	bhi.n	8006544 <UART_SetConfig+0x260>
 80064f6:	a201      	add	r2, pc, #4	@ (adr r2, 80064fc <UART_SetConfig+0x218>)
 80064f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fc:	08006515 	.word	0x08006515
 8006500:	0800651d 	.word	0x0800651d
 8006504:	08006525 	.word	0x08006525
 8006508:	0800652d 	.word	0x0800652d
 800650c:	08006535 	.word	0x08006535
 8006510:	0800653d 	.word	0x0800653d
 8006514:	2300      	movs	r3, #0
 8006516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800651a:	e2ba      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800651c:	2304      	movs	r3, #4
 800651e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006522:	e2b6      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006524:	2308      	movs	r3, #8
 8006526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800652a:	e2b2      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800652c:	2310      	movs	r3, #16
 800652e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006532:	e2ae      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006534:	2320      	movs	r3, #32
 8006536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800653a:	e2aa      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800653c:	2340      	movs	r3, #64	@ 0x40
 800653e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006542:	e2a6      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006544:	2380      	movs	r3, #128	@ 0x80
 8006546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800654a:	e2a2      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a35      	ldr	r2, [pc, #212]	@ (8006628 <UART_SetConfig+0x344>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d130      	bne.n	80065b8 <UART_SetConfig+0x2d4>
 8006556:	4b31      	ldr	r3, [pc, #196]	@ (800661c <UART_SetConfig+0x338>)
 8006558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800655a:	f003 0307 	and.w	r3, r3, #7
 800655e:	2b05      	cmp	r3, #5
 8006560:	d826      	bhi.n	80065b0 <UART_SetConfig+0x2cc>
 8006562:	a201      	add	r2, pc, #4	@ (adr r2, 8006568 <UART_SetConfig+0x284>)
 8006564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006568:	08006581 	.word	0x08006581
 800656c:	08006589 	.word	0x08006589
 8006570:	08006591 	.word	0x08006591
 8006574:	08006599 	.word	0x08006599
 8006578:	080065a1 	.word	0x080065a1
 800657c:	080065a9 	.word	0x080065a9
 8006580:	2300      	movs	r3, #0
 8006582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006586:	e284      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006588:	2304      	movs	r3, #4
 800658a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800658e:	e280      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006590:	2308      	movs	r3, #8
 8006592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006596:	e27c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006598:	2310      	movs	r3, #16
 800659a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800659e:	e278      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065a0:	2320      	movs	r3, #32
 80065a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065a6:	e274      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065a8:	2340      	movs	r3, #64	@ 0x40
 80065aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ae:	e270      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065b0:	2380      	movs	r3, #128	@ 0x80
 80065b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b6:	e26c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a1b      	ldr	r2, [pc, #108]	@ (800662c <UART_SetConfig+0x348>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d142      	bne.n	8006648 <UART_SetConfig+0x364>
 80065c2:	4b16      	ldr	r3, [pc, #88]	@ (800661c <UART_SetConfig+0x338>)
 80065c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c6:	f003 0307 	and.w	r3, r3, #7
 80065ca:	2b05      	cmp	r3, #5
 80065cc:	d838      	bhi.n	8006640 <UART_SetConfig+0x35c>
 80065ce:	a201      	add	r2, pc, #4	@ (adr r2, 80065d4 <UART_SetConfig+0x2f0>)
 80065d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d4:	080065ed 	.word	0x080065ed
 80065d8:	080065f5 	.word	0x080065f5
 80065dc:	080065fd 	.word	0x080065fd
 80065e0:	08006605 	.word	0x08006605
 80065e4:	08006631 	.word	0x08006631
 80065e8:	08006639 	.word	0x08006639
 80065ec:	2300      	movs	r3, #0
 80065ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065f2:	e24e      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065f4:	2304      	movs	r3, #4
 80065f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065fa:	e24a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80065fc:	2308      	movs	r3, #8
 80065fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006602:	e246      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006604:	2310      	movs	r3, #16
 8006606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800660a:	e242      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800660c:	cfff69f3 	.word	0xcfff69f3
 8006610:	58000c00 	.word	0x58000c00
 8006614:	11fff4ff 	.word	0x11fff4ff
 8006618:	40011000 	.word	0x40011000
 800661c:	58024400 	.word	0x58024400
 8006620:	40004400 	.word	0x40004400
 8006624:	40004800 	.word	0x40004800
 8006628:	40004c00 	.word	0x40004c00
 800662c:	40005000 	.word	0x40005000
 8006630:	2320      	movs	r3, #32
 8006632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006636:	e22c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006638:	2340      	movs	r3, #64	@ 0x40
 800663a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663e:	e228      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006640:	2380      	movs	r3, #128	@ 0x80
 8006642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006646:	e224      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4ab1      	ldr	r2, [pc, #708]	@ (8006914 <UART_SetConfig+0x630>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d176      	bne.n	8006740 <UART_SetConfig+0x45c>
 8006652:	4bb1      	ldr	r3, [pc, #708]	@ (8006918 <UART_SetConfig+0x634>)
 8006654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006656:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800665a:	2b28      	cmp	r3, #40	@ 0x28
 800665c:	d86c      	bhi.n	8006738 <UART_SetConfig+0x454>
 800665e:	a201      	add	r2, pc, #4	@ (adr r2, 8006664 <UART_SetConfig+0x380>)
 8006660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006664:	08006709 	.word	0x08006709
 8006668:	08006739 	.word	0x08006739
 800666c:	08006739 	.word	0x08006739
 8006670:	08006739 	.word	0x08006739
 8006674:	08006739 	.word	0x08006739
 8006678:	08006739 	.word	0x08006739
 800667c:	08006739 	.word	0x08006739
 8006680:	08006739 	.word	0x08006739
 8006684:	08006711 	.word	0x08006711
 8006688:	08006739 	.word	0x08006739
 800668c:	08006739 	.word	0x08006739
 8006690:	08006739 	.word	0x08006739
 8006694:	08006739 	.word	0x08006739
 8006698:	08006739 	.word	0x08006739
 800669c:	08006739 	.word	0x08006739
 80066a0:	08006739 	.word	0x08006739
 80066a4:	08006719 	.word	0x08006719
 80066a8:	08006739 	.word	0x08006739
 80066ac:	08006739 	.word	0x08006739
 80066b0:	08006739 	.word	0x08006739
 80066b4:	08006739 	.word	0x08006739
 80066b8:	08006739 	.word	0x08006739
 80066bc:	08006739 	.word	0x08006739
 80066c0:	08006739 	.word	0x08006739
 80066c4:	08006721 	.word	0x08006721
 80066c8:	08006739 	.word	0x08006739
 80066cc:	08006739 	.word	0x08006739
 80066d0:	08006739 	.word	0x08006739
 80066d4:	08006739 	.word	0x08006739
 80066d8:	08006739 	.word	0x08006739
 80066dc:	08006739 	.word	0x08006739
 80066e0:	08006739 	.word	0x08006739
 80066e4:	08006729 	.word	0x08006729
 80066e8:	08006739 	.word	0x08006739
 80066ec:	08006739 	.word	0x08006739
 80066f0:	08006739 	.word	0x08006739
 80066f4:	08006739 	.word	0x08006739
 80066f8:	08006739 	.word	0x08006739
 80066fc:	08006739 	.word	0x08006739
 8006700:	08006739 	.word	0x08006739
 8006704:	08006731 	.word	0x08006731
 8006708:	2301      	movs	r3, #1
 800670a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800670e:	e1c0      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006710:	2304      	movs	r3, #4
 8006712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006716:	e1bc      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006718:	2308      	movs	r3, #8
 800671a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800671e:	e1b8      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006720:	2310      	movs	r3, #16
 8006722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006726:	e1b4      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006728:	2320      	movs	r3, #32
 800672a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800672e:	e1b0      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006730:	2340      	movs	r3, #64	@ 0x40
 8006732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006736:	e1ac      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006738:	2380      	movs	r3, #128	@ 0x80
 800673a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800673e:	e1a8      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a75      	ldr	r2, [pc, #468]	@ (800691c <UART_SetConfig+0x638>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d130      	bne.n	80067ac <UART_SetConfig+0x4c8>
 800674a:	4b73      	ldr	r3, [pc, #460]	@ (8006918 <UART_SetConfig+0x634>)
 800674c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674e:	f003 0307 	and.w	r3, r3, #7
 8006752:	2b05      	cmp	r3, #5
 8006754:	d826      	bhi.n	80067a4 <UART_SetConfig+0x4c0>
 8006756:	a201      	add	r2, pc, #4	@ (adr r2, 800675c <UART_SetConfig+0x478>)
 8006758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675c:	08006775 	.word	0x08006775
 8006760:	0800677d 	.word	0x0800677d
 8006764:	08006785 	.word	0x08006785
 8006768:	0800678d 	.word	0x0800678d
 800676c:	08006795 	.word	0x08006795
 8006770:	0800679d 	.word	0x0800679d
 8006774:	2300      	movs	r3, #0
 8006776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800677a:	e18a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800677c:	2304      	movs	r3, #4
 800677e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006782:	e186      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006784:	2308      	movs	r3, #8
 8006786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800678a:	e182      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800678c:	2310      	movs	r3, #16
 800678e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006792:	e17e      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006794:	2320      	movs	r3, #32
 8006796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800679a:	e17a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800679c:	2340      	movs	r3, #64	@ 0x40
 800679e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067a2:	e176      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80067a4:	2380      	movs	r3, #128	@ 0x80
 80067a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067aa:	e172      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a5b      	ldr	r2, [pc, #364]	@ (8006920 <UART_SetConfig+0x63c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d130      	bne.n	8006818 <UART_SetConfig+0x534>
 80067b6:	4b58      	ldr	r3, [pc, #352]	@ (8006918 <UART_SetConfig+0x634>)
 80067b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ba:	f003 0307 	and.w	r3, r3, #7
 80067be:	2b05      	cmp	r3, #5
 80067c0:	d826      	bhi.n	8006810 <UART_SetConfig+0x52c>
 80067c2:	a201      	add	r2, pc, #4	@ (adr r2, 80067c8 <UART_SetConfig+0x4e4>)
 80067c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c8:	080067e1 	.word	0x080067e1
 80067cc:	080067e9 	.word	0x080067e9
 80067d0:	080067f1 	.word	0x080067f1
 80067d4:	080067f9 	.word	0x080067f9
 80067d8:	08006801 	.word	0x08006801
 80067dc:	08006809 	.word	0x08006809
 80067e0:	2300      	movs	r3, #0
 80067e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067e6:	e154      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80067e8:	2304      	movs	r3, #4
 80067ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ee:	e150      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80067f0:	2308      	movs	r3, #8
 80067f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067f6:	e14c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80067f8:	2310      	movs	r3, #16
 80067fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067fe:	e148      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006800:	2320      	movs	r3, #32
 8006802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006806:	e144      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006808:	2340      	movs	r3, #64	@ 0x40
 800680a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800680e:	e140      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006810:	2380      	movs	r3, #128	@ 0x80
 8006812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006816:	e13c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a41      	ldr	r2, [pc, #260]	@ (8006924 <UART_SetConfig+0x640>)
 800681e:	4293      	cmp	r3, r2
 8006820:	f040 8082 	bne.w	8006928 <UART_SetConfig+0x644>
 8006824:	4b3c      	ldr	r3, [pc, #240]	@ (8006918 <UART_SetConfig+0x634>)
 8006826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006828:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800682c:	2b28      	cmp	r3, #40	@ 0x28
 800682e:	d86d      	bhi.n	800690c <UART_SetConfig+0x628>
 8006830:	a201      	add	r2, pc, #4	@ (adr r2, 8006838 <UART_SetConfig+0x554>)
 8006832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006836:	bf00      	nop
 8006838:	080068dd 	.word	0x080068dd
 800683c:	0800690d 	.word	0x0800690d
 8006840:	0800690d 	.word	0x0800690d
 8006844:	0800690d 	.word	0x0800690d
 8006848:	0800690d 	.word	0x0800690d
 800684c:	0800690d 	.word	0x0800690d
 8006850:	0800690d 	.word	0x0800690d
 8006854:	0800690d 	.word	0x0800690d
 8006858:	080068e5 	.word	0x080068e5
 800685c:	0800690d 	.word	0x0800690d
 8006860:	0800690d 	.word	0x0800690d
 8006864:	0800690d 	.word	0x0800690d
 8006868:	0800690d 	.word	0x0800690d
 800686c:	0800690d 	.word	0x0800690d
 8006870:	0800690d 	.word	0x0800690d
 8006874:	0800690d 	.word	0x0800690d
 8006878:	080068ed 	.word	0x080068ed
 800687c:	0800690d 	.word	0x0800690d
 8006880:	0800690d 	.word	0x0800690d
 8006884:	0800690d 	.word	0x0800690d
 8006888:	0800690d 	.word	0x0800690d
 800688c:	0800690d 	.word	0x0800690d
 8006890:	0800690d 	.word	0x0800690d
 8006894:	0800690d 	.word	0x0800690d
 8006898:	080068f5 	.word	0x080068f5
 800689c:	0800690d 	.word	0x0800690d
 80068a0:	0800690d 	.word	0x0800690d
 80068a4:	0800690d 	.word	0x0800690d
 80068a8:	0800690d 	.word	0x0800690d
 80068ac:	0800690d 	.word	0x0800690d
 80068b0:	0800690d 	.word	0x0800690d
 80068b4:	0800690d 	.word	0x0800690d
 80068b8:	080068fd 	.word	0x080068fd
 80068bc:	0800690d 	.word	0x0800690d
 80068c0:	0800690d 	.word	0x0800690d
 80068c4:	0800690d 	.word	0x0800690d
 80068c8:	0800690d 	.word	0x0800690d
 80068cc:	0800690d 	.word	0x0800690d
 80068d0:	0800690d 	.word	0x0800690d
 80068d4:	0800690d 	.word	0x0800690d
 80068d8:	08006905 	.word	0x08006905
 80068dc:	2301      	movs	r3, #1
 80068de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e2:	e0d6      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80068e4:	2304      	movs	r3, #4
 80068e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ea:	e0d2      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80068ec:	2308      	movs	r3, #8
 80068ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f2:	e0ce      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80068f4:	2310      	movs	r3, #16
 80068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fa:	e0ca      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80068fc:	2320      	movs	r3, #32
 80068fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006902:	e0c6      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006904:	2340      	movs	r3, #64	@ 0x40
 8006906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800690a:	e0c2      	b.n	8006a92 <UART_SetConfig+0x7ae>
 800690c:	2380      	movs	r3, #128	@ 0x80
 800690e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006912:	e0be      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006914:	40011400 	.word	0x40011400
 8006918:	58024400 	.word	0x58024400
 800691c:	40007800 	.word	0x40007800
 8006920:	40007c00 	.word	0x40007c00
 8006924:	40011800 	.word	0x40011800
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4aad      	ldr	r2, [pc, #692]	@ (8006be4 <UART_SetConfig+0x900>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d176      	bne.n	8006a20 <UART_SetConfig+0x73c>
 8006932:	4bad      	ldr	r3, [pc, #692]	@ (8006be8 <UART_SetConfig+0x904>)
 8006934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006936:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800693a:	2b28      	cmp	r3, #40	@ 0x28
 800693c:	d86c      	bhi.n	8006a18 <UART_SetConfig+0x734>
 800693e:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <UART_SetConfig+0x660>)
 8006940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006944:	080069e9 	.word	0x080069e9
 8006948:	08006a19 	.word	0x08006a19
 800694c:	08006a19 	.word	0x08006a19
 8006950:	08006a19 	.word	0x08006a19
 8006954:	08006a19 	.word	0x08006a19
 8006958:	08006a19 	.word	0x08006a19
 800695c:	08006a19 	.word	0x08006a19
 8006960:	08006a19 	.word	0x08006a19
 8006964:	080069f1 	.word	0x080069f1
 8006968:	08006a19 	.word	0x08006a19
 800696c:	08006a19 	.word	0x08006a19
 8006970:	08006a19 	.word	0x08006a19
 8006974:	08006a19 	.word	0x08006a19
 8006978:	08006a19 	.word	0x08006a19
 800697c:	08006a19 	.word	0x08006a19
 8006980:	08006a19 	.word	0x08006a19
 8006984:	080069f9 	.word	0x080069f9
 8006988:	08006a19 	.word	0x08006a19
 800698c:	08006a19 	.word	0x08006a19
 8006990:	08006a19 	.word	0x08006a19
 8006994:	08006a19 	.word	0x08006a19
 8006998:	08006a19 	.word	0x08006a19
 800699c:	08006a19 	.word	0x08006a19
 80069a0:	08006a19 	.word	0x08006a19
 80069a4:	08006a01 	.word	0x08006a01
 80069a8:	08006a19 	.word	0x08006a19
 80069ac:	08006a19 	.word	0x08006a19
 80069b0:	08006a19 	.word	0x08006a19
 80069b4:	08006a19 	.word	0x08006a19
 80069b8:	08006a19 	.word	0x08006a19
 80069bc:	08006a19 	.word	0x08006a19
 80069c0:	08006a19 	.word	0x08006a19
 80069c4:	08006a09 	.word	0x08006a09
 80069c8:	08006a19 	.word	0x08006a19
 80069cc:	08006a19 	.word	0x08006a19
 80069d0:	08006a19 	.word	0x08006a19
 80069d4:	08006a19 	.word	0x08006a19
 80069d8:	08006a19 	.word	0x08006a19
 80069dc:	08006a19 	.word	0x08006a19
 80069e0:	08006a19 	.word	0x08006a19
 80069e4:	08006a11 	.word	0x08006a11
 80069e8:	2301      	movs	r3, #1
 80069ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ee:	e050      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80069f0:	2304      	movs	r3, #4
 80069f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069f6:	e04c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 80069f8:	2308      	movs	r3, #8
 80069fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069fe:	e048      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a00:	2310      	movs	r3, #16
 8006a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a06:	e044      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a08:	2320      	movs	r3, #32
 8006a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0e:	e040      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a10:	2340      	movs	r3, #64	@ 0x40
 8006a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a16:	e03c      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a18:	2380      	movs	r3, #128	@ 0x80
 8006a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1e:	e038      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a71      	ldr	r2, [pc, #452]	@ (8006bec <UART_SetConfig+0x908>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d130      	bne.n	8006a8c <UART_SetConfig+0x7a8>
 8006a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8006be8 <UART_SetConfig+0x904>)
 8006a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2e:	f003 0307 	and.w	r3, r3, #7
 8006a32:	2b05      	cmp	r3, #5
 8006a34:	d826      	bhi.n	8006a84 <UART_SetConfig+0x7a0>
 8006a36:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <UART_SetConfig+0x758>)
 8006a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3c:	08006a55 	.word	0x08006a55
 8006a40:	08006a5d 	.word	0x08006a5d
 8006a44:	08006a65 	.word	0x08006a65
 8006a48:	08006a6d 	.word	0x08006a6d
 8006a4c:	08006a75 	.word	0x08006a75
 8006a50:	08006a7d 	.word	0x08006a7d
 8006a54:	2302      	movs	r3, #2
 8006a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a5a:	e01a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a5c:	2304      	movs	r3, #4
 8006a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a62:	e016      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a64:	2308      	movs	r3, #8
 8006a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6a:	e012      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a6c:	2310      	movs	r3, #16
 8006a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a72:	e00e      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a74:	2320      	movs	r3, #32
 8006a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7a:	e00a      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a7c:	2340      	movs	r3, #64	@ 0x40
 8006a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a82:	e006      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a84:	2380      	movs	r3, #128	@ 0x80
 8006a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8a:	e002      	b.n	8006a92 <UART_SetConfig+0x7ae>
 8006a8c:	2380      	movs	r3, #128	@ 0x80
 8006a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a55      	ldr	r2, [pc, #340]	@ (8006bec <UART_SetConfig+0x908>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	f040 80f8 	bne.w	8006c8e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a9e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	dc46      	bgt.n	8006b34 <UART_SetConfig+0x850>
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	db75      	blt.n	8006b96 <UART_SetConfig+0x8b2>
 8006aaa:	3b02      	subs	r3, #2
 8006aac:	2b1e      	cmp	r3, #30
 8006aae:	d872      	bhi.n	8006b96 <UART_SetConfig+0x8b2>
 8006ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ab8 <UART_SetConfig+0x7d4>)
 8006ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab6:	bf00      	nop
 8006ab8:	08006b3b 	.word	0x08006b3b
 8006abc:	08006b97 	.word	0x08006b97
 8006ac0:	08006b43 	.word	0x08006b43
 8006ac4:	08006b97 	.word	0x08006b97
 8006ac8:	08006b97 	.word	0x08006b97
 8006acc:	08006b97 	.word	0x08006b97
 8006ad0:	08006b53 	.word	0x08006b53
 8006ad4:	08006b97 	.word	0x08006b97
 8006ad8:	08006b97 	.word	0x08006b97
 8006adc:	08006b97 	.word	0x08006b97
 8006ae0:	08006b97 	.word	0x08006b97
 8006ae4:	08006b97 	.word	0x08006b97
 8006ae8:	08006b97 	.word	0x08006b97
 8006aec:	08006b97 	.word	0x08006b97
 8006af0:	08006b63 	.word	0x08006b63
 8006af4:	08006b97 	.word	0x08006b97
 8006af8:	08006b97 	.word	0x08006b97
 8006afc:	08006b97 	.word	0x08006b97
 8006b00:	08006b97 	.word	0x08006b97
 8006b04:	08006b97 	.word	0x08006b97
 8006b08:	08006b97 	.word	0x08006b97
 8006b0c:	08006b97 	.word	0x08006b97
 8006b10:	08006b97 	.word	0x08006b97
 8006b14:	08006b97 	.word	0x08006b97
 8006b18:	08006b97 	.word	0x08006b97
 8006b1c:	08006b97 	.word	0x08006b97
 8006b20:	08006b97 	.word	0x08006b97
 8006b24:	08006b97 	.word	0x08006b97
 8006b28:	08006b97 	.word	0x08006b97
 8006b2c:	08006b97 	.word	0x08006b97
 8006b30:	08006b89 	.word	0x08006b89
 8006b34:	2b40      	cmp	r3, #64	@ 0x40
 8006b36:	d02a      	beq.n	8006b8e <UART_SetConfig+0x8aa>
 8006b38:	e02d      	b.n	8006b96 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006b3a:	f7fe fc31 	bl	80053a0 <HAL_RCCEx_GetD3PCLK1Freq>
 8006b3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b40:	e02f      	b.n	8006ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fe fc40 	bl	80053cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b50:	e027      	b.n	8006ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b52:	f107 0318 	add.w	r3, r7, #24
 8006b56:	4618      	mov	r0, r3
 8006b58:	f7fe fd8c 	bl	8005674 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b60:	e01f      	b.n	8006ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b62:	4b21      	ldr	r3, [pc, #132]	@ (8006be8 <UART_SetConfig+0x904>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0320 	and.w	r3, r3, #32
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d009      	beq.n	8006b82 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006be8 <UART_SetConfig+0x904>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	08db      	lsrs	r3, r3, #3
 8006b74:	f003 0303 	and.w	r3, r3, #3
 8006b78:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf0 <UART_SetConfig+0x90c>)
 8006b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b80:	e00f      	b.n	8006ba2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006b82:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf0 <UART_SetConfig+0x90c>)
 8006b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b86:	e00c      	b.n	8006ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006b88:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf4 <UART_SetConfig+0x910>)
 8006b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b8c:	e009      	b.n	8006ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b94:	e005      	b.n	8006ba2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006ba0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f000 81ee 	beq.w	8006f86 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bae:	4a12      	ldr	r2, [pc, #72]	@ (8006bf8 <UART_SetConfig+0x914>)
 8006bb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bbc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	4413      	add	r3, r2
 8006bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d305      	bcc.n	8006bda <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d910      	bls.n	8006bfc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006be0:	e1d1      	b.n	8006f86 <UART_SetConfig+0xca2>
 8006be2:	bf00      	nop
 8006be4:	40011c00 	.word	0x40011c00
 8006be8:	58024400 	.word	0x58024400
 8006bec:	58000c00 	.word	0x58000c00
 8006bf0:	03d09000 	.word	0x03d09000
 8006bf4:	003d0900 	.word	0x003d0900
 8006bf8:	080084a0 	.word	0x080084a0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bfe:	2200      	movs	r2, #0
 8006c00:	60bb      	str	r3, [r7, #8]
 8006c02:	60fa      	str	r2, [r7, #12]
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c08:	4ac0      	ldr	r2, [pc, #768]	@ (8006f0c <UART_SetConfig+0xc28>)
 8006c0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	2200      	movs	r2, #0
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	607a      	str	r2, [r7, #4]
 8006c16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c1e:	f7f9 fbc7 	bl	80003b0 <__aeabi_uldivmod>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4610      	mov	r0, r2
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f04f 0200 	mov.w	r2, #0
 8006c2e:	f04f 0300 	mov.w	r3, #0
 8006c32:	020b      	lsls	r3, r1, #8
 8006c34:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006c38:	0202      	lsls	r2, r0, #8
 8006c3a:	6979      	ldr	r1, [r7, #20]
 8006c3c:	6849      	ldr	r1, [r1, #4]
 8006c3e:	0849      	lsrs	r1, r1, #1
 8006c40:	2000      	movs	r0, #0
 8006c42:	460c      	mov	r4, r1
 8006c44:	4605      	mov	r5, r0
 8006c46:	eb12 0804 	adds.w	r8, r2, r4
 8006c4a:	eb43 0905 	adc.w	r9, r3, r5
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	469a      	mov	sl, r3
 8006c56:	4693      	mov	fp, r2
 8006c58:	4652      	mov	r2, sl
 8006c5a:	465b      	mov	r3, fp
 8006c5c:	4640      	mov	r0, r8
 8006c5e:	4649      	mov	r1, r9
 8006c60:	f7f9 fba6 	bl	80003b0 <__aeabi_uldivmod>
 8006c64:	4602      	mov	r2, r0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4613      	mov	r3, r2
 8006c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c72:	d308      	bcc.n	8006c86 <UART_SetConfig+0x9a2>
 8006c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c7a:	d204      	bcs.n	8006c86 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c82:	60da      	str	r2, [r3, #12]
 8006c84:	e17f      	b.n	8006f86 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006c8c:	e17b      	b.n	8006f86 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	69db      	ldr	r3, [r3, #28]
 8006c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c96:	f040 80bd 	bne.w	8006e14 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006c9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006c9e:	2b20      	cmp	r3, #32
 8006ca0:	dc48      	bgt.n	8006d34 <UART_SetConfig+0xa50>
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	db7b      	blt.n	8006d9e <UART_SetConfig+0xaba>
 8006ca6:	2b20      	cmp	r3, #32
 8006ca8:	d879      	bhi.n	8006d9e <UART_SetConfig+0xaba>
 8006caa:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb0 <UART_SetConfig+0x9cc>)
 8006cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb0:	08006d3b 	.word	0x08006d3b
 8006cb4:	08006d43 	.word	0x08006d43
 8006cb8:	08006d9f 	.word	0x08006d9f
 8006cbc:	08006d9f 	.word	0x08006d9f
 8006cc0:	08006d4b 	.word	0x08006d4b
 8006cc4:	08006d9f 	.word	0x08006d9f
 8006cc8:	08006d9f 	.word	0x08006d9f
 8006ccc:	08006d9f 	.word	0x08006d9f
 8006cd0:	08006d5b 	.word	0x08006d5b
 8006cd4:	08006d9f 	.word	0x08006d9f
 8006cd8:	08006d9f 	.word	0x08006d9f
 8006cdc:	08006d9f 	.word	0x08006d9f
 8006ce0:	08006d9f 	.word	0x08006d9f
 8006ce4:	08006d9f 	.word	0x08006d9f
 8006ce8:	08006d9f 	.word	0x08006d9f
 8006cec:	08006d9f 	.word	0x08006d9f
 8006cf0:	08006d6b 	.word	0x08006d6b
 8006cf4:	08006d9f 	.word	0x08006d9f
 8006cf8:	08006d9f 	.word	0x08006d9f
 8006cfc:	08006d9f 	.word	0x08006d9f
 8006d00:	08006d9f 	.word	0x08006d9f
 8006d04:	08006d9f 	.word	0x08006d9f
 8006d08:	08006d9f 	.word	0x08006d9f
 8006d0c:	08006d9f 	.word	0x08006d9f
 8006d10:	08006d9f 	.word	0x08006d9f
 8006d14:	08006d9f 	.word	0x08006d9f
 8006d18:	08006d9f 	.word	0x08006d9f
 8006d1c:	08006d9f 	.word	0x08006d9f
 8006d20:	08006d9f 	.word	0x08006d9f
 8006d24:	08006d9f 	.word	0x08006d9f
 8006d28:	08006d9f 	.word	0x08006d9f
 8006d2c:	08006d9f 	.word	0x08006d9f
 8006d30:	08006d91 	.word	0x08006d91
 8006d34:	2b40      	cmp	r3, #64	@ 0x40
 8006d36:	d02e      	beq.n	8006d96 <UART_SetConfig+0xab2>
 8006d38:	e031      	b.n	8006d9e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d3a:	f7fd f965 	bl	8004008 <HAL_RCC_GetPCLK1Freq>
 8006d3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d40:	e033      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d42:	f7fd f977 	bl	8004034 <HAL_RCC_GetPCLK2Freq>
 8006d46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d48:	e02f      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fe fb3c 	bl	80053cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d58:	e027      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d5a:	f107 0318 	add.w	r3, r7, #24
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fe fc88 	bl	8005674 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d68:	e01f      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d6a:	4b69      	ldr	r3, [pc, #420]	@ (8006f10 <UART_SetConfig+0xc2c>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d009      	beq.n	8006d8a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d76:	4b66      	ldr	r3, [pc, #408]	@ (8006f10 <UART_SetConfig+0xc2c>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	08db      	lsrs	r3, r3, #3
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	4a64      	ldr	r2, [pc, #400]	@ (8006f14 <UART_SetConfig+0xc30>)
 8006d82:	fa22 f303 	lsr.w	r3, r2, r3
 8006d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d88:	e00f      	b.n	8006daa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006d8a:	4b62      	ldr	r3, [pc, #392]	@ (8006f14 <UART_SetConfig+0xc30>)
 8006d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d8e:	e00c      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006d90:	4b61      	ldr	r3, [pc, #388]	@ (8006f18 <UART_SetConfig+0xc34>)
 8006d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d94:	e009      	b.n	8006daa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d9c:	e005      	b.n	8006daa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006da8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 80ea 	beq.w	8006f86 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db6:	4a55      	ldr	r2, [pc, #340]	@ (8006f0c <UART_SetConfig+0xc28>)
 8006db8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dc4:	005a      	lsls	r2, r3, #1
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	085b      	lsrs	r3, r3, #1
 8006dcc:	441a      	add	r2, r3
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dda:	2b0f      	cmp	r3, #15
 8006ddc:	d916      	bls.n	8006e0c <UART_SetConfig+0xb28>
 8006dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de4:	d212      	bcs.n	8006e0c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	f023 030f 	bic.w	r3, r3, #15
 8006dee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df2:	085b      	lsrs	r3, r3, #1
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006e08:	60da      	str	r2, [r3, #12]
 8006e0a:	e0bc      	b.n	8006f86 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006e12:	e0b8      	b.n	8006f86 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e14:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006e18:	2b20      	cmp	r3, #32
 8006e1a:	dc4b      	bgt.n	8006eb4 <UART_SetConfig+0xbd0>
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f2c0 8087 	blt.w	8006f30 <UART_SetConfig+0xc4c>
 8006e22:	2b20      	cmp	r3, #32
 8006e24:	f200 8084 	bhi.w	8006f30 <UART_SetConfig+0xc4c>
 8006e28:	a201      	add	r2, pc, #4	@ (adr r2, 8006e30 <UART_SetConfig+0xb4c>)
 8006e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2e:	bf00      	nop
 8006e30:	08006ebb 	.word	0x08006ebb
 8006e34:	08006ec3 	.word	0x08006ec3
 8006e38:	08006f31 	.word	0x08006f31
 8006e3c:	08006f31 	.word	0x08006f31
 8006e40:	08006ecb 	.word	0x08006ecb
 8006e44:	08006f31 	.word	0x08006f31
 8006e48:	08006f31 	.word	0x08006f31
 8006e4c:	08006f31 	.word	0x08006f31
 8006e50:	08006edb 	.word	0x08006edb
 8006e54:	08006f31 	.word	0x08006f31
 8006e58:	08006f31 	.word	0x08006f31
 8006e5c:	08006f31 	.word	0x08006f31
 8006e60:	08006f31 	.word	0x08006f31
 8006e64:	08006f31 	.word	0x08006f31
 8006e68:	08006f31 	.word	0x08006f31
 8006e6c:	08006f31 	.word	0x08006f31
 8006e70:	08006eeb 	.word	0x08006eeb
 8006e74:	08006f31 	.word	0x08006f31
 8006e78:	08006f31 	.word	0x08006f31
 8006e7c:	08006f31 	.word	0x08006f31
 8006e80:	08006f31 	.word	0x08006f31
 8006e84:	08006f31 	.word	0x08006f31
 8006e88:	08006f31 	.word	0x08006f31
 8006e8c:	08006f31 	.word	0x08006f31
 8006e90:	08006f31 	.word	0x08006f31
 8006e94:	08006f31 	.word	0x08006f31
 8006e98:	08006f31 	.word	0x08006f31
 8006e9c:	08006f31 	.word	0x08006f31
 8006ea0:	08006f31 	.word	0x08006f31
 8006ea4:	08006f31 	.word	0x08006f31
 8006ea8:	08006f31 	.word	0x08006f31
 8006eac:	08006f31 	.word	0x08006f31
 8006eb0:	08006f23 	.word	0x08006f23
 8006eb4:	2b40      	cmp	r3, #64	@ 0x40
 8006eb6:	d037      	beq.n	8006f28 <UART_SetConfig+0xc44>
 8006eb8:	e03a      	b.n	8006f30 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eba:	f7fd f8a5 	bl	8004008 <HAL_RCC_GetPCLK1Freq>
 8006ebe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ec0:	e03c      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ec2:	f7fd f8b7 	bl	8004034 <HAL_RCC_GetPCLK2Freq>
 8006ec6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ec8:	e038      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006eca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fe fa7c 	bl	80053cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ed8:	e030      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006eda:	f107 0318 	add.w	r3, r7, #24
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7fe fbc8 	bl	8005674 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ee8:	e028      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eea:	4b09      	ldr	r3, [pc, #36]	@ (8006f10 <UART_SetConfig+0xc2c>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0320 	and.w	r3, r3, #32
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d012      	beq.n	8006f1c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006ef6:	4b06      	ldr	r3, [pc, #24]	@ (8006f10 <UART_SetConfig+0xc2c>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	08db      	lsrs	r3, r3, #3
 8006efc:	f003 0303 	and.w	r3, r3, #3
 8006f00:	4a04      	ldr	r2, [pc, #16]	@ (8006f14 <UART_SetConfig+0xc30>)
 8006f02:	fa22 f303 	lsr.w	r3, r2, r3
 8006f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f08:	e018      	b.n	8006f3c <UART_SetConfig+0xc58>
 8006f0a:	bf00      	nop
 8006f0c:	080084a0 	.word	0x080084a0
 8006f10:	58024400 	.word	0x58024400
 8006f14:	03d09000 	.word	0x03d09000
 8006f18:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006f1c:	4b24      	ldr	r3, [pc, #144]	@ (8006fb0 <UART_SetConfig+0xccc>)
 8006f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f20:	e00c      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f22:	4b24      	ldr	r3, [pc, #144]	@ (8006fb4 <UART_SetConfig+0xcd0>)
 8006f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f26:	e009      	b.n	8006f3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f2e:	e005      	b.n	8006f3c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006f3a:	bf00      	nop
    }

    if (pclk != 0U)
 8006f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d021      	beq.n	8006f86 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f46:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb8 <UART_SetConfig+0xcd4>)
 8006f48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f50:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	085b      	lsrs	r3, r3, #1
 8006f5a:	441a      	add	r2, r3
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f64:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f68:	2b0f      	cmp	r3, #15
 8006f6a:	d909      	bls.n	8006f80 <UART_SetConfig+0xc9c>
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f72:	d205      	bcs.n	8006f80 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	60da      	str	r2, [r3, #12]
 8006f7e:	e002      	b.n	8006f86 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006fa2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3748      	adds	r7, #72	@ 0x48
 8006faa:	46bd      	mov	sp, r7
 8006fac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fb0:	03d09000 	.word	0x03d09000
 8006fb4:	003d0900 	.word	0x003d0900
 8006fb8:	080084a0 	.word	0x080084a0

08006fbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc8:	f003 0308 	and.w	r3, r3, #8
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00a      	beq.n	8007008 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00a      	beq.n	800702a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702e:	f003 0304 	and.w	r3, r3, #4
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007050:	f003 0310 	and.w	r3, r3, #16
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00a      	beq.n	800706e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007072:	f003 0320 	and.w	r3, r3, #32
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00a      	beq.n	8007090 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007098:	2b00      	cmp	r3, #0
 800709a:	d01a      	beq.n	80070d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	430a      	orrs	r2, r1
 80070b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ba:	d10a      	bne.n	80070d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	605a      	str	r2, [r3, #4]
  }
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b098      	sub	sp, #96	@ 0x60
 8007104:	af02      	add	r7, sp, #8
 8007106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007110:	f7f9 ffe8 	bl	80010e4 <HAL_GetTick>
 8007114:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0308 	and.w	r3, r3, #8
 8007120:	2b08      	cmp	r3, #8
 8007122:	d12f      	bne.n	8007184 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007124:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007128:	9300      	str	r3, [sp, #0]
 800712a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800712c:	2200      	movs	r2, #0
 800712e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 f88e 	bl	8007254 <UART_WaitOnFlagUntilTimeout>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d022      	beq.n	8007184 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007146:	e853 3f00 	ldrex	r3, [r3]
 800714a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800714c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800714e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007152:	653b      	str	r3, [r7, #80]	@ 0x50
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	461a      	mov	r2, r3
 800715a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800715c:	647b      	str	r3, [r7, #68]	@ 0x44
 800715e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007162:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007164:	e841 2300 	strex	r3, r2, [r1]
 8007168:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800716a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e6      	bne.n	800713e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e063      	b.n	800724c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0304 	and.w	r3, r3, #4
 800718e:	2b04      	cmp	r3, #4
 8007190:	d149      	bne.n	8007226 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007192:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800719a:	2200      	movs	r2, #0
 800719c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 f857 	bl	8007254 <UART_WaitOnFlagUntilTimeout>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d03c      	beq.n	8007226 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	623b      	str	r3, [r7, #32]
   return(result);
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	461a      	mov	r2, r3
 80071c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80071cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e6      	bne.n	80071ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	3308      	adds	r3, #8
 80071e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f023 0301 	bic.w	r3, r3, #1
 80071f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	3308      	adds	r3, #8
 80071fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071fe:	61fa      	str	r2, [r7, #28]
 8007200:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	69b9      	ldr	r1, [r7, #24]
 8007204:	69fa      	ldr	r2, [r7, #28]
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	617b      	str	r3, [r7, #20]
   return(result);
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e5      	bne.n	80071de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e012      	b.n	800724c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2220      	movs	r2, #32
 800722a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2220      	movs	r2, #32
 8007232:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3758      	adds	r7, #88	@ 0x58
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	603b      	str	r3, [r7, #0]
 8007260:	4613      	mov	r3, r2
 8007262:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007264:	e04f      	b.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726c:	d04b      	beq.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800726e:	f7f9 ff39 	bl	80010e4 <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	429a      	cmp	r2, r3
 800727c:	d302      	bcc.n	8007284 <UART_WaitOnFlagUntilTimeout+0x30>
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e04e      	b.n	8007326 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0304 	and.w	r3, r3, #4
 8007292:	2b00      	cmp	r3, #0
 8007294:	d037      	beq.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	2b80      	cmp	r3, #128	@ 0x80
 800729a:	d034      	beq.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	2b40      	cmp	r3, #64	@ 0x40
 80072a0:	d031      	beq.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	f003 0308 	and.w	r3, r3, #8
 80072ac:	2b08      	cmp	r3, #8
 80072ae:	d110      	bne.n	80072d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2208      	movs	r2, #8
 80072b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 f839 	bl	8007330 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2208      	movs	r2, #8
 80072c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e029      	b.n	8007326 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072e0:	d111      	bne.n	8007306 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 f81f 	bl	8007330 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2220      	movs	r2, #32
 80072f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e00f      	b.n	8007326 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69da      	ldr	r2, [r3, #28]
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	4013      	ands	r3, r2
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	429a      	cmp	r2, r3
 8007314:	bf0c      	ite	eq
 8007316:	2301      	moveq	r3, #1
 8007318:	2300      	movne	r3, #0
 800731a:	b2db      	uxtb	r3, r3
 800731c:	461a      	mov	r2, r3
 800731e:	79fb      	ldrb	r3, [r7, #7]
 8007320:	429a      	cmp	r2, r3
 8007322:	d0a0      	beq.n	8007266 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3710      	adds	r7, #16
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
	...

08007330 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007330:	b480      	push	{r7}
 8007332:	b095      	sub	sp, #84	@ 0x54
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800734c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007356:	643b      	str	r3, [r7, #64]	@ 0x40
 8007358:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800735c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1e6      	bne.n	8007338 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	3308      	adds	r3, #8
 8007370:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	61fb      	str	r3, [r7, #28]
   return(result);
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	4b1e      	ldr	r3, [pc, #120]	@ (80073f8 <UART_EndRxTransfer+0xc8>)
 800737e:	4013      	ands	r3, r2
 8007380:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3308      	adds	r3, #8
 8007388:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800738a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800738c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e5      	bne.n	800736a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d118      	bne.n	80073d8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	e853 3f00 	ldrex	r3, [r3]
 80073b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	f023 0310 	bic.w	r3, r3, #16
 80073ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	461a      	mov	r2, r3
 80073c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073c4:	61bb      	str	r3, [r7, #24]
 80073c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c8:	6979      	ldr	r1, [r7, #20]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	e841 2300 	strex	r3, r2, [r1]
 80073d0:	613b      	str	r3, [r7, #16]
   return(result);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1e6      	bne.n	80073a6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073ec:	bf00      	nop
 80073ee:	3754      	adds	r7, #84	@ 0x54
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	effffffe 	.word	0xeffffffe

080073fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800740a:	2b01      	cmp	r3, #1
 800740c:	d101      	bne.n	8007412 <HAL_UARTEx_DisableFifoMode+0x16>
 800740e:	2302      	movs	r3, #2
 8007410:	e027      	b.n	8007462 <HAL_UARTEx_DisableFifoMode+0x66>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2224      	movs	r2, #36	@ 0x24
 800741e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f022 0201 	bic.w	r2, r2, #1
 8007438:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007440:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2220      	movs	r2, #32
 8007454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
 8007476:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800747e:	2b01      	cmp	r3, #1
 8007480:	d101      	bne.n	8007486 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007482:	2302      	movs	r3, #2
 8007484:	e02d      	b.n	80074e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2224      	movs	r2, #36	@ 0x24
 8007492:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f022 0201 	bic.w	r2, r2, #1
 80074ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	683a      	ldr	r2, [r7, #0]
 80074be:	430a      	orrs	r2, r1
 80074c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 f850 	bl	8007568 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d101      	bne.n	8007502 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80074fe:	2302      	movs	r3, #2
 8007500:	e02d      	b.n	800755e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2224      	movs	r2, #36	@ 0x24
 800750e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f022 0201 	bic.w	r2, r2, #1
 8007528:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	430a      	orrs	r2, r1
 800753c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 f812 	bl	8007568 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2220      	movs	r2, #32
 8007550:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
	...

08007568 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007574:	2b00      	cmp	r3, #0
 8007576:	d108      	bne.n	800758a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007588:	e031      	b.n	80075ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800758a:	2310      	movs	r3, #16
 800758c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800758e:	2310      	movs	r3, #16
 8007590:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	0e5b      	lsrs	r3, r3, #25
 800759a:	b2db      	uxtb	r3, r3
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	0f5b      	lsrs	r3, r3, #29
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075b2:	7bbb      	ldrb	r3, [r7, #14]
 80075b4:	7b3a      	ldrb	r2, [r7, #12]
 80075b6:	4911      	ldr	r1, [pc, #68]	@ (80075fc <UARTEx_SetNbDataToProcess+0x94>)
 80075b8:	5c8a      	ldrb	r2, [r1, r2]
 80075ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80075be:	7b3a      	ldrb	r2, [r7, #12]
 80075c0:	490f      	ldr	r1, [pc, #60]	@ (8007600 <UARTEx_SetNbDataToProcess+0x98>)
 80075c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075d0:	7bfb      	ldrb	r3, [r7, #15]
 80075d2:	7b7a      	ldrb	r2, [r7, #13]
 80075d4:	4909      	ldr	r1, [pc, #36]	@ (80075fc <UARTEx_SetNbDataToProcess+0x94>)
 80075d6:	5c8a      	ldrb	r2, [r1, r2]
 80075d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80075dc:	7b7a      	ldrb	r2, [r7, #13]
 80075de:	4908      	ldr	r1, [pc, #32]	@ (8007600 <UARTEx_SetNbDataToProcess+0x98>)
 80075e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80075ee:	bf00      	nop
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	080084b8 	.word	0x080084b8
 8007600:	080084c0 	.word	0x080084c0

08007604 <std>:
 8007604:	2300      	movs	r3, #0
 8007606:	b510      	push	{r4, lr}
 8007608:	4604      	mov	r4, r0
 800760a:	e9c0 3300 	strd	r3, r3, [r0]
 800760e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007612:	6083      	str	r3, [r0, #8]
 8007614:	8181      	strh	r1, [r0, #12]
 8007616:	6643      	str	r3, [r0, #100]	@ 0x64
 8007618:	81c2      	strh	r2, [r0, #14]
 800761a:	6183      	str	r3, [r0, #24]
 800761c:	4619      	mov	r1, r3
 800761e:	2208      	movs	r2, #8
 8007620:	305c      	adds	r0, #92	@ 0x5c
 8007622:	f000 f906 	bl	8007832 <memset>
 8007626:	4b0d      	ldr	r3, [pc, #52]	@ (800765c <std+0x58>)
 8007628:	6263      	str	r3, [r4, #36]	@ 0x24
 800762a:	4b0d      	ldr	r3, [pc, #52]	@ (8007660 <std+0x5c>)
 800762c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800762e:	4b0d      	ldr	r3, [pc, #52]	@ (8007664 <std+0x60>)
 8007630:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007632:	4b0d      	ldr	r3, [pc, #52]	@ (8007668 <std+0x64>)
 8007634:	6323      	str	r3, [r4, #48]	@ 0x30
 8007636:	4b0d      	ldr	r3, [pc, #52]	@ (800766c <std+0x68>)
 8007638:	6224      	str	r4, [r4, #32]
 800763a:	429c      	cmp	r4, r3
 800763c:	d006      	beq.n	800764c <std+0x48>
 800763e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007642:	4294      	cmp	r4, r2
 8007644:	d002      	beq.n	800764c <std+0x48>
 8007646:	33d0      	adds	r3, #208	@ 0xd0
 8007648:	429c      	cmp	r4, r3
 800764a:	d105      	bne.n	8007658 <std+0x54>
 800764c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007654:	f000 b966 	b.w	8007924 <__retarget_lock_init_recursive>
 8007658:	bd10      	pop	{r4, pc}
 800765a:	bf00      	nop
 800765c:	080077ad 	.word	0x080077ad
 8007660:	080077cf 	.word	0x080077cf
 8007664:	08007807 	.word	0x08007807
 8007668:	0800782b 	.word	0x0800782b
 800766c:	240001f0 	.word	0x240001f0

08007670 <stdio_exit_handler>:
 8007670:	4a02      	ldr	r2, [pc, #8]	@ (800767c <stdio_exit_handler+0xc>)
 8007672:	4903      	ldr	r1, [pc, #12]	@ (8007680 <stdio_exit_handler+0x10>)
 8007674:	4803      	ldr	r0, [pc, #12]	@ (8007684 <stdio_exit_handler+0x14>)
 8007676:	f000 b869 	b.w	800774c <_fwalk_sglue>
 800767a:	bf00      	nop
 800767c:	24000010 	.word	0x24000010
 8007680:	080081c1 	.word	0x080081c1
 8007684:	24000020 	.word	0x24000020

08007688 <cleanup_stdio>:
 8007688:	6841      	ldr	r1, [r0, #4]
 800768a:	4b0c      	ldr	r3, [pc, #48]	@ (80076bc <cleanup_stdio+0x34>)
 800768c:	4299      	cmp	r1, r3
 800768e:	b510      	push	{r4, lr}
 8007690:	4604      	mov	r4, r0
 8007692:	d001      	beq.n	8007698 <cleanup_stdio+0x10>
 8007694:	f000 fd94 	bl	80081c0 <_fflush_r>
 8007698:	68a1      	ldr	r1, [r4, #8]
 800769a:	4b09      	ldr	r3, [pc, #36]	@ (80076c0 <cleanup_stdio+0x38>)
 800769c:	4299      	cmp	r1, r3
 800769e:	d002      	beq.n	80076a6 <cleanup_stdio+0x1e>
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fd8d 	bl	80081c0 <_fflush_r>
 80076a6:	68e1      	ldr	r1, [r4, #12]
 80076a8:	4b06      	ldr	r3, [pc, #24]	@ (80076c4 <cleanup_stdio+0x3c>)
 80076aa:	4299      	cmp	r1, r3
 80076ac:	d004      	beq.n	80076b8 <cleanup_stdio+0x30>
 80076ae:	4620      	mov	r0, r4
 80076b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076b4:	f000 bd84 	b.w	80081c0 <_fflush_r>
 80076b8:	bd10      	pop	{r4, pc}
 80076ba:	bf00      	nop
 80076bc:	240001f0 	.word	0x240001f0
 80076c0:	24000258 	.word	0x24000258
 80076c4:	240002c0 	.word	0x240002c0

080076c8 <global_stdio_init.part.0>:
 80076c8:	b510      	push	{r4, lr}
 80076ca:	4b0b      	ldr	r3, [pc, #44]	@ (80076f8 <global_stdio_init.part.0+0x30>)
 80076cc:	4c0b      	ldr	r4, [pc, #44]	@ (80076fc <global_stdio_init.part.0+0x34>)
 80076ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007700 <global_stdio_init.part.0+0x38>)
 80076d0:	601a      	str	r2, [r3, #0]
 80076d2:	4620      	mov	r0, r4
 80076d4:	2200      	movs	r2, #0
 80076d6:	2104      	movs	r1, #4
 80076d8:	f7ff ff94 	bl	8007604 <std>
 80076dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076e0:	2201      	movs	r2, #1
 80076e2:	2109      	movs	r1, #9
 80076e4:	f7ff ff8e 	bl	8007604 <std>
 80076e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076ec:	2202      	movs	r2, #2
 80076ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076f2:	2112      	movs	r1, #18
 80076f4:	f7ff bf86 	b.w	8007604 <std>
 80076f8:	24000328 	.word	0x24000328
 80076fc:	240001f0 	.word	0x240001f0
 8007700:	08007671 	.word	0x08007671

08007704 <__sfp_lock_acquire>:
 8007704:	4801      	ldr	r0, [pc, #4]	@ (800770c <__sfp_lock_acquire+0x8>)
 8007706:	f000 b90e 	b.w	8007926 <__retarget_lock_acquire_recursive>
 800770a:	bf00      	nop
 800770c:	24000331 	.word	0x24000331

08007710 <__sfp_lock_release>:
 8007710:	4801      	ldr	r0, [pc, #4]	@ (8007718 <__sfp_lock_release+0x8>)
 8007712:	f000 b909 	b.w	8007928 <__retarget_lock_release_recursive>
 8007716:	bf00      	nop
 8007718:	24000331 	.word	0x24000331

0800771c <__sinit>:
 800771c:	b510      	push	{r4, lr}
 800771e:	4604      	mov	r4, r0
 8007720:	f7ff fff0 	bl	8007704 <__sfp_lock_acquire>
 8007724:	6a23      	ldr	r3, [r4, #32]
 8007726:	b11b      	cbz	r3, 8007730 <__sinit+0x14>
 8007728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800772c:	f7ff bff0 	b.w	8007710 <__sfp_lock_release>
 8007730:	4b04      	ldr	r3, [pc, #16]	@ (8007744 <__sinit+0x28>)
 8007732:	6223      	str	r3, [r4, #32]
 8007734:	4b04      	ldr	r3, [pc, #16]	@ (8007748 <__sinit+0x2c>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1f5      	bne.n	8007728 <__sinit+0xc>
 800773c:	f7ff ffc4 	bl	80076c8 <global_stdio_init.part.0>
 8007740:	e7f2      	b.n	8007728 <__sinit+0xc>
 8007742:	bf00      	nop
 8007744:	08007689 	.word	0x08007689
 8007748:	24000328 	.word	0x24000328

0800774c <_fwalk_sglue>:
 800774c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007750:	4607      	mov	r7, r0
 8007752:	4688      	mov	r8, r1
 8007754:	4614      	mov	r4, r2
 8007756:	2600      	movs	r6, #0
 8007758:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800775c:	f1b9 0901 	subs.w	r9, r9, #1
 8007760:	d505      	bpl.n	800776e <_fwalk_sglue+0x22>
 8007762:	6824      	ldr	r4, [r4, #0]
 8007764:	2c00      	cmp	r4, #0
 8007766:	d1f7      	bne.n	8007758 <_fwalk_sglue+0xc>
 8007768:	4630      	mov	r0, r6
 800776a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800776e:	89ab      	ldrh	r3, [r5, #12]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d907      	bls.n	8007784 <_fwalk_sglue+0x38>
 8007774:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007778:	3301      	adds	r3, #1
 800777a:	d003      	beq.n	8007784 <_fwalk_sglue+0x38>
 800777c:	4629      	mov	r1, r5
 800777e:	4638      	mov	r0, r7
 8007780:	47c0      	blx	r8
 8007782:	4306      	orrs	r6, r0
 8007784:	3568      	adds	r5, #104	@ 0x68
 8007786:	e7e9      	b.n	800775c <_fwalk_sglue+0x10>

08007788 <iprintf>:
 8007788:	b40f      	push	{r0, r1, r2, r3}
 800778a:	b507      	push	{r0, r1, r2, lr}
 800778c:	4906      	ldr	r1, [pc, #24]	@ (80077a8 <iprintf+0x20>)
 800778e:	ab04      	add	r3, sp, #16
 8007790:	6808      	ldr	r0, [r1, #0]
 8007792:	f853 2b04 	ldr.w	r2, [r3], #4
 8007796:	6881      	ldr	r1, [r0, #8]
 8007798:	9301      	str	r3, [sp, #4]
 800779a:	f000 f9e9 	bl	8007b70 <_vfiprintf_r>
 800779e:	b003      	add	sp, #12
 80077a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80077a4:	b004      	add	sp, #16
 80077a6:	4770      	bx	lr
 80077a8:	2400001c 	.word	0x2400001c

080077ac <__sread>:
 80077ac:	b510      	push	{r4, lr}
 80077ae:	460c      	mov	r4, r1
 80077b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b4:	f000 f868 	bl	8007888 <_read_r>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	bfab      	itete	ge
 80077bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077be:	89a3      	ldrhlt	r3, [r4, #12]
 80077c0:	181b      	addge	r3, r3, r0
 80077c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80077c6:	bfac      	ite	ge
 80077c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80077ca:	81a3      	strhlt	r3, [r4, #12]
 80077cc:	bd10      	pop	{r4, pc}

080077ce <__swrite>:
 80077ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d2:	461f      	mov	r7, r3
 80077d4:	898b      	ldrh	r3, [r1, #12]
 80077d6:	05db      	lsls	r3, r3, #23
 80077d8:	4605      	mov	r5, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	4616      	mov	r6, r2
 80077de:	d505      	bpl.n	80077ec <__swrite+0x1e>
 80077e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077e4:	2302      	movs	r3, #2
 80077e6:	2200      	movs	r2, #0
 80077e8:	f000 f83c 	bl	8007864 <_lseek_r>
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077f6:	81a3      	strh	r3, [r4, #12]
 80077f8:	4632      	mov	r2, r6
 80077fa:	463b      	mov	r3, r7
 80077fc:	4628      	mov	r0, r5
 80077fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007802:	f000 b853 	b.w	80078ac <_write_r>

08007806 <__sseek>:
 8007806:	b510      	push	{r4, lr}
 8007808:	460c      	mov	r4, r1
 800780a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800780e:	f000 f829 	bl	8007864 <_lseek_r>
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	bf15      	itete	ne
 8007818:	6560      	strne	r0, [r4, #84]	@ 0x54
 800781a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800781e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007822:	81a3      	strheq	r3, [r4, #12]
 8007824:	bf18      	it	ne
 8007826:	81a3      	strhne	r3, [r4, #12]
 8007828:	bd10      	pop	{r4, pc}

0800782a <__sclose>:
 800782a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782e:	f000 b809 	b.w	8007844 <_close_r>

08007832 <memset>:
 8007832:	4402      	add	r2, r0
 8007834:	4603      	mov	r3, r0
 8007836:	4293      	cmp	r3, r2
 8007838:	d100      	bne.n	800783c <memset+0xa>
 800783a:	4770      	bx	lr
 800783c:	f803 1b01 	strb.w	r1, [r3], #1
 8007840:	e7f9      	b.n	8007836 <memset+0x4>
	...

08007844 <_close_r>:
 8007844:	b538      	push	{r3, r4, r5, lr}
 8007846:	4d06      	ldr	r5, [pc, #24]	@ (8007860 <_close_r+0x1c>)
 8007848:	2300      	movs	r3, #0
 800784a:	4604      	mov	r4, r0
 800784c:	4608      	mov	r0, r1
 800784e:	602b      	str	r3, [r5, #0]
 8007850:	f7f9 fa83 	bl	8000d5a <_close>
 8007854:	1c43      	adds	r3, r0, #1
 8007856:	d102      	bne.n	800785e <_close_r+0x1a>
 8007858:	682b      	ldr	r3, [r5, #0]
 800785a:	b103      	cbz	r3, 800785e <_close_r+0x1a>
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	bd38      	pop	{r3, r4, r5, pc}
 8007860:	2400032c 	.word	0x2400032c

08007864 <_lseek_r>:
 8007864:	b538      	push	{r3, r4, r5, lr}
 8007866:	4d07      	ldr	r5, [pc, #28]	@ (8007884 <_lseek_r+0x20>)
 8007868:	4604      	mov	r4, r0
 800786a:	4608      	mov	r0, r1
 800786c:	4611      	mov	r1, r2
 800786e:	2200      	movs	r2, #0
 8007870:	602a      	str	r2, [r5, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	f7f9 fa98 	bl	8000da8 <_lseek>
 8007878:	1c43      	adds	r3, r0, #1
 800787a:	d102      	bne.n	8007882 <_lseek_r+0x1e>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	b103      	cbz	r3, 8007882 <_lseek_r+0x1e>
 8007880:	6023      	str	r3, [r4, #0]
 8007882:	bd38      	pop	{r3, r4, r5, pc}
 8007884:	2400032c 	.word	0x2400032c

08007888 <_read_r>:
 8007888:	b538      	push	{r3, r4, r5, lr}
 800788a:	4d07      	ldr	r5, [pc, #28]	@ (80078a8 <_read_r+0x20>)
 800788c:	4604      	mov	r4, r0
 800788e:	4608      	mov	r0, r1
 8007890:	4611      	mov	r1, r2
 8007892:	2200      	movs	r2, #0
 8007894:	602a      	str	r2, [r5, #0]
 8007896:	461a      	mov	r2, r3
 8007898:	f7f9 fa42 	bl	8000d20 <_read>
 800789c:	1c43      	adds	r3, r0, #1
 800789e:	d102      	bne.n	80078a6 <_read_r+0x1e>
 80078a0:	682b      	ldr	r3, [r5, #0]
 80078a2:	b103      	cbz	r3, 80078a6 <_read_r+0x1e>
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	2400032c 	.word	0x2400032c

080078ac <_write_r>:
 80078ac:	b538      	push	{r3, r4, r5, lr}
 80078ae:	4d07      	ldr	r5, [pc, #28]	@ (80078cc <_write_r+0x20>)
 80078b0:	4604      	mov	r4, r0
 80078b2:	4608      	mov	r0, r1
 80078b4:	4611      	mov	r1, r2
 80078b6:	2200      	movs	r2, #0
 80078b8:	602a      	str	r2, [r5, #0]
 80078ba:	461a      	mov	r2, r3
 80078bc:	f7f9 f89e 	bl	80009fc <_write>
 80078c0:	1c43      	adds	r3, r0, #1
 80078c2:	d102      	bne.n	80078ca <_write_r+0x1e>
 80078c4:	682b      	ldr	r3, [r5, #0]
 80078c6:	b103      	cbz	r3, 80078ca <_write_r+0x1e>
 80078c8:	6023      	str	r3, [r4, #0]
 80078ca:	bd38      	pop	{r3, r4, r5, pc}
 80078cc:	2400032c 	.word	0x2400032c

080078d0 <__errno>:
 80078d0:	4b01      	ldr	r3, [pc, #4]	@ (80078d8 <__errno+0x8>)
 80078d2:	6818      	ldr	r0, [r3, #0]
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop
 80078d8:	2400001c 	.word	0x2400001c

080078dc <__libc_init_array>:
 80078dc:	b570      	push	{r4, r5, r6, lr}
 80078de:	4d0d      	ldr	r5, [pc, #52]	@ (8007914 <__libc_init_array+0x38>)
 80078e0:	4c0d      	ldr	r4, [pc, #52]	@ (8007918 <__libc_init_array+0x3c>)
 80078e2:	1b64      	subs	r4, r4, r5
 80078e4:	10a4      	asrs	r4, r4, #2
 80078e6:	2600      	movs	r6, #0
 80078e8:	42a6      	cmp	r6, r4
 80078ea:	d109      	bne.n	8007900 <__libc_init_array+0x24>
 80078ec:	4d0b      	ldr	r5, [pc, #44]	@ (800791c <__libc_init_array+0x40>)
 80078ee:	4c0c      	ldr	r4, [pc, #48]	@ (8007920 <__libc_init_array+0x44>)
 80078f0:	f000 fdb6 	bl	8008460 <_init>
 80078f4:	1b64      	subs	r4, r4, r5
 80078f6:	10a4      	asrs	r4, r4, #2
 80078f8:	2600      	movs	r6, #0
 80078fa:	42a6      	cmp	r6, r4
 80078fc:	d105      	bne.n	800790a <__libc_init_array+0x2e>
 80078fe:	bd70      	pop	{r4, r5, r6, pc}
 8007900:	f855 3b04 	ldr.w	r3, [r5], #4
 8007904:	4798      	blx	r3
 8007906:	3601      	adds	r6, #1
 8007908:	e7ee      	b.n	80078e8 <__libc_init_array+0xc>
 800790a:	f855 3b04 	ldr.w	r3, [r5], #4
 800790e:	4798      	blx	r3
 8007910:	3601      	adds	r6, #1
 8007912:	e7f2      	b.n	80078fa <__libc_init_array+0x1e>
 8007914:	08008504 	.word	0x08008504
 8007918:	08008504 	.word	0x08008504
 800791c:	08008504 	.word	0x08008504
 8007920:	08008508 	.word	0x08008508

08007924 <__retarget_lock_init_recursive>:
 8007924:	4770      	bx	lr

08007926 <__retarget_lock_acquire_recursive>:
 8007926:	4770      	bx	lr

08007928 <__retarget_lock_release_recursive>:
 8007928:	4770      	bx	lr
	...

0800792c <_free_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4605      	mov	r5, r0
 8007930:	2900      	cmp	r1, #0
 8007932:	d041      	beq.n	80079b8 <_free_r+0x8c>
 8007934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007938:	1f0c      	subs	r4, r1, #4
 800793a:	2b00      	cmp	r3, #0
 800793c:	bfb8      	it	lt
 800793e:	18e4      	addlt	r4, r4, r3
 8007940:	f000 f8e0 	bl	8007b04 <__malloc_lock>
 8007944:	4a1d      	ldr	r2, [pc, #116]	@ (80079bc <_free_r+0x90>)
 8007946:	6813      	ldr	r3, [r2, #0]
 8007948:	b933      	cbnz	r3, 8007958 <_free_r+0x2c>
 800794a:	6063      	str	r3, [r4, #4]
 800794c:	6014      	str	r4, [r2, #0]
 800794e:	4628      	mov	r0, r5
 8007950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007954:	f000 b8dc 	b.w	8007b10 <__malloc_unlock>
 8007958:	42a3      	cmp	r3, r4
 800795a:	d908      	bls.n	800796e <_free_r+0x42>
 800795c:	6820      	ldr	r0, [r4, #0]
 800795e:	1821      	adds	r1, r4, r0
 8007960:	428b      	cmp	r3, r1
 8007962:	bf01      	itttt	eq
 8007964:	6819      	ldreq	r1, [r3, #0]
 8007966:	685b      	ldreq	r3, [r3, #4]
 8007968:	1809      	addeq	r1, r1, r0
 800796a:	6021      	streq	r1, [r4, #0]
 800796c:	e7ed      	b.n	800794a <_free_r+0x1e>
 800796e:	461a      	mov	r2, r3
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	b10b      	cbz	r3, 8007978 <_free_r+0x4c>
 8007974:	42a3      	cmp	r3, r4
 8007976:	d9fa      	bls.n	800796e <_free_r+0x42>
 8007978:	6811      	ldr	r1, [r2, #0]
 800797a:	1850      	adds	r0, r2, r1
 800797c:	42a0      	cmp	r0, r4
 800797e:	d10b      	bne.n	8007998 <_free_r+0x6c>
 8007980:	6820      	ldr	r0, [r4, #0]
 8007982:	4401      	add	r1, r0
 8007984:	1850      	adds	r0, r2, r1
 8007986:	4283      	cmp	r3, r0
 8007988:	6011      	str	r1, [r2, #0]
 800798a:	d1e0      	bne.n	800794e <_free_r+0x22>
 800798c:	6818      	ldr	r0, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	6053      	str	r3, [r2, #4]
 8007992:	4408      	add	r0, r1
 8007994:	6010      	str	r0, [r2, #0]
 8007996:	e7da      	b.n	800794e <_free_r+0x22>
 8007998:	d902      	bls.n	80079a0 <_free_r+0x74>
 800799a:	230c      	movs	r3, #12
 800799c:	602b      	str	r3, [r5, #0]
 800799e:	e7d6      	b.n	800794e <_free_r+0x22>
 80079a0:	6820      	ldr	r0, [r4, #0]
 80079a2:	1821      	adds	r1, r4, r0
 80079a4:	428b      	cmp	r3, r1
 80079a6:	bf04      	itt	eq
 80079a8:	6819      	ldreq	r1, [r3, #0]
 80079aa:	685b      	ldreq	r3, [r3, #4]
 80079ac:	6063      	str	r3, [r4, #4]
 80079ae:	bf04      	itt	eq
 80079b0:	1809      	addeq	r1, r1, r0
 80079b2:	6021      	streq	r1, [r4, #0]
 80079b4:	6054      	str	r4, [r2, #4]
 80079b6:	e7ca      	b.n	800794e <_free_r+0x22>
 80079b8:	bd38      	pop	{r3, r4, r5, pc}
 80079ba:	bf00      	nop
 80079bc:	24000338 	.word	0x24000338

080079c0 <sbrk_aligned>:
 80079c0:	b570      	push	{r4, r5, r6, lr}
 80079c2:	4e0f      	ldr	r6, [pc, #60]	@ (8007a00 <sbrk_aligned+0x40>)
 80079c4:	460c      	mov	r4, r1
 80079c6:	6831      	ldr	r1, [r6, #0]
 80079c8:	4605      	mov	r5, r0
 80079ca:	b911      	cbnz	r1, 80079d2 <sbrk_aligned+0x12>
 80079cc:	f000 fcb4 	bl	8008338 <_sbrk_r>
 80079d0:	6030      	str	r0, [r6, #0]
 80079d2:	4621      	mov	r1, r4
 80079d4:	4628      	mov	r0, r5
 80079d6:	f000 fcaf 	bl	8008338 <_sbrk_r>
 80079da:	1c43      	adds	r3, r0, #1
 80079dc:	d103      	bne.n	80079e6 <sbrk_aligned+0x26>
 80079de:	f04f 34ff 	mov.w	r4, #4294967295
 80079e2:	4620      	mov	r0, r4
 80079e4:	bd70      	pop	{r4, r5, r6, pc}
 80079e6:	1cc4      	adds	r4, r0, #3
 80079e8:	f024 0403 	bic.w	r4, r4, #3
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d0f8      	beq.n	80079e2 <sbrk_aligned+0x22>
 80079f0:	1a21      	subs	r1, r4, r0
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 fca0 	bl	8008338 <_sbrk_r>
 80079f8:	3001      	adds	r0, #1
 80079fa:	d1f2      	bne.n	80079e2 <sbrk_aligned+0x22>
 80079fc:	e7ef      	b.n	80079de <sbrk_aligned+0x1e>
 80079fe:	bf00      	nop
 8007a00:	24000334 	.word	0x24000334

08007a04 <_malloc_r>:
 8007a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a08:	1ccd      	adds	r5, r1, #3
 8007a0a:	f025 0503 	bic.w	r5, r5, #3
 8007a0e:	3508      	adds	r5, #8
 8007a10:	2d0c      	cmp	r5, #12
 8007a12:	bf38      	it	cc
 8007a14:	250c      	movcc	r5, #12
 8007a16:	2d00      	cmp	r5, #0
 8007a18:	4606      	mov	r6, r0
 8007a1a:	db01      	blt.n	8007a20 <_malloc_r+0x1c>
 8007a1c:	42a9      	cmp	r1, r5
 8007a1e:	d904      	bls.n	8007a2a <_malloc_r+0x26>
 8007a20:	230c      	movs	r3, #12
 8007a22:	6033      	str	r3, [r6, #0]
 8007a24:	2000      	movs	r0, #0
 8007a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b00 <_malloc_r+0xfc>
 8007a2e:	f000 f869 	bl	8007b04 <__malloc_lock>
 8007a32:	f8d8 3000 	ldr.w	r3, [r8]
 8007a36:	461c      	mov	r4, r3
 8007a38:	bb44      	cbnz	r4, 8007a8c <_malloc_r+0x88>
 8007a3a:	4629      	mov	r1, r5
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	f7ff ffbf 	bl	80079c0 <sbrk_aligned>
 8007a42:	1c43      	adds	r3, r0, #1
 8007a44:	4604      	mov	r4, r0
 8007a46:	d158      	bne.n	8007afa <_malloc_r+0xf6>
 8007a48:	f8d8 4000 	ldr.w	r4, [r8]
 8007a4c:	4627      	mov	r7, r4
 8007a4e:	2f00      	cmp	r7, #0
 8007a50:	d143      	bne.n	8007ada <_malloc_r+0xd6>
 8007a52:	2c00      	cmp	r4, #0
 8007a54:	d04b      	beq.n	8007aee <_malloc_r+0xea>
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	4639      	mov	r1, r7
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	eb04 0903 	add.w	r9, r4, r3
 8007a60:	f000 fc6a 	bl	8008338 <_sbrk_r>
 8007a64:	4581      	cmp	r9, r0
 8007a66:	d142      	bne.n	8007aee <_malloc_r+0xea>
 8007a68:	6821      	ldr	r1, [r4, #0]
 8007a6a:	1a6d      	subs	r5, r5, r1
 8007a6c:	4629      	mov	r1, r5
 8007a6e:	4630      	mov	r0, r6
 8007a70:	f7ff ffa6 	bl	80079c0 <sbrk_aligned>
 8007a74:	3001      	adds	r0, #1
 8007a76:	d03a      	beq.n	8007aee <_malloc_r+0xea>
 8007a78:	6823      	ldr	r3, [r4, #0]
 8007a7a:	442b      	add	r3, r5
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8007a82:	685a      	ldr	r2, [r3, #4]
 8007a84:	bb62      	cbnz	r2, 8007ae0 <_malloc_r+0xdc>
 8007a86:	f8c8 7000 	str.w	r7, [r8]
 8007a8a:	e00f      	b.n	8007aac <_malloc_r+0xa8>
 8007a8c:	6822      	ldr	r2, [r4, #0]
 8007a8e:	1b52      	subs	r2, r2, r5
 8007a90:	d420      	bmi.n	8007ad4 <_malloc_r+0xd0>
 8007a92:	2a0b      	cmp	r2, #11
 8007a94:	d917      	bls.n	8007ac6 <_malloc_r+0xc2>
 8007a96:	1961      	adds	r1, r4, r5
 8007a98:	42a3      	cmp	r3, r4
 8007a9a:	6025      	str	r5, [r4, #0]
 8007a9c:	bf18      	it	ne
 8007a9e:	6059      	strne	r1, [r3, #4]
 8007aa0:	6863      	ldr	r3, [r4, #4]
 8007aa2:	bf08      	it	eq
 8007aa4:	f8c8 1000 	streq.w	r1, [r8]
 8007aa8:	5162      	str	r2, [r4, r5]
 8007aaa:	604b      	str	r3, [r1, #4]
 8007aac:	4630      	mov	r0, r6
 8007aae:	f000 f82f 	bl	8007b10 <__malloc_unlock>
 8007ab2:	f104 000b 	add.w	r0, r4, #11
 8007ab6:	1d23      	adds	r3, r4, #4
 8007ab8:	f020 0007 	bic.w	r0, r0, #7
 8007abc:	1ac2      	subs	r2, r0, r3
 8007abe:	bf1c      	itt	ne
 8007ac0:	1a1b      	subne	r3, r3, r0
 8007ac2:	50a3      	strne	r3, [r4, r2]
 8007ac4:	e7af      	b.n	8007a26 <_malloc_r+0x22>
 8007ac6:	6862      	ldr	r2, [r4, #4]
 8007ac8:	42a3      	cmp	r3, r4
 8007aca:	bf0c      	ite	eq
 8007acc:	f8c8 2000 	streq.w	r2, [r8]
 8007ad0:	605a      	strne	r2, [r3, #4]
 8007ad2:	e7eb      	b.n	8007aac <_malloc_r+0xa8>
 8007ad4:	4623      	mov	r3, r4
 8007ad6:	6864      	ldr	r4, [r4, #4]
 8007ad8:	e7ae      	b.n	8007a38 <_malloc_r+0x34>
 8007ada:	463c      	mov	r4, r7
 8007adc:	687f      	ldr	r7, [r7, #4]
 8007ade:	e7b6      	b.n	8007a4e <_malloc_r+0x4a>
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	42a3      	cmp	r3, r4
 8007ae6:	d1fb      	bne.n	8007ae0 <_malloc_r+0xdc>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	6053      	str	r3, [r2, #4]
 8007aec:	e7de      	b.n	8007aac <_malloc_r+0xa8>
 8007aee:	230c      	movs	r3, #12
 8007af0:	6033      	str	r3, [r6, #0]
 8007af2:	4630      	mov	r0, r6
 8007af4:	f000 f80c 	bl	8007b10 <__malloc_unlock>
 8007af8:	e794      	b.n	8007a24 <_malloc_r+0x20>
 8007afa:	6005      	str	r5, [r0, #0]
 8007afc:	e7d6      	b.n	8007aac <_malloc_r+0xa8>
 8007afe:	bf00      	nop
 8007b00:	24000338 	.word	0x24000338

08007b04 <__malloc_lock>:
 8007b04:	4801      	ldr	r0, [pc, #4]	@ (8007b0c <__malloc_lock+0x8>)
 8007b06:	f7ff bf0e 	b.w	8007926 <__retarget_lock_acquire_recursive>
 8007b0a:	bf00      	nop
 8007b0c:	24000330 	.word	0x24000330

08007b10 <__malloc_unlock>:
 8007b10:	4801      	ldr	r0, [pc, #4]	@ (8007b18 <__malloc_unlock+0x8>)
 8007b12:	f7ff bf09 	b.w	8007928 <__retarget_lock_release_recursive>
 8007b16:	bf00      	nop
 8007b18:	24000330 	.word	0x24000330

08007b1c <__sfputc_r>:
 8007b1c:	6893      	ldr	r3, [r2, #8]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	b410      	push	{r4}
 8007b24:	6093      	str	r3, [r2, #8]
 8007b26:	da08      	bge.n	8007b3a <__sfputc_r+0x1e>
 8007b28:	6994      	ldr	r4, [r2, #24]
 8007b2a:	42a3      	cmp	r3, r4
 8007b2c:	db01      	blt.n	8007b32 <__sfputc_r+0x16>
 8007b2e:	290a      	cmp	r1, #10
 8007b30:	d103      	bne.n	8007b3a <__sfputc_r+0x1e>
 8007b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b36:	f000 bb6b 	b.w	8008210 <__swbuf_r>
 8007b3a:	6813      	ldr	r3, [r2, #0]
 8007b3c:	1c58      	adds	r0, r3, #1
 8007b3e:	6010      	str	r0, [r2, #0]
 8007b40:	7019      	strb	r1, [r3, #0]
 8007b42:	4608      	mov	r0, r1
 8007b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <__sfputs_r>:
 8007b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	460f      	mov	r7, r1
 8007b50:	4614      	mov	r4, r2
 8007b52:	18d5      	adds	r5, r2, r3
 8007b54:	42ac      	cmp	r4, r5
 8007b56:	d101      	bne.n	8007b5c <__sfputs_r+0x12>
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e007      	b.n	8007b6c <__sfputs_r+0x22>
 8007b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b60:	463a      	mov	r2, r7
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ffda 	bl	8007b1c <__sfputc_r>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d1f3      	bne.n	8007b54 <__sfputs_r+0xa>
 8007b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b70 <_vfiprintf_r>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	460d      	mov	r5, r1
 8007b76:	b09d      	sub	sp, #116	@ 0x74
 8007b78:	4614      	mov	r4, r2
 8007b7a:	4698      	mov	r8, r3
 8007b7c:	4606      	mov	r6, r0
 8007b7e:	b118      	cbz	r0, 8007b88 <_vfiprintf_r+0x18>
 8007b80:	6a03      	ldr	r3, [r0, #32]
 8007b82:	b90b      	cbnz	r3, 8007b88 <_vfiprintf_r+0x18>
 8007b84:	f7ff fdca 	bl	800771c <__sinit>
 8007b88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b8a:	07d9      	lsls	r1, r3, #31
 8007b8c:	d405      	bmi.n	8007b9a <_vfiprintf_r+0x2a>
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	059a      	lsls	r2, r3, #22
 8007b92:	d402      	bmi.n	8007b9a <_vfiprintf_r+0x2a>
 8007b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b96:	f7ff fec6 	bl	8007926 <__retarget_lock_acquire_recursive>
 8007b9a:	89ab      	ldrh	r3, [r5, #12]
 8007b9c:	071b      	lsls	r3, r3, #28
 8007b9e:	d501      	bpl.n	8007ba4 <_vfiprintf_r+0x34>
 8007ba0:	692b      	ldr	r3, [r5, #16]
 8007ba2:	b99b      	cbnz	r3, 8007bcc <_vfiprintf_r+0x5c>
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	f000 fb70 	bl	800828c <__swsetup_r>
 8007bac:	b170      	cbz	r0, 8007bcc <_vfiprintf_r+0x5c>
 8007bae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bb0:	07dc      	lsls	r4, r3, #31
 8007bb2:	d504      	bpl.n	8007bbe <_vfiprintf_r+0x4e>
 8007bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb8:	b01d      	add	sp, #116	@ 0x74
 8007bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bbe:	89ab      	ldrh	r3, [r5, #12]
 8007bc0:	0598      	lsls	r0, r3, #22
 8007bc2:	d4f7      	bmi.n	8007bb4 <_vfiprintf_r+0x44>
 8007bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bc6:	f7ff feaf 	bl	8007928 <__retarget_lock_release_recursive>
 8007bca:	e7f3      	b.n	8007bb4 <_vfiprintf_r+0x44>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bd0:	2320      	movs	r3, #32
 8007bd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bda:	2330      	movs	r3, #48	@ 0x30
 8007bdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007d8c <_vfiprintf_r+0x21c>
 8007be0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007be4:	f04f 0901 	mov.w	r9, #1
 8007be8:	4623      	mov	r3, r4
 8007bea:	469a      	mov	sl, r3
 8007bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bf0:	b10a      	cbz	r2, 8007bf6 <_vfiprintf_r+0x86>
 8007bf2:	2a25      	cmp	r2, #37	@ 0x25
 8007bf4:	d1f9      	bne.n	8007bea <_vfiprintf_r+0x7a>
 8007bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8007bfa:	d00b      	beq.n	8007c14 <_vfiprintf_r+0xa4>
 8007bfc:	465b      	mov	r3, fp
 8007bfe:	4622      	mov	r2, r4
 8007c00:	4629      	mov	r1, r5
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ffa1 	bl	8007b4a <__sfputs_r>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	f000 80a7 	beq.w	8007d5c <_vfiprintf_r+0x1ec>
 8007c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c10:	445a      	add	r2, fp
 8007c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c14:	f89a 3000 	ldrb.w	r3, [sl]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 809f 	beq.w	8007d5c <_vfiprintf_r+0x1ec>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f04f 32ff 	mov.w	r2, #4294967295
 8007c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c28:	f10a 0a01 	add.w	sl, sl, #1
 8007c2c:	9304      	str	r3, [sp, #16]
 8007c2e:	9307      	str	r3, [sp, #28]
 8007c30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c34:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c36:	4654      	mov	r4, sl
 8007c38:	2205      	movs	r2, #5
 8007c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c3e:	4853      	ldr	r0, [pc, #332]	@ (8007d8c <_vfiprintf_r+0x21c>)
 8007c40:	f7f8 fb66 	bl	8000310 <memchr>
 8007c44:	9a04      	ldr	r2, [sp, #16]
 8007c46:	b9d8      	cbnz	r0, 8007c80 <_vfiprintf_r+0x110>
 8007c48:	06d1      	lsls	r1, r2, #27
 8007c4a:	bf44      	itt	mi
 8007c4c:	2320      	movmi	r3, #32
 8007c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c52:	0713      	lsls	r3, r2, #28
 8007c54:	bf44      	itt	mi
 8007c56:	232b      	movmi	r3, #43	@ 0x2b
 8007c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c60:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c62:	d015      	beq.n	8007c90 <_vfiprintf_r+0x120>
 8007c64:	9a07      	ldr	r2, [sp, #28]
 8007c66:	4654      	mov	r4, sl
 8007c68:	2000      	movs	r0, #0
 8007c6a:	f04f 0c0a 	mov.w	ip, #10
 8007c6e:	4621      	mov	r1, r4
 8007c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c74:	3b30      	subs	r3, #48	@ 0x30
 8007c76:	2b09      	cmp	r3, #9
 8007c78:	d94b      	bls.n	8007d12 <_vfiprintf_r+0x1a2>
 8007c7a:	b1b0      	cbz	r0, 8007caa <_vfiprintf_r+0x13a>
 8007c7c:	9207      	str	r2, [sp, #28]
 8007c7e:	e014      	b.n	8007caa <_vfiprintf_r+0x13a>
 8007c80:	eba0 0308 	sub.w	r3, r0, r8
 8007c84:	fa09 f303 	lsl.w	r3, r9, r3
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	46a2      	mov	sl, r4
 8007c8e:	e7d2      	b.n	8007c36 <_vfiprintf_r+0xc6>
 8007c90:	9b03      	ldr	r3, [sp, #12]
 8007c92:	1d19      	adds	r1, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	9103      	str	r1, [sp, #12]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	bfbb      	ittet	lt
 8007c9c:	425b      	neglt	r3, r3
 8007c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8007ca2:	9307      	strge	r3, [sp, #28]
 8007ca4:	9307      	strlt	r3, [sp, #28]
 8007ca6:	bfb8      	it	lt
 8007ca8:	9204      	strlt	r2, [sp, #16]
 8007caa:	7823      	ldrb	r3, [r4, #0]
 8007cac:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cae:	d10a      	bne.n	8007cc6 <_vfiprintf_r+0x156>
 8007cb0:	7863      	ldrb	r3, [r4, #1]
 8007cb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cb4:	d132      	bne.n	8007d1c <_vfiprintf_r+0x1ac>
 8007cb6:	9b03      	ldr	r3, [sp, #12]
 8007cb8:	1d1a      	adds	r2, r3, #4
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	9203      	str	r2, [sp, #12]
 8007cbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cc2:	3402      	adds	r4, #2
 8007cc4:	9305      	str	r3, [sp, #20]
 8007cc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d9c <_vfiprintf_r+0x22c>
 8007cca:	7821      	ldrb	r1, [r4, #0]
 8007ccc:	2203      	movs	r2, #3
 8007cce:	4650      	mov	r0, sl
 8007cd0:	f7f8 fb1e 	bl	8000310 <memchr>
 8007cd4:	b138      	cbz	r0, 8007ce6 <_vfiprintf_r+0x176>
 8007cd6:	9b04      	ldr	r3, [sp, #16]
 8007cd8:	eba0 000a 	sub.w	r0, r0, sl
 8007cdc:	2240      	movs	r2, #64	@ 0x40
 8007cde:	4082      	lsls	r2, r0
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	3401      	adds	r4, #1
 8007ce4:	9304      	str	r3, [sp, #16]
 8007ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cea:	4829      	ldr	r0, [pc, #164]	@ (8007d90 <_vfiprintf_r+0x220>)
 8007cec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cf0:	2206      	movs	r2, #6
 8007cf2:	f7f8 fb0d 	bl	8000310 <memchr>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d03f      	beq.n	8007d7a <_vfiprintf_r+0x20a>
 8007cfa:	4b26      	ldr	r3, [pc, #152]	@ (8007d94 <_vfiprintf_r+0x224>)
 8007cfc:	bb1b      	cbnz	r3, 8007d46 <_vfiprintf_r+0x1d6>
 8007cfe:	9b03      	ldr	r3, [sp, #12]
 8007d00:	3307      	adds	r3, #7
 8007d02:	f023 0307 	bic.w	r3, r3, #7
 8007d06:	3308      	adds	r3, #8
 8007d08:	9303      	str	r3, [sp, #12]
 8007d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d0c:	443b      	add	r3, r7
 8007d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d10:	e76a      	b.n	8007be8 <_vfiprintf_r+0x78>
 8007d12:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d16:	460c      	mov	r4, r1
 8007d18:	2001      	movs	r0, #1
 8007d1a:	e7a8      	b.n	8007c6e <_vfiprintf_r+0xfe>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	3401      	adds	r4, #1
 8007d20:	9305      	str	r3, [sp, #20]
 8007d22:	4619      	mov	r1, r3
 8007d24:	f04f 0c0a 	mov.w	ip, #10
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d2e:	3a30      	subs	r2, #48	@ 0x30
 8007d30:	2a09      	cmp	r2, #9
 8007d32:	d903      	bls.n	8007d3c <_vfiprintf_r+0x1cc>
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d0c6      	beq.n	8007cc6 <_vfiprintf_r+0x156>
 8007d38:	9105      	str	r1, [sp, #20]
 8007d3a:	e7c4      	b.n	8007cc6 <_vfiprintf_r+0x156>
 8007d3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d40:	4604      	mov	r4, r0
 8007d42:	2301      	movs	r3, #1
 8007d44:	e7f0      	b.n	8007d28 <_vfiprintf_r+0x1b8>
 8007d46:	ab03      	add	r3, sp, #12
 8007d48:	9300      	str	r3, [sp, #0]
 8007d4a:	462a      	mov	r2, r5
 8007d4c:	4b12      	ldr	r3, [pc, #72]	@ (8007d98 <_vfiprintf_r+0x228>)
 8007d4e:	a904      	add	r1, sp, #16
 8007d50:	4630      	mov	r0, r6
 8007d52:	f3af 8000 	nop.w
 8007d56:	4607      	mov	r7, r0
 8007d58:	1c78      	adds	r0, r7, #1
 8007d5a:	d1d6      	bne.n	8007d0a <_vfiprintf_r+0x19a>
 8007d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d5e:	07d9      	lsls	r1, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_vfiprintf_r+0x1fe>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	059a      	lsls	r2, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_vfiprintf_r+0x1fe>
 8007d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d6a:	f7ff fddd 	bl	8007928 <__retarget_lock_release_recursive>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	065b      	lsls	r3, r3, #25
 8007d72:	f53f af1f 	bmi.w	8007bb4 <_vfiprintf_r+0x44>
 8007d76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d78:	e71e      	b.n	8007bb8 <_vfiprintf_r+0x48>
 8007d7a:	ab03      	add	r3, sp, #12
 8007d7c:	9300      	str	r3, [sp, #0]
 8007d7e:	462a      	mov	r2, r5
 8007d80:	4b05      	ldr	r3, [pc, #20]	@ (8007d98 <_vfiprintf_r+0x228>)
 8007d82:	a904      	add	r1, sp, #16
 8007d84:	4630      	mov	r0, r6
 8007d86:	f000 f879 	bl	8007e7c <_printf_i>
 8007d8a:	e7e4      	b.n	8007d56 <_vfiprintf_r+0x1e6>
 8007d8c:	080084c8 	.word	0x080084c8
 8007d90:	080084d2 	.word	0x080084d2
 8007d94:	00000000 	.word	0x00000000
 8007d98:	08007b4b 	.word	0x08007b4b
 8007d9c:	080084ce 	.word	0x080084ce

08007da0 <_printf_common>:
 8007da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007da4:	4616      	mov	r6, r2
 8007da6:	4698      	mov	r8, r3
 8007da8:	688a      	ldr	r2, [r1, #8]
 8007daa:	690b      	ldr	r3, [r1, #16]
 8007dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007db0:	4293      	cmp	r3, r2
 8007db2:	bfb8      	it	lt
 8007db4:	4613      	movlt	r3, r2
 8007db6:	6033      	str	r3, [r6, #0]
 8007db8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	b10a      	cbz	r2, 8007dc6 <_printf_common+0x26>
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	6033      	str	r3, [r6, #0]
 8007dc6:	6823      	ldr	r3, [r4, #0]
 8007dc8:	0699      	lsls	r1, r3, #26
 8007dca:	bf42      	ittt	mi
 8007dcc:	6833      	ldrmi	r3, [r6, #0]
 8007dce:	3302      	addmi	r3, #2
 8007dd0:	6033      	strmi	r3, [r6, #0]
 8007dd2:	6825      	ldr	r5, [r4, #0]
 8007dd4:	f015 0506 	ands.w	r5, r5, #6
 8007dd8:	d106      	bne.n	8007de8 <_printf_common+0x48>
 8007dda:	f104 0a19 	add.w	sl, r4, #25
 8007dde:	68e3      	ldr	r3, [r4, #12]
 8007de0:	6832      	ldr	r2, [r6, #0]
 8007de2:	1a9b      	subs	r3, r3, r2
 8007de4:	42ab      	cmp	r3, r5
 8007de6:	dc26      	bgt.n	8007e36 <_printf_common+0x96>
 8007de8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007dec:	6822      	ldr	r2, [r4, #0]
 8007dee:	3b00      	subs	r3, #0
 8007df0:	bf18      	it	ne
 8007df2:	2301      	movne	r3, #1
 8007df4:	0692      	lsls	r2, r2, #26
 8007df6:	d42b      	bmi.n	8007e50 <_printf_common+0xb0>
 8007df8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dfc:	4641      	mov	r1, r8
 8007dfe:	4638      	mov	r0, r7
 8007e00:	47c8      	blx	r9
 8007e02:	3001      	adds	r0, #1
 8007e04:	d01e      	beq.n	8007e44 <_printf_common+0xa4>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	6922      	ldr	r2, [r4, #16]
 8007e0a:	f003 0306 	and.w	r3, r3, #6
 8007e0e:	2b04      	cmp	r3, #4
 8007e10:	bf02      	ittt	eq
 8007e12:	68e5      	ldreq	r5, [r4, #12]
 8007e14:	6833      	ldreq	r3, [r6, #0]
 8007e16:	1aed      	subeq	r5, r5, r3
 8007e18:	68a3      	ldr	r3, [r4, #8]
 8007e1a:	bf0c      	ite	eq
 8007e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e20:	2500      	movne	r5, #0
 8007e22:	4293      	cmp	r3, r2
 8007e24:	bfc4      	itt	gt
 8007e26:	1a9b      	subgt	r3, r3, r2
 8007e28:	18ed      	addgt	r5, r5, r3
 8007e2a:	2600      	movs	r6, #0
 8007e2c:	341a      	adds	r4, #26
 8007e2e:	42b5      	cmp	r5, r6
 8007e30:	d11a      	bne.n	8007e68 <_printf_common+0xc8>
 8007e32:	2000      	movs	r0, #0
 8007e34:	e008      	b.n	8007e48 <_printf_common+0xa8>
 8007e36:	2301      	movs	r3, #1
 8007e38:	4652      	mov	r2, sl
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	47c8      	blx	r9
 8007e40:	3001      	adds	r0, #1
 8007e42:	d103      	bne.n	8007e4c <_printf_common+0xac>
 8007e44:	f04f 30ff 	mov.w	r0, #4294967295
 8007e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e4c:	3501      	adds	r5, #1
 8007e4e:	e7c6      	b.n	8007dde <_printf_common+0x3e>
 8007e50:	18e1      	adds	r1, r4, r3
 8007e52:	1c5a      	adds	r2, r3, #1
 8007e54:	2030      	movs	r0, #48	@ 0x30
 8007e56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e5a:	4422      	add	r2, r4
 8007e5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e64:	3302      	adds	r3, #2
 8007e66:	e7c7      	b.n	8007df8 <_printf_common+0x58>
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	4641      	mov	r1, r8
 8007e6e:	4638      	mov	r0, r7
 8007e70:	47c8      	blx	r9
 8007e72:	3001      	adds	r0, #1
 8007e74:	d0e6      	beq.n	8007e44 <_printf_common+0xa4>
 8007e76:	3601      	adds	r6, #1
 8007e78:	e7d9      	b.n	8007e2e <_printf_common+0x8e>
	...

08007e7c <_printf_i>:
 8007e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e80:	7e0f      	ldrb	r7, [r1, #24]
 8007e82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e84:	2f78      	cmp	r7, #120	@ 0x78
 8007e86:	4691      	mov	r9, r2
 8007e88:	4680      	mov	r8, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	469a      	mov	sl, r3
 8007e8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e92:	d807      	bhi.n	8007ea4 <_printf_i+0x28>
 8007e94:	2f62      	cmp	r7, #98	@ 0x62
 8007e96:	d80a      	bhi.n	8007eae <_printf_i+0x32>
 8007e98:	2f00      	cmp	r7, #0
 8007e9a:	f000 80d1 	beq.w	8008040 <_printf_i+0x1c4>
 8007e9e:	2f58      	cmp	r7, #88	@ 0x58
 8007ea0:	f000 80b8 	beq.w	8008014 <_printf_i+0x198>
 8007ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007eac:	e03a      	b.n	8007f24 <_printf_i+0xa8>
 8007eae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007eb2:	2b15      	cmp	r3, #21
 8007eb4:	d8f6      	bhi.n	8007ea4 <_printf_i+0x28>
 8007eb6:	a101      	add	r1, pc, #4	@ (adr r1, 8007ebc <_printf_i+0x40>)
 8007eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ebc:	08007f15 	.word	0x08007f15
 8007ec0:	08007f29 	.word	0x08007f29
 8007ec4:	08007ea5 	.word	0x08007ea5
 8007ec8:	08007ea5 	.word	0x08007ea5
 8007ecc:	08007ea5 	.word	0x08007ea5
 8007ed0:	08007ea5 	.word	0x08007ea5
 8007ed4:	08007f29 	.word	0x08007f29
 8007ed8:	08007ea5 	.word	0x08007ea5
 8007edc:	08007ea5 	.word	0x08007ea5
 8007ee0:	08007ea5 	.word	0x08007ea5
 8007ee4:	08007ea5 	.word	0x08007ea5
 8007ee8:	08008027 	.word	0x08008027
 8007eec:	08007f53 	.word	0x08007f53
 8007ef0:	08007fe1 	.word	0x08007fe1
 8007ef4:	08007ea5 	.word	0x08007ea5
 8007ef8:	08007ea5 	.word	0x08007ea5
 8007efc:	08008049 	.word	0x08008049
 8007f00:	08007ea5 	.word	0x08007ea5
 8007f04:	08007f53 	.word	0x08007f53
 8007f08:	08007ea5 	.word	0x08007ea5
 8007f0c:	08007ea5 	.word	0x08007ea5
 8007f10:	08007fe9 	.word	0x08007fe9
 8007f14:	6833      	ldr	r3, [r6, #0]
 8007f16:	1d1a      	adds	r2, r3, #4
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6032      	str	r2, [r6, #0]
 8007f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f24:	2301      	movs	r3, #1
 8007f26:	e09c      	b.n	8008062 <_printf_i+0x1e6>
 8007f28:	6833      	ldr	r3, [r6, #0]
 8007f2a:	6820      	ldr	r0, [r4, #0]
 8007f2c:	1d19      	adds	r1, r3, #4
 8007f2e:	6031      	str	r1, [r6, #0]
 8007f30:	0606      	lsls	r6, r0, #24
 8007f32:	d501      	bpl.n	8007f38 <_printf_i+0xbc>
 8007f34:	681d      	ldr	r5, [r3, #0]
 8007f36:	e003      	b.n	8007f40 <_printf_i+0xc4>
 8007f38:	0645      	lsls	r5, r0, #25
 8007f3a:	d5fb      	bpl.n	8007f34 <_printf_i+0xb8>
 8007f3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f40:	2d00      	cmp	r5, #0
 8007f42:	da03      	bge.n	8007f4c <_printf_i+0xd0>
 8007f44:	232d      	movs	r3, #45	@ 0x2d
 8007f46:	426d      	negs	r5, r5
 8007f48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f4c:	4858      	ldr	r0, [pc, #352]	@ (80080b0 <_printf_i+0x234>)
 8007f4e:	230a      	movs	r3, #10
 8007f50:	e011      	b.n	8007f76 <_printf_i+0xfa>
 8007f52:	6821      	ldr	r1, [r4, #0]
 8007f54:	6833      	ldr	r3, [r6, #0]
 8007f56:	0608      	lsls	r0, r1, #24
 8007f58:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f5c:	d402      	bmi.n	8007f64 <_printf_i+0xe8>
 8007f5e:	0649      	lsls	r1, r1, #25
 8007f60:	bf48      	it	mi
 8007f62:	b2ad      	uxthmi	r5, r5
 8007f64:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f66:	4852      	ldr	r0, [pc, #328]	@ (80080b0 <_printf_i+0x234>)
 8007f68:	6033      	str	r3, [r6, #0]
 8007f6a:	bf14      	ite	ne
 8007f6c:	230a      	movne	r3, #10
 8007f6e:	2308      	moveq	r3, #8
 8007f70:	2100      	movs	r1, #0
 8007f72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f76:	6866      	ldr	r6, [r4, #4]
 8007f78:	60a6      	str	r6, [r4, #8]
 8007f7a:	2e00      	cmp	r6, #0
 8007f7c:	db05      	blt.n	8007f8a <_printf_i+0x10e>
 8007f7e:	6821      	ldr	r1, [r4, #0]
 8007f80:	432e      	orrs	r6, r5
 8007f82:	f021 0104 	bic.w	r1, r1, #4
 8007f86:	6021      	str	r1, [r4, #0]
 8007f88:	d04b      	beq.n	8008022 <_printf_i+0x1a6>
 8007f8a:	4616      	mov	r6, r2
 8007f8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f90:	fb03 5711 	mls	r7, r3, r1, r5
 8007f94:	5dc7      	ldrb	r7, [r0, r7]
 8007f96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f9a:	462f      	mov	r7, r5
 8007f9c:	42bb      	cmp	r3, r7
 8007f9e:	460d      	mov	r5, r1
 8007fa0:	d9f4      	bls.n	8007f8c <_printf_i+0x110>
 8007fa2:	2b08      	cmp	r3, #8
 8007fa4:	d10b      	bne.n	8007fbe <_printf_i+0x142>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	07df      	lsls	r7, r3, #31
 8007faa:	d508      	bpl.n	8007fbe <_printf_i+0x142>
 8007fac:	6923      	ldr	r3, [r4, #16]
 8007fae:	6861      	ldr	r1, [r4, #4]
 8007fb0:	4299      	cmp	r1, r3
 8007fb2:	bfde      	ittt	le
 8007fb4:	2330      	movle	r3, #48	@ 0x30
 8007fb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007fba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007fbe:	1b92      	subs	r2, r2, r6
 8007fc0:	6122      	str	r2, [r4, #16]
 8007fc2:	f8cd a000 	str.w	sl, [sp]
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	aa03      	add	r2, sp, #12
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4640      	mov	r0, r8
 8007fce:	f7ff fee7 	bl	8007da0 <_printf_common>
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d14a      	bne.n	800806c <_printf_i+0x1f0>
 8007fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007fda:	b004      	add	sp, #16
 8007fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	f043 0320 	orr.w	r3, r3, #32
 8007fe6:	6023      	str	r3, [r4, #0]
 8007fe8:	4832      	ldr	r0, [pc, #200]	@ (80080b4 <_printf_i+0x238>)
 8007fea:	2778      	movs	r7, #120	@ 0x78
 8007fec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	6831      	ldr	r1, [r6, #0]
 8007ff4:	061f      	lsls	r7, r3, #24
 8007ff6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ffa:	d402      	bmi.n	8008002 <_printf_i+0x186>
 8007ffc:	065f      	lsls	r7, r3, #25
 8007ffe:	bf48      	it	mi
 8008000:	b2ad      	uxthmi	r5, r5
 8008002:	6031      	str	r1, [r6, #0]
 8008004:	07d9      	lsls	r1, r3, #31
 8008006:	bf44      	itt	mi
 8008008:	f043 0320 	orrmi.w	r3, r3, #32
 800800c:	6023      	strmi	r3, [r4, #0]
 800800e:	b11d      	cbz	r5, 8008018 <_printf_i+0x19c>
 8008010:	2310      	movs	r3, #16
 8008012:	e7ad      	b.n	8007f70 <_printf_i+0xf4>
 8008014:	4826      	ldr	r0, [pc, #152]	@ (80080b0 <_printf_i+0x234>)
 8008016:	e7e9      	b.n	8007fec <_printf_i+0x170>
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	f023 0320 	bic.w	r3, r3, #32
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	e7f6      	b.n	8008010 <_printf_i+0x194>
 8008022:	4616      	mov	r6, r2
 8008024:	e7bd      	b.n	8007fa2 <_printf_i+0x126>
 8008026:	6833      	ldr	r3, [r6, #0]
 8008028:	6825      	ldr	r5, [r4, #0]
 800802a:	6961      	ldr	r1, [r4, #20]
 800802c:	1d18      	adds	r0, r3, #4
 800802e:	6030      	str	r0, [r6, #0]
 8008030:	062e      	lsls	r6, r5, #24
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	d501      	bpl.n	800803a <_printf_i+0x1be>
 8008036:	6019      	str	r1, [r3, #0]
 8008038:	e002      	b.n	8008040 <_printf_i+0x1c4>
 800803a:	0668      	lsls	r0, r5, #25
 800803c:	d5fb      	bpl.n	8008036 <_printf_i+0x1ba>
 800803e:	8019      	strh	r1, [r3, #0]
 8008040:	2300      	movs	r3, #0
 8008042:	6123      	str	r3, [r4, #16]
 8008044:	4616      	mov	r6, r2
 8008046:	e7bc      	b.n	8007fc2 <_printf_i+0x146>
 8008048:	6833      	ldr	r3, [r6, #0]
 800804a:	1d1a      	adds	r2, r3, #4
 800804c:	6032      	str	r2, [r6, #0]
 800804e:	681e      	ldr	r6, [r3, #0]
 8008050:	6862      	ldr	r2, [r4, #4]
 8008052:	2100      	movs	r1, #0
 8008054:	4630      	mov	r0, r6
 8008056:	f7f8 f95b 	bl	8000310 <memchr>
 800805a:	b108      	cbz	r0, 8008060 <_printf_i+0x1e4>
 800805c:	1b80      	subs	r0, r0, r6
 800805e:	6060      	str	r0, [r4, #4]
 8008060:	6863      	ldr	r3, [r4, #4]
 8008062:	6123      	str	r3, [r4, #16]
 8008064:	2300      	movs	r3, #0
 8008066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800806a:	e7aa      	b.n	8007fc2 <_printf_i+0x146>
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	4632      	mov	r2, r6
 8008070:	4649      	mov	r1, r9
 8008072:	4640      	mov	r0, r8
 8008074:	47d0      	blx	sl
 8008076:	3001      	adds	r0, #1
 8008078:	d0ad      	beq.n	8007fd6 <_printf_i+0x15a>
 800807a:	6823      	ldr	r3, [r4, #0]
 800807c:	079b      	lsls	r3, r3, #30
 800807e:	d413      	bmi.n	80080a8 <_printf_i+0x22c>
 8008080:	68e0      	ldr	r0, [r4, #12]
 8008082:	9b03      	ldr	r3, [sp, #12]
 8008084:	4298      	cmp	r0, r3
 8008086:	bfb8      	it	lt
 8008088:	4618      	movlt	r0, r3
 800808a:	e7a6      	b.n	8007fda <_printf_i+0x15e>
 800808c:	2301      	movs	r3, #1
 800808e:	4632      	mov	r2, r6
 8008090:	4649      	mov	r1, r9
 8008092:	4640      	mov	r0, r8
 8008094:	47d0      	blx	sl
 8008096:	3001      	adds	r0, #1
 8008098:	d09d      	beq.n	8007fd6 <_printf_i+0x15a>
 800809a:	3501      	adds	r5, #1
 800809c:	68e3      	ldr	r3, [r4, #12]
 800809e:	9903      	ldr	r1, [sp, #12]
 80080a0:	1a5b      	subs	r3, r3, r1
 80080a2:	42ab      	cmp	r3, r5
 80080a4:	dcf2      	bgt.n	800808c <_printf_i+0x210>
 80080a6:	e7eb      	b.n	8008080 <_printf_i+0x204>
 80080a8:	2500      	movs	r5, #0
 80080aa:	f104 0619 	add.w	r6, r4, #25
 80080ae:	e7f5      	b.n	800809c <_printf_i+0x220>
 80080b0:	080084d9 	.word	0x080084d9
 80080b4:	080084ea 	.word	0x080084ea

080080b8 <__sflush_r>:
 80080b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080c0:	0716      	lsls	r6, r2, #28
 80080c2:	4605      	mov	r5, r0
 80080c4:	460c      	mov	r4, r1
 80080c6:	d454      	bmi.n	8008172 <__sflush_r+0xba>
 80080c8:	684b      	ldr	r3, [r1, #4]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dc02      	bgt.n	80080d4 <__sflush_r+0x1c>
 80080ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	dd48      	ble.n	8008166 <__sflush_r+0xae>
 80080d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080d6:	2e00      	cmp	r6, #0
 80080d8:	d045      	beq.n	8008166 <__sflush_r+0xae>
 80080da:	2300      	movs	r3, #0
 80080dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80080e0:	682f      	ldr	r7, [r5, #0]
 80080e2:	6a21      	ldr	r1, [r4, #32]
 80080e4:	602b      	str	r3, [r5, #0]
 80080e6:	d030      	beq.n	800814a <__sflush_r+0x92>
 80080e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	0759      	lsls	r1, r3, #29
 80080ee:	d505      	bpl.n	80080fc <__sflush_r+0x44>
 80080f0:	6863      	ldr	r3, [r4, #4]
 80080f2:	1ad2      	subs	r2, r2, r3
 80080f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80080f6:	b10b      	cbz	r3, 80080fc <__sflush_r+0x44>
 80080f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080fa:	1ad2      	subs	r2, r2, r3
 80080fc:	2300      	movs	r3, #0
 80080fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008100:	6a21      	ldr	r1, [r4, #32]
 8008102:	4628      	mov	r0, r5
 8008104:	47b0      	blx	r6
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	d106      	bne.n	800811a <__sflush_r+0x62>
 800810c:	6829      	ldr	r1, [r5, #0]
 800810e:	291d      	cmp	r1, #29
 8008110:	d82b      	bhi.n	800816a <__sflush_r+0xb2>
 8008112:	4a2a      	ldr	r2, [pc, #168]	@ (80081bc <__sflush_r+0x104>)
 8008114:	40ca      	lsrs	r2, r1
 8008116:	07d6      	lsls	r6, r2, #31
 8008118:	d527      	bpl.n	800816a <__sflush_r+0xb2>
 800811a:	2200      	movs	r2, #0
 800811c:	6062      	str	r2, [r4, #4]
 800811e:	04d9      	lsls	r1, r3, #19
 8008120:	6922      	ldr	r2, [r4, #16]
 8008122:	6022      	str	r2, [r4, #0]
 8008124:	d504      	bpl.n	8008130 <__sflush_r+0x78>
 8008126:	1c42      	adds	r2, r0, #1
 8008128:	d101      	bne.n	800812e <__sflush_r+0x76>
 800812a:	682b      	ldr	r3, [r5, #0]
 800812c:	b903      	cbnz	r3, 8008130 <__sflush_r+0x78>
 800812e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008132:	602f      	str	r7, [r5, #0]
 8008134:	b1b9      	cbz	r1, 8008166 <__sflush_r+0xae>
 8008136:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800813a:	4299      	cmp	r1, r3
 800813c:	d002      	beq.n	8008144 <__sflush_r+0x8c>
 800813e:	4628      	mov	r0, r5
 8008140:	f7ff fbf4 	bl	800792c <_free_r>
 8008144:	2300      	movs	r3, #0
 8008146:	6363      	str	r3, [r4, #52]	@ 0x34
 8008148:	e00d      	b.n	8008166 <__sflush_r+0xae>
 800814a:	2301      	movs	r3, #1
 800814c:	4628      	mov	r0, r5
 800814e:	47b0      	blx	r6
 8008150:	4602      	mov	r2, r0
 8008152:	1c50      	adds	r0, r2, #1
 8008154:	d1c9      	bne.n	80080ea <__sflush_r+0x32>
 8008156:	682b      	ldr	r3, [r5, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0c6      	beq.n	80080ea <__sflush_r+0x32>
 800815c:	2b1d      	cmp	r3, #29
 800815e:	d001      	beq.n	8008164 <__sflush_r+0xac>
 8008160:	2b16      	cmp	r3, #22
 8008162:	d11e      	bne.n	80081a2 <__sflush_r+0xea>
 8008164:	602f      	str	r7, [r5, #0]
 8008166:	2000      	movs	r0, #0
 8008168:	e022      	b.n	80081b0 <__sflush_r+0xf8>
 800816a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800816e:	b21b      	sxth	r3, r3
 8008170:	e01b      	b.n	80081aa <__sflush_r+0xf2>
 8008172:	690f      	ldr	r7, [r1, #16]
 8008174:	2f00      	cmp	r7, #0
 8008176:	d0f6      	beq.n	8008166 <__sflush_r+0xae>
 8008178:	0793      	lsls	r3, r2, #30
 800817a:	680e      	ldr	r6, [r1, #0]
 800817c:	bf08      	it	eq
 800817e:	694b      	ldreq	r3, [r1, #20]
 8008180:	600f      	str	r7, [r1, #0]
 8008182:	bf18      	it	ne
 8008184:	2300      	movne	r3, #0
 8008186:	eba6 0807 	sub.w	r8, r6, r7
 800818a:	608b      	str	r3, [r1, #8]
 800818c:	f1b8 0f00 	cmp.w	r8, #0
 8008190:	dde9      	ble.n	8008166 <__sflush_r+0xae>
 8008192:	6a21      	ldr	r1, [r4, #32]
 8008194:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008196:	4643      	mov	r3, r8
 8008198:	463a      	mov	r2, r7
 800819a:	4628      	mov	r0, r5
 800819c:	47b0      	blx	r6
 800819e:	2800      	cmp	r0, #0
 80081a0:	dc08      	bgt.n	80081b4 <__sflush_r+0xfc>
 80081a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	f04f 30ff 	mov.w	r0, #4294967295
 80081b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081b4:	4407      	add	r7, r0
 80081b6:	eba8 0800 	sub.w	r8, r8, r0
 80081ba:	e7e7      	b.n	800818c <__sflush_r+0xd4>
 80081bc:	20400001 	.word	0x20400001

080081c0 <_fflush_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	690b      	ldr	r3, [r1, #16]
 80081c4:	4605      	mov	r5, r0
 80081c6:	460c      	mov	r4, r1
 80081c8:	b913      	cbnz	r3, 80081d0 <_fflush_r+0x10>
 80081ca:	2500      	movs	r5, #0
 80081cc:	4628      	mov	r0, r5
 80081ce:	bd38      	pop	{r3, r4, r5, pc}
 80081d0:	b118      	cbz	r0, 80081da <_fflush_r+0x1a>
 80081d2:	6a03      	ldr	r3, [r0, #32]
 80081d4:	b90b      	cbnz	r3, 80081da <_fflush_r+0x1a>
 80081d6:	f7ff faa1 	bl	800771c <__sinit>
 80081da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0f3      	beq.n	80081ca <_fflush_r+0xa>
 80081e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081e4:	07d0      	lsls	r0, r2, #31
 80081e6:	d404      	bmi.n	80081f2 <_fflush_r+0x32>
 80081e8:	0599      	lsls	r1, r3, #22
 80081ea:	d402      	bmi.n	80081f2 <_fflush_r+0x32>
 80081ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ee:	f7ff fb9a 	bl	8007926 <__retarget_lock_acquire_recursive>
 80081f2:	4628      	mov	r0, r5
 80081f4:	4621      	mov	r1, r4
 80081f6:	f7ff ff5f 	bl	80080b8 <__sflush_r>
 80081fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081fc:	07da      	lsls	r2, r3, #31
 80081fe:	4605      	mov	r5, r0
 8008200:	d4e4      	bmi.n	80081cc <_fflush_r+0xc>
 8008202:	89a3      	ldrh	r3, [r4, #12]
 8008204:	059b      	lsls	r3, r3, #22
 8008206:	d4e1      	bmi.n	80081cc <_fflush_r+0xc>
 8008208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800820a:	f7ff fb8d 	bl	8007928 <__retarget_lock_release_recursive>
 800820e:	e7dd      	b.n	80081cc <_fflush_r+0xc>

08008210 <__swbuf_r>:
 8008210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008212:	460e      	mov	r6, r1
 8008214:	4614      	mov	r4, r2
 8008216:	4605      	mov	r5, r0
 8008218:	b118      	cbz	r0, 8008222 <__swbuf_r+0x12>
 800821a:	6a03      	ldr	r3, [r0, #32]
 800821c:	b90b      	cbnz	r3, 8008222 <__swbuf_r+0x12>
 800821e:	f7ff fa7d 	bl	800771c <__sinit>
 8008222:	69a3      	ldr	r3, [r4, #24]
 8008224:	60a3      	str	r3, [r4, #8]
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	071a      	lsls	r2, r3, #28
 800822a:	d501      	bpl.n	8008230 <__swbuf_r+0x20>
 800822c:	6923      	ldr	r3, [r4, #16]
 800822e:	b943      	cbnz	r3, 8008242 <__swbuf_r+0x32>
 8008230:	4621      	mov	r1, r4
 8008232:	4628      	mov	r0, r5
 8008234:	f000 f82a 	bl	800828c <__swsetup_r>
 8008238:	b118      	cbz	r0, 8008242 <__swbuf_r+0x32>
 800823a:	f04f 37ff 	mov.w	r7, #4294967295
 800823e:	4638      	mov	r0, r7
 8008240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	1a98      	subs	r0, r3, r2
 8008248:	6963      	ldr	r3, [r4, #20]
 800824a:	b2f6      	uxtb	r6, r6
 800824c:	4283      	cmp	r3, r0
 800824e:	4637      	mov	r7, r6
 8008250:	dc05      	bgt.n	800825e <__swbuf_r+0x4e>
 8008252:	4621      	mov	r1, r4
 8008254:	4628      	mov	r0, r5
 8008256:	f7ff ffb3 	bl	80081c0 <_fflush_r>
 800825a:	2800      	cmp	r0, #0
 800825c:	d1ed      	bne.n	800823a <__swbuf_r+0x2a>
 800825e:	68a3      	ldr	r3, [r4, #8]
 8008260:	3b01      	subs	r3, #1
 8008262:	60a3      	str	r3, [r4, #8]
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	1c5a      	adds	r2, r3, #1
 8008268:	6022      	str	r2, [r4, #0]
 800826a:	701e      	strb	r6, [r3, #0]
 800826c:	6962      	ldr	r2, [r4, #20]
 800826e:	1c43      	adds	r3, r0, #1
 8008270:	429a      	cmp	r2, r3
 8008272:	d004      	beq.n	800827e <__swbuf_r+0x6e>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	07db      	lsls	r3, r3, #31
 8008278:	d5e1      	bpl.n	800823e <__swbuf_r+0x2e>
 800827a:	2e0a      	cmp	r6, #10
 800827c:	d1df      	bne.n	800823e <__swbuf_r+0x2e>
 800827e:	4621      	mov	r1, r4
 8008280:	4628      	mov	r0, r5
 8008282:	f7ff ff9d 	bl	80081c0 <_fflush_r>
 8008286:	2800      	cmp	r0, #0
 8008288:	d0d9      	beq.n	800823e <__swbuf_r+0x2e>
 800828a:	e7d6      	b.n	800823a <__swbuf_r+0x2a>

0800828c <__swsetup_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	4b29      	ldr	r3, [pc, #164]	@ (8008334 <__swsetup_r+0xa8>)
 8008290:	4605      	mov	r5, r0
 8008292:	6818      	ldr	r0, [r3, #0]
 8008294:	460c      	mov	r4, r1
 8008296:	b118      	cbz	r0, 80082a0 <__swsetup_r+0x14>
 8008298:	6a03      	ldr	r3, [r0, #32]
 800829a:	b90b      	cbnz	r3, 80082a0 <__swsetup_r+0x14>
 800829c:	f7ff fa3e 	bl	800771c <__sinit>
 80082a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a4:	0719      	lsls	r1, r3, #28
 80082a6:	d422      	bmi.n	80082ee <__swsetup_r+0x62>
 80082a8:	06da      	lsls	r2, r3, #27
 80082aa:	d407      	bmi.n	80082bc <__swsetup_r+0x30>
 80082ac:	2209      	movs	r2, #9
 80082ae:	602a      	str	r2, [r5, #0]
 80082b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082b4:	81a3      	strh	r3, [r4, #12]
 80082b6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ba:	e033      	b.n	8008324 <__swsetup_r+0x98>
 80082bc:	0758      	lsls	r0, r3, #29
 80082be:	d512      	bpl.n	80082e6 <__swsetup_r+0x5a>
 80082c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082c2:	b141      	cbz	r1, 80082d6 <__swsetup_r+0x4a>
 80082c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082c8:	4299      	cmp	r1, r3
 80082ca:	d002      	beq.n	80082d2 <__swsetup_r+0x46>
 80082cc:	4628      	mov	r0, r5
 80082ce:	f7ff fb2d 	bl	800792c <_free_r>
 80082d2:	2300      	movs	r3, #0
 80082d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80082d6:	89a3      	ldrh	r3, [r4, #12]
 80082d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082dc:	81a3      	strh	r3, [r4, #12]
 80082de:	2300      	movs	r3, #0
 80082e0:	6063      	str	r3, [r4, #4]
 80082e2:	6923      	ldr	r3, [r4, #16]
 80082e4:	6023      	str	r3, [r4, #0]
 80082e6:	89a3      	ldrh	r3, [r4, #12]
 80082e8:	f043 0308 	orr.w	r3, r3, #8
 80082ec:	81a3      	strh	r3, [r4, #12]
 80082ee:	6923      	ldr	r3, [r4, #16]
 80082f0:	b94b      	cbnz	r3, 8008306 <__swsetup_r+0x7a>
 80082f2:	89a3      	ldrh	r3, [r4, #12]
 80082f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80082f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082fc:	d003      	beq.n	8008306 <__swsetup_r+0x7a>
 80082fe:	4621      	mov	r1, r4
 8008300:	4628      	mov	r0, r5
 8008302:	f000 f84f 	bl	80083a4 <__smakebuf_r>
 8008306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830a:	f013 0201 	ands.w	r2, r3, #1
 800830e:	d00a      	beq.n	8008326 <__swsetup_r+0x9a>
 8008310:	2200      	movs	r2, #0
 8008312:	60a2      	str	r2, [r4, #8]
 8008314:	6962      	ldr	r2, [r4, #20]
 8008316:	4252      	negs	r2, r2
 8008318:	61a2      	str	r2, [r4, #24]
 800831a:	6922      	ldr	r2, [r4, #16]
 800831c:	b942      	cbnz	r2, 8008330 <__swsetup_r+0xa4>
 800831e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008322:	d1c5      	bne.n	80082b0 <__swsetup_r+0x24>
 8008324:	bd38      	pop	{r3, r4, r5, pc}
 8008326:	0799      	lsls	r1, r3, #30
 8008328:	bf58      	it	pl
 800832a:	6962      	ldrpl	r2, [r4, #20]
 800832c:	60a2      	str	r2, [r4, #8]
 800832e:	e7f4      	b.n	800831a <__swsetup_r+0x8e>
 8008330:	2000      	movs	r0, #0
 8008332:	e7f7      	b.n	8008324 <__swsetup_r+0x98>
 8008334:	2400001c 	.word	0x2400001c

08008338 <_sbrk_r>:
 8008338:	b538      	push	{r3, r4, r5, lr}
 800833a:	4d06      	ldr	r5, [pc, #24]	@ (8008354 <_sbrk_r+0x1c>)
 800833c:	2300      	movs	r3, #0
 800833e:	4604      	mov	r4, r0
 8008340:	4608      	mov	r0, r1
 8008342:	602b      	str	r3, [r5, #0]
 8008344:	f7f8 fd3e 	bl	8000dc4 <_sbrk>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	d102      	bne.n	8008352 <_sbrk_r+0x1a>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	b103      	cbz	r3, 8008352 <_sbrk_r+0x1a>
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	bd38      	pop	{r3, r4, r5, pc}
 8008354:	2400032c 	.word	0x2400032c

08008358 <__swhatbuf_r>:
 8008358:	b570      	push	{r4, r5, r6, lr}
 800835a:	460c      	mov	r4, r1
 800835c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008360:	2900      	cmp	r1, #0
 8008362:	b096      	sub	sp, #88	@ 0x58
 8008364:	4615      	mov	r5, r2
 8008366:	461e      	mov	r6, r3
 8008368:	da0d      	bge.n	8008386 <__swhatbuf_r+0x2e>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008370:	f04f 0100 	mov.w	r1, #0
 8008374:	bf14      	ite	ne
 8008376:	2340      	movne	r3, #64	@ 0x40
 8008378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800837c:	2000      	movs	r0, #0
 800837e:	6031      	str	r1, [r6, #0]
 8008380:	602b      	str	r3, [r5, #0]
 8008382:	b016      	add	sp, #88	@ 0x58
 8008384:	bd70      	pop	{r4, r5, r6, pc}
 8008386:	466a      	mov	r2, sp
 8008388:	f000 f848 	bl	800841c <_fstat_r>
 800838c:	2800      	cmp	r0, #0
 800838e:	dbec      	blt.n	800836a <__swhatbuf_r+0x12>
 8008390:	9901      	ldr	r1, [sp, #4]
 8008392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800839a:	4259      	negs	r1, r3
 800839c:	4159      	adcs	r1, r3
 800839e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083a2:	e7eb      	b.n	800837c <__swhatbuf_r+0x24>

080083a4 <__smakebuf_r>:
 80083a4:	898b      	ldrh	r3, [r1, #12]
 80083a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083a8:	079d      	lsls	r5, r3, #30
 80083aa:	4606      	mov	r6, r0
 80083ac:	460c      	mov	r4, r1
 80083ae:	d507      	bpl.n	80083c0 <__smakebuf_r+0x1c>
 80083b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	6123      	str	r3, [r4, #16]
 80083b8:	2301      	movs	r3, #1
 80083ba:	6163      	str	r3, [r4, #20]
 80083bc:	b003      	add	sp, #12
 80083be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083c0:	ab01      	add	r3, sp, #4
 80083c2:	466a      	mov	r2, sp
 80083c4:	f7ff ffc8 	bl	8008358 <__swhatbuf_r>
 80083c8:	9f00      	ldr	r7, [sp, #0]
 80083ca:	4605      	mov	r5, r0
 80083cc:	4639      	mov	r1, r7
 80083ce:	4630      	mov	r0, r6
 80083d0:	f7ff fb18 	bl	8007a04 <_malloc_r>
 80083d4:	b948      	cbnz	r0, 80083ea <__smakebuf_r+0x46>
 80083d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083da:	059a      	lsls	r2, r3, #22
 80083dc:	d4ee      	bmi.n	80083bc <__smakebuf_r+0x18>
 80083de:	f023 0303 	bic.w	r3, r3, #3
 80083e2:	f043 0302 	orr.w	r3, r3, #2
 80083e6:	81a3      	strh	r3, [r4, #12]
 80083e8:	e7e2      	b.n	80083b0 <__smakebuf_r+0xc>
 80083ea:	89a3      	ldrh	r3, [r4, #12]
 80083ec:	6020      	str	r0, [r4, #0]
 80083ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083f2:	81a3      	strh	r3, [r4, #12]
 80083f4:	9b01      	ldr	r3, [sp, #4]
 80083f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083fa:	b15b      	cbz	r3, 8008414 <__smakebuf_r+0x70>
 80083fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008400:	4630      	mov	r0, r6
 8008402:	f000 f81d 	bl	8008440 <_isatty_r>
 8008406:	b128      	cbz	r0, 8008414 <__smakebuf_r+0x70>
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	f023 0303 	bic.w	r3, r3, #3
 800840e:	f043 0301 	orr.w	r3, r3, #1
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	89a3      	ldrh	r3, [r4, #12]
 8008416:	431d      	orrs	r5, r3
 8008418:	81a5      	strh	r5, [r4, #12]
 800841a:	e7cf      	b.n	80083bc <__smakebuf_r+0x18>

0800841c <_fstat_r>:
 800841c:	b538      	push	{r3, r4, r5, lr}
 800841e:	4d07      	ldr	r5, [pc, #28]	@ (800843c <_fstat_r+0x20>)
 8008420:	2300      	movs	r3, #0
 8008422:	4604      	mov	r4, r0
 8008424:	4608      	mov	r0, r1
 8008426:	4611      	mov	r1, r2
 8008428:	602b      	str	r3, [r5, #0]
 800842a:	f7f8 fca2 	bl	8000d72 <_fstat>
 800842e:	1c43      	adds	r3, r0, #1
 8008430:	d102      	bne.n	8008438 <_fstat_r+0x1c>
 8008432:	682b      	ldr	r3, [r5, #0]
 8008434:	b103      	cbz	r3, 8008438 <_fstat_r+0x1c>
 8008436:	6023      	str	r3, [r4, #0]
 8008438:	bd38      	pop	{r3, r4, r5, pc}
 800843a:	bf00      	nop
 800843c:	2400032c 	.word	0x2400032c

08008440 <_isatty_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	4d06      	ldr	r5, [pc, #24]	@ (800845c <_isatty_r+0x1c>)
 8008444:	2300      	movs	r3, #0
 8008446:	4604      	mov	r4, r0
 8008448:	4608      	mov	r0, r1
 800844a:	602b      	str	r3, [r5, #0]
 800844c:	f7f8 fca1 	bl	8000d92 <_isatty>
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	d102      	bne.n	800845a <_isatty_r+0x1a>
 8008454:	682b      	ldr	r3, [r5, #0]
 8008456:	b103      	cbz	r3, 800845a <_isatty_r+0x1a>
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	2400032c 	.word	0x2400032c

08008460 <_init>:
 8008460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008462:	bf00      	nop
 8008464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008466:	bc08      	pop	{r3}
 8008468:	469e      	mov	lr, r3
 800846a:	4770      	bx	lr

0800846c <_fini>:
 800846c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800846e:	bf00      	nop
 8008470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008472:	bc08      	pop	{r3}
 8008474:	469e      	mov	lr, r3
 8008476:	4770      	bx	lr
