// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_2543;
reg   [0:0] exitcond_reg_2543_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_reg_2552;
reg   [0:0] or_cond_i_i_reg_2552_pp0_iter1_reg;
reg   [0:0] icmp_reg_2492;
reg   [0:0] tmp_1_reg_2483;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] or_cond_i_reg_2579;
reg   [0:0] or_cond_i_reg_2579_pp0_iter3_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [10:0] t_V_2_reg_528;
wire   [1:0] tmp_6_fu_539_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_555_p2;
wire    ap_CS_fsm_state3;
wire   [10:0] i_V_fu_561_p2;
reg   [10:0] i_V_reg_2478;
wire   [0:0] tmp_1_fu_567_p2;
wire   [0:0] tmp_73_0_0_not_fu_573_p2;
reg   [0:0] tmp_73_0_0_not_reg_2487;
wire   [0:0] icmp_fu_589_p2;
wire   [0:0] tmp_2_fu_595_p2;
reg   [0:0] tmp_2_reg_2497;
wire   [0:0] tmp_117_0_1_fu_601_p2;
reg   [0:0] tmp_117_0_1_reg_2501;
wire   [0:0] tmp_3_fu_607_p2;
reg   [0:0] tmp_3_reg_2505;
wire   [1:0] tmp_33_fu_803_p2;
reg   [1:0] tmp_33_reg_2518;
wire   [1:0] row_assign_9_0_1_t_fu_817_p2;
reg   [1:0] row_assign_9_0_1_t_reg_2523;
wire   [1:0] row_assign_9_0_2_t_fu_831_p2;
reg   [1:0] row_assign_9_0_2_t_reg_2530;
wire   [1:0] row_assign_9_1_0_t_fu_863_p2;
reg   [1:0] row_assign_9_1_0_t_reg_2537;
wire   [0:0] exitcond_fu_873_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_predicate_op222_read_state6;
reg    ap_predicate_op234_read_state6;
reg    ap_predicate_op264_read_state6;
reg    ap_predicate_op276_read_state6;
reg    ap_predicate_op303_read_state6;
reg    ap_predicate_op312_read_state6;
reg    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_state8_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_reg_2543_pp0_iter2_reg;
wire   [10:0] j_V_fu_879_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_fu_931_p2;
wire  signed [13:0] x_fu_1001_p3;
reg  signed [13:0] x_reg_2556;
wire   [1:0] tmp_49_fu_1009_p1;
reg   [1:0] tmp_49_reg_2561;
reg   [1:0] tmp_49_reg_2561_pp0_iter1_reg;
wire   [0:0] brmerge_fu_1013_p2;
reg   [0:0] brmerge_reg_2566;
reg   [0:0] brmerge_reg_2566_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_1018_p2;
reg   [0:0] or_cond_i_reg_2579_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_2579_pp0_iter2_reg;
reg   [10:0] k_buf_0_val_3_addr_reg_2583;
reg   [10:0] k_buf_0_val_4_addr_reg_2589;
reg   [10:0] k_buf_0_val_5_addr_reg_2595;
reg   [10:0] k_buf_1_val_3_addr_reg_2601;
reg   [10:0] k_buf_1_val_4_addr_reg_2607;
reg   [10:0] k_buf_1_val_5_addr_reg_2613;
reg   [10:0] k_buf_2_val_3_addr_reg_2619;
reg   [10:0] k_buf_2_val_4_addr_reg_2625;
reg   [10:0] k_buf_2_val_5_addr_reg_2631;
wire   [7:0] src_kernel_win_0_va_6_fu_1178_p3;
reg   [7:0] src_kernel_win_0_va_6_reg_2637;
wire   [7:0] src_kernel_win_0_va_7_fu_1196_p3;
reg   [7:0] src_kernel_win_0_va_7_reg_2644;
wire   [7:0] src_kernel_win_0_va_8_fu_1214_p3;
reg   [7:0] src_kernel_win_0_va_8_reg_2651;
wire   [7:0] src_kernel_win_1_va_6_fu_1346_p3;
reg   [7:0] src_kernel_win_1_va_6_reg_2657;
wire   [7:0] src_kernel_win_1_va_7_fu_1364_p3;
reg   [7:0] src_kernel_win_1_va_7_reg_2664;
wire   [7:0] src_kernel_win_1_va_8_fu_1382_p3;
reg   [7:0] src_kernel_win_1_va_8_reg_2671;
wire   [7:0] src_kernel_win_2_va_9_fu_1496_p3;
reg   [7:0] src_kernel_win_2_va_9_reg_2677;
wire   [7:0] src_kernel_win_2_va_10_fu_1514_p3;
reg   [7:0] src_kernel_win_2_va_10_reg_2684;
wire   [7:0] src_kernel_win_2_va_11_fu_1532_p3;
reg   [7:0] src_kernel_win_2_va_11_reg_2691;
reg   [0:0] isneg_reg_2697;
wire   [7:0] p_Val2_1_fu_1685_p2;
reg   [7:0] p_Val2_1_reg_2703;
wire   [0:0] not_i_i_i_fu_1701_p2;
reg   [0:0] not_i_i_i_reg_2708;
reg   [0:0] isneg_1_reg_2713;
wire   [7:0] p_Val2_3_fu_1853_p2;
reg   [7:0] p_Val2_3_reg_2719;
wire   [0:0] not_i_i_i1_fu_1869_p2;
reg   [0:0] not_i_i_i1_reg_2724;
reg   [0:0] isneg_2_reg_2729;
wire   [7:0] p_Val2_6_fu_2021_p2;
reg   [7:0] p_Val2_6_reg_2735;
wire   [0:0] not_i_i_i2_fu_2037_p2;
reg   [0:0] not_i_i_i2_reg_2740;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state6;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_5_reg_506;
wire   [0:0] tmp_7_fu_545_p2;
reg   [10:0] t_V_reg_517;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_35_fu_1026_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_164;
reg   [7:0] src_kernel_win_0_va_1_fu_168;
reg   [7:0] src_kernel_win_0_va_2_fu_172;
reg   [7:0] src_kernel_win_0_va_3_fu_176;
reg   [7:0] src_kernel_win_0_va_4_fu_180;
reg   [7:0] src_kernel_win_0_va_5_fu_184;
reg   [7:0] src_kernel_win_1_va_fu_188;
reg   [7:0] src_kernel_win_1_va_1_fu_192;
reg   [7:0] src_kernel_win_1_va_2_fu_196;
reg   [7:0] src_kernel_win_1_va_3_fu_200;
reg   [7:0] src_kernel_win_1_va_4_fu_204;
reg   [7:0] src_kernel_win_1_va_5_fu_208;
reg   [7:0] src_kernel_win_2_va_fu_212;
reg   [7:0] src_kernel_win_2_va_1_fu_216;
reg   [7:0] src_kernel_win_2_va_2_fu_220;
reg   [7:0] src_kernel_win_2_va_3_fu_224;
reg   [7:0] src_kernel_win_2_va_4_fu_228;
reg   [7:0] src_kernel_win_2_va_5_fu_232;
reg   [7:0] right_border_buf_0_s_fu_236;
wire   [7:0] col_buf_0_val_0_0_fu_1083_p3;
reg   [7:0] right_border_buf_0_1_fu_240;
reg   [7:0] right_border_buf_2_s_fu_244;
reg   [7:0] right_border_buf_0_2_fu_248;
wire   [7:0] col_buf_0_val_1_0_fu_1102_p3;
reg   [7:0] right_border_buf_0_3_fu_252;
reg   [7:0] right_border_buf_2_1_fu_256;
wire   [7:0] col_buf_2_val_2_0_fu_1448_p3;
reg   [7:0] right_border_buf_0_4_fu_260;
wire   [7:0] col_buf_0_val_2_0_fu_1121_p3;
reg   [7:0] right_border_buf_0_5_fu_264;
reg   [7:0] right_border_buf_2_2_fu_268;
reg   [7:0] right_border_buf_1_s_fu_272;
wire   [7:0] col_buf_1_val_0_0_fu_1251_p3;
reg   [7:0] right_border_buf_1_1_fu_276;
reg   [7:0] right_border_buf_2_3_fu_280;
wire   [7:0] col_buf_2_val_1_0_fu_1429_p3;
reg   [7:0] right_border_buf_1_2_fu_284;
wire   [7:0] col_buf_1_val_1_0_fu_1270_p3;
reg   [7:0] right_border_buf_1_3_fu_288;
reg   [7:0] right_border_buf_2_4_fu_292;
reg   [7:0] right_border_buf_1_4_fu_296;
wire   [7:0] col_buf_1_val_2_0_fu_1289_p3;
reg   [7:0] right_border_buf_1_5_fu_300;
reg   [7:0] right_border_buf_2_5_fu_304;
wire   [7:0] col_buf_2_val_0_0_fu_1410_p3;
wire   [9:0] tmp_fu_579_p4;
wire   [11:0] t_V_cast_fu_551_p1;
wire   [11:0] tmp_4_fu_613_p2;
wire   [0:0] tmp_8_fu_619_p3;
wire   [0:0] tmp_9_fu_633_p2;
wire   [0:0] rev_fu_627_p2;
wire   [0:0] tmp_10_fu_645_p3;
wire   [11:0] p_assign_7_fu_653_p2;
wire  signed [11:0] p_p2_i413_i_fu_659_p3;
wire  signed [13:0] p_p2_i413_i_0_cast_ca_fu_667_p1;
wire   [11:0] p_assign_6_0_1_fu_683_p2;
wire   [1:0] tmp_14_fu_705_p1;
wire   [0:0] tmp_13_fu_697_p3;
wire   [1:0] tmp_15_fu_709_p2;
wire   [1:0] tmp_16_fu_715_p1;
wire   [11:0] p_assign_6_0_2_fu_727_p2;
wire   [1:0] tmp_21_fu_749_p1;
wire   [0:0] tmp_20_fu_741_p3;
wire   [1:0] tmp_22_fu_753_p2;
wire   [1:0] tmp_23_fu_759_p1;
wire   [13:0] p_assign_8_fu_677_p2;
wire   [0:0] tmp_11_fu_671_p2;
wire   [1:0] tmp_27_fu_779_p1;
wire   [1:0] tmp_28_fu_783_p1;
wire   [0:0] or_cond_i412_i_fu_639_p2;
wire   [1:0] tmp_26_fu_775_p1;
wire   [1:0] tmp_29_fu_787_p3;
wire   [1:0] tmp_31_fu_795_p3;
wire   [0:0] tmp_12_fu_689_p3;
wire   [1:0] tmp_18_fu_719_p3;
wire   [1:0] tmp_34_fu_809_p3;
wire   [0:0] tmp_19_fu_733_p3;
wire   [1:0] tmp_24_fu_763_p3;
wire   [1:0] tmp_40_fu_823_p3;
wire   [1:0] tmp_25_fu_771_p1;
wire   [1:0] tmp_41_fu_837_p2;
wire   [1:0] tmp_43_fu_851_p1;
wire   [1:0] tmp_42_fu_843_p3;
wire   [1:0] tmp_44_fu_855_p3;
wire   [9:0] tmp_46_fu_885_p4;
wire   [11:0] t_V_2_cast_fu_869_p1;
wire  signed [11:0] ImagLoc_x_fu_901_p2;
wire   [0:0] tmp_47_fu_911_p3;
wire   [0:0] tmp_30_fu_925_p2;
wire   [0:0] rev1_fu_919_p2;
wire   [0:0] tmp_48_fu_937_p3;
wire   [11:0] p_assign_1_fu_945_p2;
wire  signed [11:0] p_p2_i_i_fu_951_p3;
wire  signed [13:0] p_p2_i_i_cast_cast_fu_959_p1;
wire  signed [13:0] ImagLoc_x_cast66_cas_fu_907_p1;
wire   [13:0] p_assign_2_fu_969_p2;
wire   [0:0] tmp_30_not_fu_983_p2;
wire   [0:0] tmp_32_fu_963_p2;
wire   [0:0] sel_tmp1_fu_989_p2;
wire   [0:0] sel_tmp2_fu_995_p2;
wire   [13:0] sel_tmp_fu_975_p3;
wire   [0:0] icmp1_fu_895_p2;
wire  signed [31:0] x_cast_fu_1023_p1;
wire   [1:0] col_assign_2_0_t_fu_1066_p2;
wire   [7:0] tmp_36_fu_1071_p5;
wire   [7:0] tmp_37_fu_1090_p5;
wire   [7:0] tmp_38_fu_1109_p5;
wire   [7:0] tmp_39_fu_1167_p5;
wire   [7:0] tmp_45_fu_1185_p5;
wire   [7:0] tmp_51_fu_1203_p5;
wire   [7:0] tmp_58_fu_1239_p5;
wire   [7:0] tmp_59_fu_1258_p5;
wire   [7:0] tmp_60_fu_1277_p5;
wire   [7:0] tmp_61_fu_1335_p5;
wire   [7:0] tmp_65_fu_1353_p5;
wire   [7:0] tmp_66_fu_1371_p5;
wire   [7:0] tmp_72_fu_1398_p5;
wire   [7:0] tmp_73_fu_1417_p5;
wire   [7:0] tmp_74_fu_1436_p5;
wire   [7:0] tmp_75_fu_1485_p5;
wire   [7:0] tmp_76_fu_1503_p5;
wire   [7:0] tmp_77_fu_1521_p5;
wire   [8:0] tmp_161_0_0_2_cast_fu_1552_p1;
wire   [8:0] OP1_V_0_0_cast_fu_1548_p1;
wire  signed [8:0] p_Val2_10_0_0_2_fu_1555_p2;
wire   [8:0] p_shl_fu_1565_p3;
wire   [9:0] p_shl_cast_fu_1573_p1;
wire  signed [9:0] r_V_7_0_1_fu_1577_p2;
wire   [8:0] r_V_7_0_1_2_fu_1595_p3;
wire   [8:0] OP1_V_0_2_cast_fu_1611_p1;
wire  signed [8:0] r_V_7_0_2_fu_1615_p2;
wire  signed [10:0] tmp_161_0_2_cast_fu_1621_p1;
wire  signed [10:0] tmp_161_0_1_cast_fu_1583_p1;
wire   [9:0] tmp_161_0_2_2_cast_c_fu_1629_p1;
wire  signed [9:0] p_Val2_10_0_0_2_ca_fu_1561_p1;
wire   [9:0] tmp57_fu_1638_p2;
wire   [10:0] tmp_161_0_1_cast_55_fu_1602_p1;
wire  signed [10:0] tmp69_cast_fu_1644_p1;
wire   [10:0] tmp56_fu_1632_p2;
wire   [10:0] tmp58_fu_1648_p2;
wire   [10:0] p_Val2_2_fu_1654_p2;
wire   [7:0] tmp_54_fu_1591_p1;
wire   [7:0] tmp_53_fu_1587_p1;
wire   [7:0] tmp_56_fu_1625_p1;
wire   [7:0] tmp_55_fu_1606_p2;
wire   [7:0] tmp60_fu_1674_p2;
wire   [7:0] tmp59_fu_1668_p2;
wire   [7:0] tmp61_fu_1679_p2;
wire   [2:0] tmp_57_fu_1691_p4;
wire   [8:0] tmp_161_1_0_2_cast_fu_1720_p1;
wire   [8:0] OP1_V_1_0_cast_fu_1716_p1;
wire  signed [8:0] p_Val2_10_1_0_2_fu_1723_p2;
wire   [8:0] p_shl1_fu_1733_p3;
wire   [9:0] p_shl1_cast_fu_1741_p1;
wire  signed [9:0] r_V_7_1_1_fu_1745_p2;
wire   [8:0] r_V_7_1_1_2_fu_1763_p3;
wire   [8:0] OP1_V_1_2_cast_fu_1779_p1;
wire  signed [8:0] r_V_7_1_2_fu_1783_p2;
wire  signed [10:0] tmp_161_1_2_cast_fu_1789_p1;
wire  signed [10:0] tmp_161_1_1_cast_fu_1751_p1;
wire   [9:0] tmp_161_1_2_2_cast_c_fu_1797_p1;
wire  signed [9:0] p_Val2_10_1_0_2_ca_fu_1729_p1;
wire   [9:0] tmp72_fu_1806_p2;
wire   [10:0] tmp_161_1_1_cast_57_fu_1770_p1;
wire  signed [10:0] tmp77_cast_fu_1812_p1;
wire   [10:0] tmp71_fu_1800_p2;
wire   [10:0] tmp73_fu_1816_p2;
wire   [10:0] p_Val2_5_fu_1822_p2;
wire   [7:0] tmp_68_fu_1759_p1;
wire   [7:0] tmp_67_fu_1755_p1;
wire   [7:0] tmp_70_fu_1793_p1;
wire   [7:0] tmp_69_fu_1774_p2;
wire   [7:0] tmp76_fu_1842_p2;
wire   [7:0] tmp75_fu_1836_p2;
wire   [7:0] tmp77_fu_1847_p2;
wire   [2:0] tmp_71_fu_1859_p4;
wire   [8:0] tmp_161_2_0_2_cast_fu_1888_p1;
wire   [8:0] OP1_V_2_0_cast_fu_1884_p1;
wire  signed [8:0] p_Val2_10_2_0_2_fu_1891_p2;
wire   [8:0] p_shl2_fu_1901_p3;
wire   [9:0] p_shl2_cast_fu_1909_p1;
wire  signed [9:0] r_V_7_2_1_fu_1913_p2;
wire   [8:0] r_V_7_2_1_2_fu_1931_p3;
wire   [8:0] OP1_V_2_2_cast_fu_1947_p1;
wire  signed [8:0] r_V_7_2_2_fu_1951_p2;
wire  signed [10:0] tmp_161_2_2_cast_fu_1957_p1;
wire  signed [10:0] tmp_161_2_1_cast_fu_1919_p1;
wire   [9:0] tmp_161_2_2_2_cast_c_fu_1965_p1;
wire  signed [9:0] p_Val2_10_2_0_2_ca_fu_1897_p1;
wire   [9:0] tmp85_fu_1974_p2;
wire   [10:0] tmp_161_2_1_cast_59_fu_1938_p1;
wire  signed [10:0] tmp85_cast_fu_1980_p1;
wire   [10:0] tmp83_fu_1968_p2;
wire   [10:0] tmp84_fu_1984_p2;
wire   [10:0] p_Val2_s_fu_1990_p2;
wire   [7:0] tmp_86_fu_1927_p1;
wire   [7:0] tmp_85_fu_1923_p1;
wire   [7:0] tmp_89_fu_1961_p1;
wire   [7:0] tmp_88_fu_1942_p2;
wire   [7:0] tmp88_fu_2010_p2;
wire   [7:0] tmp86_fu_2004_p2;
wire   [7:0] tmp87_fu_2015_p2;
wire   [2:0] tmp_78_fu_2027_p4;
wire   [0:0] tmp_i_i_fu_2151_p2;
wire   [0:0] overflow_fu_2156_p2;
wire   [0:0] tmp_i_i_56_fu_2169_p2;
wire   [7:0] p_mux_i_i_cast_fu_2161_p3;
wire   [0:0] tmp_i_i1_fu_2182_p2;
wire   [0:0] overflow_1_fu_2187_p2;
wire   [0:0] tmp_i_i1_58_fu_2200_p2;
wire   [7:0] p_mux_i_i30_cast_fu_2192_p3;
wire   [0:0] tmp_i_i2_fu_2213_p2;
wire   [0:0] overflow_2_fu_2218_p2;
wire   [0:0] tmp_i_i2_60_fu_2231_p2;
wire   [7:0] p_mux_i_i39_cast_fu_2223_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_576;
reg    ap_condition_570;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_2583),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_2589),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_2595),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_2601),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_addr_reg_2607),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_addr_reg_2613),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_2619),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_addr_reg_2625),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1680 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_addr_reg_2631),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U23(
    .din0(right_border_buf_0_s_fu_236),
    .din1(right_border_buf_0_1_fu_240),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_36_fu_1071_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U24(
    .din0(right_border_buf_0_2_fu_248),
    .din1(right_border_buf_0_3_fu_252),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_37_fu_1090_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U25(
    .din0(right_border_buf_0_4_fu_260),
    .din1(right_border_buf_0_5_fu_264),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_38_fu_1109_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U26(
    .din0(col_buf_0_val_0_0_fu_1083_p3),
    .din1(col_buf_0_val_1_0_fu_1102_p3),
    .din2(col_buf_0_val_2_0_fu_1121_p3),
    .din3(tmp_33_reg_2518),
    .dout(tmp_39_fu_1167_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U27(
    .din0(col_buf_0_val_0_0_fu_1083_p3),
    .din1(col_buf_0_val_1_0_fu_1102_p3),
    .din2(col_buf_0_val_2_0_fu_1121_p3),
    .din3(row_assign_9_0_1_t_reg_2523),
    .dout(tmp_45_fu_1185_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U28(
    .din0(col_buf_0_val_0_0_fu_1083_p3),
    .din1(col_buf_0_val_1_0_fu_1102_p3),
    .din2(col_buf_0_val_2_0_fu_1121_p3),
    .din3(row_assign_9_0_2_t_reg_2530),
    .dout(tmp_51_fu_1203_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U29(
    .din0(right_border_buf_1_s_fu_272),
    .din1(right_border_buf_1_1_fu_276),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_58_fu_1239_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U30(
    .din0(right_border_buf_1_2_fu_284),
    .din1(right_border_buf_1_3_fu_288),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_59_fu_1258_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U31(
    .din0(right_border_buf_1_4_fu_296),
    .din1(right_border_buf_1_5_fu_300),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_60_fu_1277_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U32(
    .din0(col_buf_1_val_0_0_fu_1251_p3),
    .din1(col_buf_1_val_1_0_fu_1270_p3),
    .din2(col_buf_1_val_2_0_fu_1289_p3),
    .din3(row_assign_9_1_0_t_reg_2537),
    .dout(tmp_61_fu_1335_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U33(
    .din0(col_buf_1_val_0_0_fu_1251_p3),
    .din1(col_buf_1_val_1_0_fu_1270_p3),
    .din2(col_buf_1_val_2_0_fu_1289_p3),
    .din3(row_assign_9_0_1_t_reg_2523),
    .dout(tmp_65_fu_1353_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U34(
    .din0(col_buf_1_val_0_0_fu_1251_p3),
    .din1(col_buf_1_val_1_0_fu_1270_p3),
    .din2(col_buf_1_val_2_0_fu_1289_p3),
    .din3(row_assign_9_0_2_t_reg_2530),
    .dout(tmp_66_fu_1371_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U35(
    .din0(right_border_buf_2_5_fu_304),
    .din1(right_border_buf_2_4_fu_292),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_72_fu_1398_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U36(
    .din0(right_border_buf_2_3_fu_280),
    .din1(right_border_buf_2_2_fu_268),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_73_fu_1417_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U37(
    .din0(right_border_buf_2_1_fu_256),
    .din1(right_border_buf_2_s_fu_244),
    .din2(8'd0),
    .din3(col_assign_2_0_t_fu_1066_p2),
    .dout(tmp_74_fu_1436_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U38(
    .din0(col_buf_2_val_0_0_fu_1410_p3),
    .din1(col_buf_2_val_1_0_fu_1429_p3),
    .din2(col_buf_2_val_2_0_fu_1448_p3),
    .din3(row_assign_9_1_0_t_reg_2537),
    .dout(tmp_75_fu_1485_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U39(
    .din0(col_buf_2_val_0_0_fu_1410_p3),
    .din1(col_buf_2_val_1_0_fu_1429_p3),
    .din2(col_buf_2_val_2_0_fu_1448_p3),
    .din3(row_assign_9_0_1_t_reg_2523),
    .dout(tmp_76_fu_1503_p5)
);

subsamble_mux_32_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
subsamble_mux_32_ncg_U40(
    .din0(col_buf_2_val_0_0_fu_1410_p3),
    .din1(col_buf_2_val_1_0_fu_1429_p3),
    .din2(col_buf_2_val_2_0_fu_1448_p3),
    .din3(row_assign_9_0_2_t_reg_2530),
    .dout(tmp_77_fu_1521_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond_fu_873_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state6)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((exitcond1_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_873_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_2_reg_528 <= j_V_fu_879_p2;
    end else if (((exitcond1_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_2_reg_528 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_517 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_517 <= i_V_reg_2478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_5_reg_506 <= 2'd0;
    end else if (((tmp_7_fu_545_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_5_reg_506 <= tmp_6_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_873_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_2566 <= brmerge_fu_1013_p2;
        or_cond_i_i_reg_2552 <= or_cond_i_i_fu_931_p2;
        or_cond_i_reg_2579 <= or_cond_i_fu_1018_p2;
        tmp_49_reg_2561 <= tmp_49_fu_1009_p1;
        x_reg_2556 <= x_fu_1001_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_2566_pp0_iter1_reg <= brmerge_reg_2566;
        exitcond_reg_2543 <= exitcond_fu_873_p2;
        exitcond_reg_2543_pp0_iter1_reg <= exitcond_reg_2543;
        or_cond_i_i_reg_2552_pp0_iter1_reg <= or_cond_i_i_reg_2552;
        or_cond_i_reg_2579_pp0_iter1_reg <= or_cond_i_reg_2579;
        tmp_49_reg_2561_pp0_iter1_reg <= tmp_49_reg_2561;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_reg_2543_pp0_iter2_reg <= exitcond_reg_2543_pp0_iter1_reg;
        or_cond_i_reg_2579_pp0_iter2_reg <= or_cond_i_reg_2579_pp0_iter1_reg;
        or_cond_i_reg_2579_pp0_iter3_reg <= or_cond_i_reg_2579_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_2478 <= i_V_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_2492 <= icmp_fu_589_p2;
        row_assign_9_0_1_t_reg_2523 <= row_assign_9_0_1_t_fu_817_p2;
        row_assign_9_0_2_t_reg_2530 <= row_assign_9_0_2_t_fu_831_p2;
        row_assign_9_1_0_t_reg_2537 <= row_assign_9_1_0_t_fu_863_p2;
        tmp_117_0_1_reg_2501 <= tmp_117_0_1_fu_601_p2;
        tmp_1_reg_2483 <= tmp_1_fu_567_p2;
        tmp_2_reg_2497 <= tmp_2_fu_595_p2;
        tmp_33_reg_2518 <= tmp_33_fu_803_p2;
        tmp_3_reg_2505 <= tmp_3_fu_607_p2;
        tmp_73_0_0_not_reg_2487 <= tmp_73_0_0_not_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_2579_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        isneg_1_reg_2713 <= p_Val2_5_fu_1822_p2[32'd10];
        isneg_2_reg_2729 <= p_Val2_s_fu_1990_p2[32'd10];
        isneg_reg_2697 <= p_Val2_2_fu_1654_p2[32'd10];
        not_i_i_i1_reg_2724 <= not_i_i_i1_fu_1869_p2;
        not_i_i_i2_reg_2740 <= not_i_i_i2_fu_2037_p2;
        not_i_i_i_reg_2708 <= not_i_i_i_fu_1701_p2;
        p_Val2_1_reg_2703 <= p_Val2_1_fu_1685_p2;
        p_Val2_3_reg_2719 <= p_Val2_3_fu_1853_p2;
        p_Val2_6_reg_2735 <= p_Val2_6_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2543 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_addr_reg_2583 <= tmp_35_fu_1026_p1;
        k_buf_0_val_4_addr_reg_2589 <= tmp_35_fu_1026_p1;
        k_buf_0_val_5_addr_reg_2595 <= tmp_35_fu_1026_p1;
        k_buf_1_val_3_addr_reg_2601 <= tmp_35_fu_1026_p1;
        k_buf_1_val_4_addr_reg_2607 <= tmp_35_fu_1026_p1;
        k_buf_1_val_5_addr_reg_2613 <= tmp_35_fu_1026_p1;
        k_buf_2_val_3_addr_reg_2619 <= tmp_35_fu_1026_p1;
        k_buf_2_val_4_addr_reg_2625 <= tmp_35_fu_1026_p1;
        k_buf_2_val_5_addr_reg_2631 <= tmp_35_fu_1026_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1))) begin
        right_border_buf_0_1_fu_240 <= right_border_buf_0_s_fu_236;
        right_border_buf_0_2_fu_248 <= col_buf_0_val_1_0_fu_1102_p3;
        right_border_buf_0_3_fu_252 <= right_border_buf_0_2_fu_248;
        right_border_buf_0_4_fu_260 <= col_buf_0_val_2_0_fu_1121_p3;
        right_border_buf_0_5_fu_264 <= right_border_buf_0_4_fu_260;
        right_border_buf_0_s_fu_236 <= col_buf_0_val_0_0_fu_1083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1))) begin
        right_border_buf_1_1_fu_276 <= right_border_buf_1_s_fu_272;
        right_border_buf_1_2_fu_284 <= col_buf_1_val_1_0_fu_1270_p3;
        right_border_buf_1_3_fu_288 <= right_border_buf_1_2_fu_284;
        right_border_buf_1_4_fu_296 <= col_buf_1_val_2_0_fu_1289_p3;
        right_border_buf_1_5_fu_300 <= right_border_buf_1_4_fu_296;
        right_border_buf_1_s_fu_272 <= col_buf_1_val_0_0_fu_1251_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1))) begin
        right_border_buf_2_1_fu_256 <= col_buf_2_val_2_0_fu_1448_p3;
        right_border_buf_2_2_fu_268 <= right_border_buf_2_3_fu_280;
        right_border_buf_2_3_fu_280 <= col_buf_2_val_1_0_fu_1429_p3;
        right_border_buf_2_4_fu_292 <= right_border_buf_2_5_fu_304;
        right_border_buf_2_5_fu_304 <= col_buf_2_val_0_0_fu_1410_p3;
        right_border_buf_2_s_fu_244 <= right_border_buf_2_1_fu_256;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2543_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_168 <= src_kernel_win_0_va_fu_164;
        src_kernel_win_0_va_2_fu_172 <= src_kernel_win_0_va_7_reg_2644;
        src_kernel_win_0_va_3_fu_176 <= src_kernel_win_0_va_2_fu_172;
        src_kernel_win_0_va_4_fu_180 <= src_kernel_win_0_va_8_reg_2651;
        src_kernel_win_0_va_5_fu_184 <= src_kernel_win_0_va_4_fu_180;
        src_kernel_win_0_va_fu_164 <= src_kernel_win_0_va_6_reg_2637;
        src_kernel_win_1_va_1_fu_192 <= src_kernel_win_1_va_fu_188;
        src_kernel_win_1_va_2_fu_196 <= src_kernel_win_1_va_7_reg_2664;
        src_kernel_win_1_va_3_fu_200 <= src_kernel_win_1_va_2_fu_196;
        src_kernel_win_1_va_4_fu_204 <= src_kernel_win_1_va_8_reg_2671;
        src_kernel_win_1_va_5_fu_208 <= src_kernel_win_1_va_4_fu_204;
        src_kernel_win_1_va_fu_188 <= src_kernel_win_1_va_6_reg_2657;
        src_kernel_win_2_va_1_fu_216 <= src_kernel_win_2_va_fu_212;
        src_kernel_win_2_va_2_fu_220 <= src_kernel_win_2_va_10_reg_2684;
        src_kernel_win_2_va_3_fu_224 <= src_kernel_win_2_va_2_fu_220;
        src_kernel_win_2_va_4_fu_228 <= src_kernel_win_2_va_11_reg_2691;
        src_kernel_win_2_va_5_fu_232 <= src_kernel_win_2_va_4_fu_228;
        src_kernel_win_2_va_fu_212 <= src_kernel_win_2_va_9_reg_2677;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_6_reg_2637 <= src_kernel_win_0_va_6_fu_1178_p3;
        src_kernel_win_0_va_7_reg_2644 <= src_kernel_win_0_va_7_fu_1196_p3;
        src_kernel_win_0_va_8_reg_2651 <= src_kernel_win_0_va_8_fu_1214_p3;
        src_kernel_win_1_va_6_reg_2657 <= src_kernel_win_1_va_6_fu_1346_p3;
        src_kernel_win_1_va_7_reg_2664 <= src_kernel_win_1_va_7_fu_1364_p3;
        src_kernel_win_1_va_8_reg_2671 <= src_kernel_win_1_va_8_fu_1382_p3;
        src_kernel_win_2_va_10_reg_2684 <= src_kernel_win_2_va_10_fu_1514_p3;
        src_kernel_win_2_va_11_reg_2691 <= src_kernel_win_2_va_11_fu_1532_p3;
        src_kernel_win_2_va_9_reg_2677 <= src_kernel_win_2_va_9_fu_1496_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond1_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op234_read_state6 == 1'b1)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if ((1'b1 == ap_condition_576)) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op234_read_state6 == 1'b1)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if ((1'b1 == ap_condition_570)) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op276_read_state6 == 1'b1)) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if ((1'b1 == ap_condition_576)) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op276_read_state6 == 1'b1)) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if ((1'b1 == ap_condition_570)) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op312_read_state6 == 1'b1)) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if ((1'b1 == ap_condition_576)) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op312_read_state6 == 1'b1)) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if ((1'b1 == ap_condition_570)) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op234_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op222_read_state6 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op276_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op264_read_state6 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op312_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op303_read_state6 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_7_fu_545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond1_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast66_cas_fu_907_p1 = ImagLoc_x_fu_901_p2;

assign ImagLoc_x_fu_901_p2 = ($signed(12'd4095) + $signed(t_V_2_cast_fu_869_p1));

assign OP1_V_0_0_cast_fu_1548_p1 = src_kernel_win_0_va_5_fu_184;

assign OP1_V_0_2_cast_fu_1611_p1 = src_kernel_win_0_va_1_fu_168;

assign OP1_V_1_0_cast_fu_1716_p1 = src_kernel_win_1_va_5_fu_208;

assign OP1_V_1_2_cast_fu_1779_p1 = src_kernel_win_1_va_1_fu_192;

assign OP1_V_2_0_cast_fu_1884_p1 = src_kernel_win_2_va_5_fu_232;

assign OP1_V_2_2_cast_fu_1947_p1 = src_kernel_win_2_va_1_fu_216;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op312_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op303_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op276_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op264_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op234_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op222_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op312_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op303_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op276_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op264_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op234_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op222_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op312_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op303_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op276_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op264_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op234_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op222_read_state6 == 1'b1)))));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op312_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op303_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op276_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op264_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op234_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op222_read_state6 == 1'b1)));
end

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter4 = (((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2579_pp0_iter3_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_570 = ((tmp_2_reg_2497 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_576 = ((tmp_117_0_1_reg_2501 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op222_read_state6 = ((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_read_state6 = ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_read_state6 = ((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_read_state6 = ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op303_read_state6 = ((or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (icmp_reg_2492 == 1'd0) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op312_read_state6 = ((tmp_1_reg_2483 == 1'd1) & (icmp_reg_2492 == 1'd1) & (or_cond_i_i_reg_2552_pp0_iter1_reg == 1'd1) & (exitcond_reg_2543_pp0_iter1_reg == 1'd0));
end

assign brmerge_fu_1013_p2 = (tmp_73_0_0_not_reg_2487 | tmp_30_fu_925_p2);

assign col_assign_2_0_t_fu_1066_p2 = (tmp_49_reg_2561_pp0_iter1_reg ^ 2'd3);

assign col_buf_0_val_0_0_fu_1083_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_36_fu_1071_p5);

assign col_buf_0_val_1_0_fu_1102_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_37_fu_1090_p5);

assign col_buf_0_val_2_0_fu_1121_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_38_fu_1109_p5);

assign col_buf_1_val_0_0_fu_1251_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_58_fu_1239_p5);

assign col_buf_1_val_1_0_fu_1270_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_59_fu_1258_p5);

assign col_buf_1_val_2_0_fu_1289_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_60_fu_1277_p5);

assign col_buf_2_val_0_0_fu_1410_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_72_fu_1398_p5);

assign col_buf_2_val_1_0_fu_1429_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_73_fu_1417_p5);

assign col_buf_2_val_2_0_fu_1448_p3 = ((brmerge_reg_2566_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_74_fu_1436_p5);

assign exitcond1_fu_555_p2 = ((t_V_reg_517 == 11'd1052) ? 1'b1 : 1'b0);

assign exitcond_fu_873_p2 = ((t_V_2_reg_528 == 11'd1682) ? 1'b1 : 1'b0);

assign i_V_fu_561_p2 = (t_V_reg_517 + 11'd1);

assign icmp1_fu_895_p2 = ((tmp_46_fu_885_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_589_p2 = ((tmp_fu_579_p4 != 10'd0) ? 1'b1 : 1'b0);

assign j_V_fu_879_p2 = (t_V_2_reg_528 + 11'd1);

assign k_buf_0_val_3_address0 = tmp_35_fu_1026_p1;

assign k_buf_0_val_4_address0 = tmp_35_fu_1026_p1;

assign k_buf_0_val_5_address0 = tmp_35_fu_1026_p1;

assign k_buf_1_val_3_address0 = tmp_35_fu_1026_p1;

assign k_buf_1_val_4_address0 = tmp_35_fu_1026_p1;

assign k_buf_1_val_5_address0 = tmp_35_fu_1026_p1;

assign k_buf_2_val_3_address0 = tmp_35_fu_1026_p1;

assign k_buf_2_val_4_address0 = tmp_35_fu_1026_p1;

assign k_buf_2_val_5_address0 = tmp_35_fu_1026_p1;

assign not_i_i_i1_fu_1869_p2 = ((tmp_71_fu_1859_p4 != 3'd0) ? 1'b1 : 1'b0);

assign not_i_i_i2_fu_2037_p2 = ((tmp_78_fu_2027_p4 != 3'd0) ? 1'b1 : 1'b0);

assign not_i_i_i_fu_1701_p2 = ((tmp_57_fu_1691_p4 != 3'd0) ? 1'b1 : 1'b0);

assign or_cond_i412_i_fu_639_p2 = (tmp_9_fu_633_p2 & rev_fu_627_p2);

assign or_cond_i_fu_1018_p2 = (icmp_reg_2492 & icmp1_fu_895_p2);

assign or_cond_i_i_fu_931_p2 = (tmp_30_fu_925_p2 & rev1_fu_919_p2);

assign overflow_1_fu_2187_p2 = (tmp_i_i1_fu_2182_p2 & not_i_i_i1_reg_2724);

assign overflow_2_fu_2218_p2 = (tmp_i_i2_fu_2213_p2 & not_i_i_i2_reg_2740);

assign overflow_fu_2156_p2 = (tmp_i_i_fu_2151_p2 & not_i_i_i_reg_2708);

assign p_Val2_10_0_0_2_ca_fu_1561_p1 = p_Val2_10_0_0_2_fu_1555_p2;

assign p_Val2_10_0_0_2_fu_1555_p2 = (tmp_161_0_0_2_cast_fu_1552_p1 - OP1_V_0_0_cast_fu_1548_p1);

assign p_Val2_10_1_0_2_ca_fu_1729_p1 = p_Val2_10_1_0_2_fu_1723_p2;

assign p_Val2_10_1_0_2_fu_1723_p2 = (tmp_161_1_0_2_cast_fu_1720_p1 - OP1_V_1_0_cast_fu_1716_p1);

assign p_Val2_10_2_0_2_ca_fu_1897_p1 = p_Val2_10_2_0_2_fu_1891_p2;

assign p_Val2_10_2_0_2_fu_1891_p2 = (tmp_161_2_0_2_cast_fu_1888_p1 - OP1_V_2_0_cast_fu_1884_p1);

assign p_Val2_1_fu_1685_p2 = (tmp59_fu_1668_p2 + tmp61_fu_1679_p2);

assign p_Val2_2_fu_1654_p2 = (tmp56_fu_1632_p2 + tmp58_fu_1648_p2);

assign p_Val2_3_fu_1853_p2 = (tmp75_fu_1836_p2 + tmp77_fu_1847_p2);

assign p_Val2_5_fu_1822_p2 = (tmp71_fu_1800_p2 + tmp73_fu_1816_p2);

assign p_Val2_6_fu_2021_p2 = (tmp86_fu_2004_p2 + tmp87_fu_2015_p2);

assign p_Val2_s_fu_1990_p2 = (tmp83_fu_1968_p2 + tmp84_fu_1984_p2);

assign p_assign_1_fu_945_p2 = (12'd1 - t_V_2_cast_fu_869_p1);

assign p_assign_2_fu_969_p2 = ($signed(14'd3358) - $signed(p_p2_i_i_cast_cast_fu_959_p1));

assign p_assign_6_0_1_fu_683_p2 = ($signed(t_V_cast_fu_551_p1) + $signed(12'd4094));

assign p_assign_6_0_2_fu_727_p2 = ($signed(t_V_cast_fu_551_p1) + $signed(12'd4093));

assign p_assign_7_fu_653_p2 = (12'd1 - t_V_cast_fu_551_p1);

assign p_assign_8_fu_677_p2 = ($signed(14'd2098) - $signed(p_p2_i413_i_0_cast_ca_fu_667_p1));

assign p_dst_data_stream_0_V_din = ((tmp_i_i_56_fu_2169_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_2161_p3 : p_Val2_1_reg_2703);

assign p_dst_data_stream_1_V_din = ((tmp_i_i1_58_fu_2200_p2[0:0] === 1'b1) ? p_mux_i_i30_cast_fu_2192_p3 : p_Val2_3_reg_2719);

assign p_dst_data_stream_2_V_din = ((tmp_i_i2_60_fu_2231_p2[0:0] === 1'b1) ? p_mux_i_i39_cast_fu_2223_p3 : p_Val2_6_reg_2735);

assign p_mux_i_i30_cast_fu_2192_p3 = ((tmp_i_i1_fu_2182_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_mux_i_i39_cast_fu_2223_p3 = ((tmp_i_i2_fu_2213_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_mux_i_i_cast_fu_2161_p3 = ((tmp_i_i_fu_2151_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_p2_i413_i_0_cast_ca_fu_667_p1 = p_p2_i413_i_fu_659_p3;

assign p_p2_i413_i_fu_659_p3 = ((tmp_10_fu_645_p3[0:0] === 1'b1) ? p_assign_7_fu_653_p2 : tmp_4_fu_613_p2);

assign p_p2_i_i_cast_cast_fu_959_p1 = p_p2_i_i_fu_951_p3;

assign p_p2_i_i_fu_951_p3 = ((tmp_48_fu_937_p3[0:0] === 1'b1) ? p_assign_1_fu_945_p2 : ImagLoc_x_fu_901_p2);

assign p_shl1_cast_fu_1741_p1 = p_shl1_fu_1733_p3;

assign p_shl1_fu_1733_p3 = {{src_kernel_win_1_va_3_fu_200}, {1'd0}};

assign p_shl2_cast_fu_1909_p1 = p_shl2_fu_1901_p3;

assign p_shl2_fu_1901_p3 = {{src_kernel_win_2_va_3_fu_224}, {1'd0}};

assign p_shl_cast_fu_1573_p1 = p_shl_fu_1565_p3;

assign p_shl_fu_1565_p3 = {{src_kernel_win_0_va_3_fu_176}, {1'd0}};

assign r_V_7_0_1_2_fu_1595_p3 = {{src_kernel_win_0_va_7_reg_2644}, {1'd0}};

assign r_V_7_0_1_fu_1577_p2 = (10'd0 - p_shl_cast_fu_1573_p1);

assign r_V_7_0_2_fu_1615_p2 = (9'd0 - OP1_V_0_2_cast_fu_1611_p1);

assign r_V_7_1_1_2_fu_1763_p3 = {{src_kernel_win_1_va_7_reg_2664}, {1'd0}};

assign r_V_7_1_1_fu_1745_p2 = (10'd0 - p_shl1_cast_fu_1741_p1);

assign r_V_7_1_2_fu_1783_p2 = (9'd0 - OP1_V_1_2_cast_fu_1779_p1);

assign r_V_7_2_1_2_fu_1931_p3 = {{src_kernel_win_2_va_10_reg_2684}, {1'd0}};

assign r_V_7_2_1_fu_1913_p2 = (10'd0 - p_shl2_cast_fu_1909_p1);

assign r_V_7_2_2_fu_1951_p2 = (9'd0 - OP1_V_2_2_cast_fu_1947_p1);

assign rev1_fu_919_p2 = (tmp_47_fu_911_p3 ^ 1'd1);

assign rev_fu_627_p2 = (tmp_8_fu_619_p3 ^ 1'd1);

assign row_assign_9_0_1_t_fu_817_p2 = (2'd1 - tmp_34_fu_809_p3);

assign row_assign_9_0_2_t_fu_831_p2 = (2'd1 - tmp_40_fu_823_p3);

assign row_assign_9_1_0_t_fu_863_p2 = (2'd1 - tmp_44_fu_855_p3);

assign sel_tmp1_fu_989_p2 = (tmp_47_fu_911_p3 | tmp_30_not_fu_983_p2);

assign sel_tmp2_fu_995_p2 = (tmp_32_fu_963_p2 & sel_tmp1_fu_989_p2);

assign sel_tmp_fu_975_p3 = ((or_cond_i_i_fu_931_p2[0:0] === 1'b1) ? ImagLoc_x_cast66_cas_fu_907_p1 : p_assign_2_fu_969_p2);

assign src_kernel_win_0_va_6_fu_1178_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_39_fu_1167_p5 : col_buf_0_val_0_0_fu_1083_p3);

assign src_kernel_win_0_va_7_fu_1196_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_45_fu_1185_p5 : col_buf_0_val_1_0_fu_1102_p3);

assign src_kernel_win_0_va_8_fu_1214_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_51_fu_1203_p5 : col_buf_0_val_2_0_fu_1121_p3);

assign src_kernel_win_1_va_6_fu_1346_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_61_fu_1335_p5 : col_buf_1_val_0_0_fu_1251_p3);

assign src_kernel_win_1_va_7_fu_1364_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_65_fu_1353_p5 : col_buf_1_val_1_0_fu_1270_p3);

assign src_kernel_win_1_va_8_fu_1382_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_66_fu_1371_p5 : col_buf_1_val_2_0_fu_1289_p3);

assign src_kernel_win_2_va_10_fu_1514_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_76_fu_1503_p5 : col_buf_2_val_1_0_fu_1429_p3);

assign src_kernel_win_2_va_11_fu_1532_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_77_fu_1521_p5 : col_buf_2_val_2_0_fu_1448_p3);

assign src_kernel_win_2_va_9_fu_1496_p3 = ((tmp_3_reg_2505[0:0] === 1'b1) ? tmp_75_fu_1485_p5 : col_buf_2_val_0_0_fu_1410_p3);

assign t_V_2_cast_fu_869_p1 = t_V_2_reg_528;

assign t_V_cast_fu_551_p1 = t_V_reg_517;

assign tmp56_fu_1632_p2 = ($signed(tmp_161_0_2_cast_fu_1621_p1) + $signed(tmp_161_0_1_cast_fu_1583_p1));

assign tmp57_fu_1638_p2 = ($signed(tmp_161_0_2_2_cast_c_fu_1629_p1) + $signed(p_Val2_10_0_0_2_ca_fu_1561_p1));

assign tmp58_fu_1648_p2 = ($signed(tmp_161_0_1_cast_55_fu_1602_p1) + $signed(tmp69_cast_fu_1644_p1));

assign tmp59_fu_1668_p2 = (tmp_54_fu_1591_p1 + tmp_53_fu_1587_p1);

assign tmp60_fu_1674_p2 = (src_kernel_win_0_va_6_reg_2637 + tmp_56_fu_1625_p1);

assign tmp61_fu_1679_p2 = (tmp_55_fu_1606_p2 + tmp60_fu_1674_p2);

assign tmp69_cast_fu_1644_p1 = $signed(tmp57_fu_1638_p2);

assign tmp71_fu_1800_p2 = ($signed(tmp_161_1_2_cast_fu_1789_p1) + $signed(tmp_161_1_1_cast_fu_1751_p1));

assign tmp72_fu_1806_p2 = ($signed(tmp_161_1_2_2_cast_c_fu_1797_p1) + $signed(p_Val2_10_1_0_2_ca_fu_1729_p1));

assign tmp73_fu_1816_p2 = ($signed(tmp_161_1_1_cast_57_fu_1770_p1) + $signed(tmp77_cast_fu_1812_p1));

assign tmp75_fu_1836_p2 = (tmp_68_fu_1759_p1 + tmp_67_fu_1755_p1);

assign tmp76_fu_1842_p2 = (src_kernel_win_1_va_6_reg_2657 + tmp_70_fu_1793_p1);

assign tmp77_cast_fu_1812_p1 = $signed(tmp72_fu_1806_p2);

assign tmp77_fu_1847_p2 = (tmp_69_fu_1774_p2 + tmp76_fu_1842_p2);

assign tmp83_fu_1968_p2 = ($signed(tmp_161_2_2_cast_fu_1957_p1) + $signed(tmp_161_2_1_cast_fu_1919_p1));

assign tmp84_fu_1984_p2 = ($signed(tmp_161_2_1_cast_59_fu_1938_p1) + $signed(tmp85_cast_fu_1980_p1));

assign tmp85_cast_fu_1980_p1 = $signed(tmp85_fu_1974_p2);

assign tmp85_fu_1974_p2 = ($signed(tmp_161_2_2_2_cast_c_fu_1965_p1) + $signed(p_Val2_10_2_0_2_ca_fu_1897_p1));

assign tmp86_fu_2004_p2 = (tmp_86_fu_1927_p1 + tmp_85_fu_1923_p1);

assign tmp87_fu_2015_p2 = (tmp_88_fu_1942_p2 + tmp88_fu_2010_p2);

assign tmp88_fu_2010_p2 = (src_kernel_win_2_va_9_reg_2677 + tmp_89_fu_1961_p1);

assign tmp_10_fu_645_p3 = tmp_4_fu_613_p2[32'd11];

assign tmp_117_0_1_fu_601_p2 = ((t_V_reg_517 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_11_fu_671_p2 = (($signed(p_p2_i413_i_fu_659_p3) < $signed(12'd1050)) ? 1'b1 : 1'b0);

assign tmp_12_fu_689_p3 = p_assign_6_0_1_fu_683_p2[32'd11];

assign tmp_13_fu_697_p3 = p_assign_6_0_1_fu_683_p2[32'd11];

assign tmp_14_fu_705_p1 = t_V_reg_517[1:0];

assign tmp_15_fu_709_p2 = ($signed(2'd2) - $signed(tmp_14_fu_705_p1));

assign tmp_161_0_0_2_cast_fu_1552_p1 = src_kernel_win_0_va_8_reg_2651;

assign tmp_161_0_1_cast_55_fu_1602_p1 = r_V_7_0_1_2_fu_1595_p3;

assign tmp_161_0_1_cast_fu_1583_p1 = r_V_7_0_1_fu_1577_p2;

assign tmp_161_0_2_2_cast_c_fu_1629_p1 = src_kernel_win_0_va_6_reg_2637;

assign tmp_161_0_2_cast_fu_1621_p1 = r_V_7_0_2_fu_1615_p2;

assign tmp_161_1_0_2_cast_fu_1720_p1 = src_kernel_win_1_va_8_reg_2671;

assign tmp_161_1_1_cast_57_fu_1770_p1 = r_V_7_1_1_2_fu_1763_p3;

assign tmp_161_1_1_cast_fu_1751_p1 = r_V_7_1_1_fu_1745_p2;

assign tmp_161_1_2_2_cast_c_fu_1797_p1 = src_kernel_win_1_va_6_reg_2657;

assign tmp_161_1_2_cast_fu_1789_p1 = r_V_7_1_2_fu_1783_p2;

assign tmp_161_2_0_2_cast_fu_1888_p1 = src_kernel_win_2_va_11_reg_2691;

assign tmp_161_2_1_cast_59_fu_1938_p1 = r_V_7_2_1_2_fu_1931_p3;

assign tmp_161_2_1_cast_fu_1919_p1 = r_V_7_2_1_fu_1913_p2;

assign tmp_161_2_2_2_cast_c_fu_1965_p1 = src_kernel_win_2_va_9_reg_2677;

assign tmp_161_2_2_cast_fu_1957_p1 = r_V_7_2_2_fu_1951_p2;

assign tmp_16_fu_715_p1 = p_assign_6_0_1_fu_683_p2[1:0];

assign tmp_18_fu_719_p3 = ((tmp_13_fu_697_p3[0:0] === 1'b1) ? tmp_15_fu_709_p2 : tmp_16_fu_715_p1);

assign tmp_19_fu_733_p3 = p_assign_6_0_2_fu_727_p2[32'd11];

assign tmp_1_fu_567_p2 = ((t_V_reg_517 < 11'd1050) ? 1'b1 : 1'b0);

assign tmp_20_fu_741_p3 = p_assign_6_0_2_fu_727_p2[32'd11];

assign tmp_21_fu_749_p1 = t_V_reg_517[1:0];

assign tmp_22_fu_753_p2 = (tmp_21_fu_749_p1 ^ 2'd3);

assign tmp_23_fu_759_p1 = p_assign_6_0_2_fu_727_p2[1:0];

assign tmp_24_fu_763_p3 = ((tmp_20_fu_741_p3[0:0] === 1'b1) ? tmp_22_fu_753_p2 : tmp_23_fu_759_p1);

assign tmp_25_fu_771_p1 = p_p2_i413_i_fu_659_p3[1:0];

assign tmp_26_fu_775_p1 = tmp_4_fu_613_p2[1:0];

assign tmp_27_fu_779_p1 = p_p2_i413_i_fu_659_p3[1:0];

assign tmp_28_fu_783_p1 = p_assign_8_fu_677_p2[1:0];

assign tmp_29_fu_787_p3 = ((tmp_11_fu_671_p2[0:0] === 1'b1) ? tmp_27_fu_779_p1 : tmp_28_fu_783_p1);

assign tmp_2_fu_595_p2 = ((t_V_reg_517 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_30_fu_925_p2 = (($signed(ImagLoc_x_fu_901_p2) < $signed(12'd1680)) ? 1'b1 : 1'b0);

assign tmp_30_not_fu_983_p2 = (tmp_30_fu_925_p2 ^ 1'd1);

assign tmp_31_fu_795_p3 = ((or_cond_i412_i_fu_639_p2[0:0] === 1'b1) ? tmp_26_fu_775_p1 : tmp_29_fu_787_p3);

assign tmp_32_fu_963_p2 = (($signed(p_p2_i_i_fu_951_p3) < $signed(12'd1680)) ? 1'b1 : 1'b0);

assign tmp_33_fu_803_p2 = (2'd1 - tmp_31_fu_795_p3);

assign tmp_34_fu_809_p3 = ((tmp_12_fu_689_p3[0:0] === 1'b1) ? tmp_18_fu_719_p3 : tmp_16_fu_715_p1);

assign tmp_35_fu_1026_p1 = $unsigned(x_cast_fu_1023_p1);

assign tmp_3_fu_607_p2 = ((t_V_reg_517 > 11'd1050) ? 1'b1 : 1'b0);

assign tmp_40_fu_823_p3 = ((tmp_19_fu_733_p3[0:0] === 1'b1) ? tmp_24_fu_763_p3 : tmp_23_fu_759_p1);

assign tmp_41_fu_837_p2 = ($signed(2'd2) - $signed(tmp_25_fu_771_p1));

assign tmp_42_fu_843_p3 = ((tmp_11_fu_671_p2[0:0] === 1'b1) ? tmp_25_fu_771_p1 : tmp_41_fu_837_p2);

assign tmp_43_fu_851_p1 = tmp_4_fu_613_p2[1:0];

assign tmp_44_fu_855_p3 = ((or_cond_i412_i_fu_639_p2[0:0] === 1'b1) ? tmp_43_fu_851_p1 : tmp_42_fu_843_p3);

assign tmp_46_fu_885_p4 = {{t_V_2_reg_528[10:1]}};

assign tmp_47_fu_911_p3 = ImagLoc_x_fu_901_p2[32'd11];

assign tmp_48_fu_937_p3 = ImagLoc_x_fu_901_p2[32'd11];

assign tmp_49_fu_1009_p1 = x_fu_1001_p3[1:0];

assign tmp_4_fu_613_p2 = ($signed(t_V_cast_fu_551_p1) + $signed(12'd4095));

assign tmp_53_fu_1587_p1 = p_Val2_10_0_0_2_fu_1555_p2[7:0];

assign tmp_54_fu_1591_p1 = r_V_7_0_1_fu_1577_p2[7:0];

assign tmp_55_fu_1606_p2 = src_kernel_win_0_va_7_reg_2644 << 8'd1;

assign tmp_56_fu_1625_p1 = r_V_7_0_2_fu_1615_p2[7:0];

assign tmp_57_fu_1691_p4 = {{p_Val2_2_fu_1654_p2[10:8]}};

assign tmp_67_fu_1755_p1 = p_Val2_10_1_0_2_fu_1723_p2[7:0];

assign tmp_68_fu_1759_p1 = r_V_7_1_1_fu_1745_p2[7:0];

assign tmp_69_fu_1774_p2 = src_kernel_win_1_va_7_reg_2664 << 8'd1;

assign tmp_6_fu_539_p2 = (tmp_5_reg_506 + 2'd1);

assign tmp_70_fu_1793_p1 = r_V_7_1_2_fu_1783_p2[7:0];

assign tmp_71_fu_1859_p4 = {{p_Val2_5_fu_1822_p2[10:8]}};

assign tmp_73_0_0_not_fu_573_p2 = (tmp_1_fu_567_p2 ^ 1'd1);

assign tmp_78_fu_2027_p4 = {{p_Val2_s_fu_1990_p2[10:8]}};

assign tmp_7_fu_545_p2 = ((tmp_5_reg_506 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_85_fu_1923_p1 = p_Val2_10_2_0_2_fu_1891_p2[7:0];

assign tmp_86_fu_1927_p1 = r_V_7_2_1_fu_1913_p2[7:0];

assign tmp_88_fu_1942_p2 = src_kernel_win_2_va_10_reg_2684 << 8'd1;

assign tmp_89_fu_1961_p1 = r_V_7_2_2_fu_1951_p2[7:0];

assign tmp_8_fu_619_p3 = tmp_4_fu_613_p2[32'd11];

assign tmp_9_fu_633_p2 = (($signed(tmp_4_fu_613_p2) < $signed(12'd1050)) ? 1'b1 : 1'b0);

assign tmp_fu_579_p4 = {{t_V_reg_517[10:1]}};

assign tmp_i_i1_58_fu_2200_p2 = (overflow_1_fu_2187_p2 | isneg_1_reg_2713);

assign tmp_i_i1_fu_2182_p2 = (isneg_1_reg_2713 ^ 1'd1);

assign tmp_i_i2_60_fu_2231_p2 = (overflow_2_fu_2218_p2 | isneg_2_reg_2729);

assign tmp_i_i2_fu_2213_p2 = (isneg_2_reg_2729 ^ 1'd1);

assign tmp_i_i_56_fu_2169_p2 = (overflow_fu_2156_p2 | isneg_reg_2697);

assign tmp_i_i_fu_2151_p2 = (isneg_reg_2697 ^ 1'd1);

assign x_cast_fu_1023_p1 = x_reg_2556;

assign x_fu_1001_p3 = ((sel_tmp2_fu_995_p2[0:0] === 1'b1) ? p_p2_i_i_cast_cast_fu_959_p1 : sel_tmp_fu_975_p3);

endmodule //Filter2D
