<stg><name>prepare_input_buf_func.1</name>


<trans_list>

<trans id="11" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:1 %call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_, i16 %input_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:1 %call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_, i16 %input_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:2 %call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_, i16 %conv1_out, i16 %input_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="8" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:2 %call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_, i16 %conv1_out, i16 %input_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0">
<![CDATA[
entry:3 %ret_ln68 = ret

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="14" name="conv1_out" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="conv1_out"/></StgValue>
</port>
<port id="15" name="input_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_" to="call_ln0" fromId="16" toId="5">
</dataflow>
<dataflow id="18" from="input_buf" to="call_ln0" fromId="15" toId="5">
</dataflow>
<dataflow id="19" from="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_" to="call_ln0" fromId="16" toId="6">
</dataflow>
<dataflow id="20" from="input_buf" to="call_ln0" fromId="15" toId="6">
</dataflow>
<dataflow id="22" from="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_" to="call_ln0" fromId="21" toId="7">
</dataflow>
<dataflow id="23" from="conv1_out" to="call_ln0" fromId="14" toId="7">
</dataflow>
<dataflow id="24" from="input_buf" to="call_ln0" fromId="15" toId="7">
</dataflow>
<dataflow id="26" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="25" toId="8">
</dataflow>
<dataflow id="27" from="conv1_out" to="specinterface_ln0" fromId="14" toId="8">
</dataflow>
<dataflow id="29" from="empty_0" to="specinterface_ln0" fromId="28" toId="8">
</dataflow>
<dataflow id="31" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="32" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="34" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="37" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="38" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="39" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="42" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="43" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="44" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="45" from="empty_13" to="specinterface_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="49" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="50" from="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_" to="call_ln0" fromId="21" toId="9">
</dataflow>
<dataflow id="51" from="conv1_out" to="call_ln0" fromId="14" toId="9">
</dataflow>
<dataflow id="52" from="input_buf" to="call_ln0" fromId="15" toId="9">
</dataflow>
</dataflows>


</stg>
