{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 09:04:23 2016 " "Info: Processing started: Fri Jan 15 09:04:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clk_div -c clk_div " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk_div -c clk_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 15 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] register clk_out 79.37 MHz 12.6 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 79.37 MHz between source register \"lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" and destination register \"clk_out\" (period= 12.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.500 ns + Longest register register " "Info: + Longest register to register delay is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 1 REG LC7_D1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D1; Fanout = 5; REG Node = 'lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.700 ns) 2.600 ns LessThan0~0 2 COMB LC1_D2 1 " "Info: 2: + IC(0.900 ns) + CELL(1.700 ns) = 2.600 ns; Loc. = LC1_D2; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] LessThan0~0 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 4.600 ns LessThan0~1 3 COMB LC2_D2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.700 ns) = 4.600 ns; Loc. = LC2_D2; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 6.600 ns LessThan0~3 4 COMB LC4_D2 1 " "Info: 4: + IC(0.300 ns) + CELL(1.700 ns) = 6.600 ns; Loc. = LC4_D2; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 8.500 ns LessThan0~6 5 COMB LC5_D2 33 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 8.500 ns; Loc. = LC5_D2; Fanout = 33; COMB Node = 'LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { LessThan0~3 LessThan0~6 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 10.200 ns clk_out~1 6 COMB LC6_D2 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 10.200 ns; Loc. = LC6_D2; Fanout = 1; COMB Node = 'clk_out~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { LessThan0~6 clk_out~1 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 11.500 ns clk_out 7 REG LC8_D2 2 " "Info: 7: + IC(0.300 ns) + CELL(1.000 ns) = 11.500 ns; Loc. = LC8_D2; Fanout = 2; REG Node = 'clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk_out~1 clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 79.13 % ) " "Info: Total cell delay = 9.100 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 20.87 % ) " "Info: Total interconnect delay = 2.400 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] LessThan0~0 LessThan0~1 LessThan0~3 LessThan0~6 clk_out~1 clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} LessThan0~0 {} LessThan0~1 {} LessThan0~3 {} LessThan0~6 {} clk_out~1 {} clk_out {} } { 0.000ns 0.900ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.700ns 1.700ns 1.700ns 1.600ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns clk_out 2 REG LC8_D2 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_D2; Fanout = 2; REG Node = 'clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 2 REG LC7_D1 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_D1; Fanout = 5; REG Node = 'lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_50Mhz lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] LessThan0~0 LessThan0~1 LessThan0~3 LessThan0~6 clk_out~1 clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} LessThan0~0 {} LessThan0~1 {} LessThan0~3 {} LessThan0~6 {} clk_out~1 {} clk_out {} } { 0.000ns 0.900ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.700ns 1.700ns 1.700ns 1.600ns 1.400ns 1.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz clk_1Khz clk_out 10.400 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"clk_1Khz\" through register \"clk_out\" is 10.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns clk_out 2 REG LC8_D2 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_D2; Fanout = 2; REG Node = 'clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register pin " "Info: + Longest register to pin delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_out 1 REG LC8_D2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_D2; Fanout = 2; REG Node = 'clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(6.300 ns) 7.500 ns clk_1Khz 2 PIN PIN_88 0 " "Info: 2: + IC(1.200 ns) + CELL(6.300 ns) = 7.500 ns; Loc. = PIN_88; Fanout = 0; PIN Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clk_out clk_1Khz } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/yangs/OneDrive/EDA课设/CLK_dIV/clk_div.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 84.00 % ) " "Info: Total cell delay = 6.300 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 16.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clk_out clk_1Khz } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clk_out {} clk_1Khz {} } { 0.000ns 1.200ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clk_out clk_1Khz } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clk_out {} clk_1Khz {} } { 0.000ns 1.200ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 09:04:24 2016 " "Info: Processing ended: Fri Jan 15 09:04:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
