rule_1: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_3: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_5: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_7: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_9: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_10: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12: ExGntd = false & CurCmd != Empty -> MemData = AuxData
rule_13: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_17: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_18: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_24: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25: CurCmd != ReqE & CurCmd != ReqS -> CurCmd = Empty
rule_26: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_27: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_28: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_29: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_32: CurCmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_33: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_34: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_35: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_36: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_37: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_38: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_39: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_40: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_41: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_42: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_43: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_44: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_45: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_46: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_47: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_48: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_49: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_50: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_51: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_52: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_53: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_54: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_55: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_56: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_57: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_58: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_59: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_60: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_61: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_62: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_63: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_64: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_65: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_66: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_67: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_68: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_69: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_70: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_71: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_72: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_73: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_74: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_75: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_76: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_77: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_78: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_79: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_80: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_81: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_82: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_83: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_84: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_85: Cache[NODE_2].State = S & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_86: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_87: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_88: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_89: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_90: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_91: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_92: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_93: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_94: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_95: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_96: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_97: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_98: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_99: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_100: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_101: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_102: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_103: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_104: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_105: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_106: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_107: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_108: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_109: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_110: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_111: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_112: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_113: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_114: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_115: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_116: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_117: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_118: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_119: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_120: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_121: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_122: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_123: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_124: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_125: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_126: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_127: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_128: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_129: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
rule_130: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_131: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_132: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_133: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_134: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_135: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_136: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_137: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_138: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_139: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_140: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_141: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_142: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_143: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_144: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_145: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_146: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_147: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_148: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_149: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_150: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_151: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_152: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_153: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_154: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_155: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_156: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_157: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_158: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_159: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_160: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_161: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_162: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_163: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_164: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_165: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_166: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_167: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_168: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_169: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_170: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_171: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_172: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_173: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_174: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_175: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_176: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_177: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_178: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_179: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_180: CurCmd = ReqS & Cache[NODE_1].State != E -> CurCmd != ReqE
rule_181: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_182: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_183: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_184: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_185: MemData = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_186: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_187: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_188: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_189: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_190: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_191: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_192: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_193: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_194: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_195: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_196: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_197: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_198: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_199: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_200: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_201: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_202: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_203: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_204: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_205: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_206: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_207: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_208: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_209: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_210: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_211: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_212: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_213: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_214: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_215: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_216: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_217: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_218: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_219: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_220: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_221: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_222: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_223: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_224: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_225: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_226: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_227: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != Empty
rule_228: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_229: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_230: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_231: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != I
rule_232: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_233: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_234: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_235: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_236: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_237: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_238: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_239: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_240: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_241: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_242: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_243: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_244: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_245: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_246: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_247: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_248: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_249: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_250: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_251: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_252: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_253: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_254: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_255: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_256: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_257: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_258: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_259: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_260: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_261: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_262: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_263: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_264: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_265: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_266: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_267: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_268: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_269: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_270: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_271: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_272: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_273: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_274: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_275: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_276: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_277: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_278: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_279: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_280: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_281: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_282: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_283: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_284: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_285: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_286: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_287: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_288: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_289: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_290: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_291: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_292: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_293: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_294: MemData != AuxData & InvSet[NODE_2] = true -> CurCmd != Empty
rule_295: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_296: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_297: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_298: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_299: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_300: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_301: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_302: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_303: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_304: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_305: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_306: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_307: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_308: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_309: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_310: Cache[NODE_2].State = I & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_311: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_312: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_313: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_314: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_315: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_316: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_317: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_318: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_319: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_320: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_321: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_322: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_323: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_324: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_325: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_326: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_327: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_328: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_329: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_330: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_331: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_332: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_333: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_334: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_335: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_336: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_337: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ExGntd = true
rule_338: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_339: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_340: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_341: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_342: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_343: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_344: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_345: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_346: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_347: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_348: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_350: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_351: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_352: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_353: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_354: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_355: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_356: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_357: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_358: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_359: Cache[NODE_2].State = S & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_360: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_361: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_362: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_363: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_364: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_365: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_366: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_367: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_368: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_369: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_370: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_371: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_372: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_373: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != S
rule_374: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_375: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_376: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_377: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_378: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_379: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_380: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_381: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_382: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_383: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_384: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_385: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_386: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_387: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_388: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_389: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_390: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_391: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_392: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_393: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_394: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_395: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_396: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_397: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_398: Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_399: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_400: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_401: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_402: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_403: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_404: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_405: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_406: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_407: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_408: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_409: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_410: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_411: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_412: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_413: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_414: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_415: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_416: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_417: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_418: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_419: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_420: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_421: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_422: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_423: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_424: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_425: Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_426: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_427: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_428: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_429: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_430: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_431: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_432: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_433: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_434: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_435: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_436: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_437: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_438: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_439: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_440: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_441: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_442: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_443: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_444: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_445: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_446: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_447: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_448: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_449: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_450: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_451: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_452: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_453: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_454: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_455: Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqE
rule_456: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_457: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_458: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_459: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_460: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_461: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_462: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_463: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_464: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_465: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_466: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_467: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_468: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_469: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_470: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_471: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_472: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_473: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_474: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_475: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_476: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_477: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_478: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_479: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_480: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_481: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_482: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_483: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_484: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_485: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_486: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_487: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_488: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_489: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_490: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_491: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_492: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_493: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_494: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_495: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_496: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_497: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_498: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_499: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_500: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_501: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_502: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_503: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_504: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_505: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_506: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_507: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_508: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_509: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_510: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_511: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_512: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_513: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_514: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_515: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_516: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_517: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_518: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_519: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_520: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_521: Cache[NODE_1].State = S & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_522: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_523: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_524: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_525: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_526: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_527: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_528: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_529: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_530: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_531: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_532: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_533: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_534: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_535: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_536: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_537: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_538: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_539: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_540: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_541: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_542: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_543: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_544: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_545: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_546: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_547: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_548: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_549: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_550: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_551: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_552: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_553: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_554: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_555: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_556: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_557: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_558: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_559: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_560: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_561: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqE
rule_562: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_563: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_564: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_565: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_566: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_567: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_568: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_569: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_570: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_571: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_572: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_573: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_574: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_575: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_576: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_577: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_578: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_579: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_580: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_581: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_582: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_583: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_584: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_585: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_586: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_587: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_588: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_589: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_590: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_591: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_592: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_593: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_594: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_595: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_596: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_597: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_598: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_599: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_600: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_601: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_602: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_603: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_604: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_605: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_606: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_607: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_608: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_609: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_610: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_611: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_612: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_613: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_614: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_615: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_616: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_617: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_618: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_619: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_620: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_621: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_622: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_623: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_624: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_625: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_626: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_627: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_628: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_629: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_630: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_631: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_632: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_633: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_634: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_635: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_636: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_637: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_638: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State = S
rule_639: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_640: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_641: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_642: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_643: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_644: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_645: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_646: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_647: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_648: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_649: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_650: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_651: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_652: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_653: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_654: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_655: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_656: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_657: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_658: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_659: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_660: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_661: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_662: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_663: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_664: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_665: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_666: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_667: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_668: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_669: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
rule_670: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_671: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_672: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_673: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_674: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_675: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_676: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_677: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_678: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_679: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_680: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_681: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_682: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_683: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_684: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_685: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_686: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_687: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_688: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_689: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_690: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_691: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_692: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
rule_693: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_694: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_695: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_696: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_697: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_698: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_699: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_700: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_701: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_702: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_703: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_704: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_705: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_706: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_707: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_708: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_709: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_710: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_711: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_712: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_713: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_714: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_715: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_716: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_717: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_718: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_719: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_720: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_721: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_722: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_723: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_724: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_725: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_726: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_727: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_728: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_729: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_730: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_731: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_732: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_733: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_734: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_735: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_736: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_737: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_738: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_739: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_740: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_741: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_742: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_743: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_744: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_745: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_746: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_747: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_748: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_749: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_750: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_751: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_752: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_753: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_754: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_755: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_756: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_757: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_758: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_759: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_760: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_761: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_762: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_763: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_764: Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_765: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_766: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].State != I
rule_767: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_768: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_769: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_770: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_771: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_772: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_773: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_774: InvSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_775: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_776: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_777: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_778: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_779: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_780: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_781: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_782: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_783: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_784: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_785: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_786: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_787: MemData = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_788: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_789: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_790: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_791: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_792: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_793: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_794: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_795: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_796: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_797: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_798: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_799: MemData = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_800: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_801: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_802: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_803: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_804: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_805: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_806: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_807: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_808: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_809: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_810: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_811: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_812: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_813: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_814: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_815: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_816: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_817: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_818: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_819: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_820: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_821: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_822: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_823: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_824: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_825: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_826: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_827: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_828: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_829: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_830: Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_831: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_832: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_833: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_834: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_835: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_836: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_837: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_838: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_839: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_840: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_841: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_842: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_843: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_844: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_845: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_846: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_847: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_848: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_849: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_850: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_851: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_852: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_853: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_854: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_1] = false
rule_855: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_856: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_857: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_858: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_859: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_860: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_861: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_862: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_863: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_864: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_865: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_866: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_867: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> ExGntd = false
rule_868: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_869: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_870: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_871: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_872: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_873: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_874: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_875: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_876: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_877: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_878: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_879: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_880: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_881: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_882: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_883: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_884: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_885: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_886: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_887: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_888: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_889: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_890: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_891: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_892: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_893: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_894: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_895: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_896: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_897: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> CurCmd != Empty
rule_898: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_899: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_900: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_901: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_902: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_903: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_904: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_905: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_906: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_907: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_908: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_909: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_910: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_911: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_912: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_913: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_914: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_915: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_916: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_917: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_918: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_919: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_920: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_921: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_922: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_923: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_924: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_925: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_926: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_927: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_928: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_929: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_930: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_931: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_932: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_933: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_934: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_935: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_936: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_937: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_938: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_939: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_940: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_941: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_942: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_943: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_944: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_945: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_946: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_947: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_948: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_949: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_950: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_951: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_952: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_953: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_954: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_955: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_956: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_957: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_958: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_959: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_960: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_961: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_962: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_963: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_964: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_965: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_966: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_967: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_968: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_969: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_970: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_971: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_972: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_973: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_974: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_975: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_976: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_977: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_978: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_979: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_980: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_981: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_982: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_983: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_984: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_985: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_986: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_987: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_988: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_989: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_990: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_991: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_992: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_993: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_994: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_995: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_996: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_997: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_998: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_999: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_1000: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_1001: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1002: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_1003: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_1004: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_1005: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_1006: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_1007: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_1008: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1009: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_1010: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1011: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1012: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1013: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1014: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_1015: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1016: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1017: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_1018: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_1019: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1020: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_1021: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_1022: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_1023: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_1024: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_1025: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1026: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_1027: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1028: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1029: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1030: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_1031: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_1032: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_1033: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_1034: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1035: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_1036: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_1037: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1038: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1039: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1040: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_1041: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_1042: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_1043: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_1044: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1045: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_1046: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1047: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1048: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_1049: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_1050: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_1051: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_1052: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_1053: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_1054: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1055: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1056: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_1057: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_1058: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_1059: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_1060: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1061: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_1062: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1063: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_1064: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_1065: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_1066: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_1067: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1068: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_1069: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_1070: ExGntd = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1071: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1072: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1073: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_1074: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1075: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1076: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1077: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_1078: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_1079: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_1080: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1081: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_1082: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_1083: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_1084: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_1085: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_1086: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_1087: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1088: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> MemData = AuxData
rule_1089: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1090: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_1091: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1092: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_1093: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1094: MemData != AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_1095: MemData != AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_1096: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_1097: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1098: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_1099: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_1100: Cache[NODE_2].State = E & MemData != AuxData -> InvSet[NODE_1] = false
rule_1101: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_1102: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1103: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_1104: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1105: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1106: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_1107: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_1108: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_1109: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1110: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1111: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_1112: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_1113: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_1114: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_1115: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_1116: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_1117: MemData != AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_1118: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1119: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1120: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_1121: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_1122: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1123: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_1124: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_1125: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_1126: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1127: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_1128: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_1129: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_1130: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_1131: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_1132: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1133: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_1134: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_1135: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1136: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1137: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_1138: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_1139: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1140: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1141: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1142: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_1143: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_1144: Cache[NODE_2].State = S & CurCmd = Empty -> ExGntd = false
rule_1145: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1146: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_1147: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_1148: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1149: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_1150: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1151: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_1152: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_1153: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_1154: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_1155: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_1156: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_1157: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_1158: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_1159: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_1160: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_1161: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1162: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_1163: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != Empty
rule_1164: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1165: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1166: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_1167: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_1168: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_1169: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != Empty
rule_1170: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1171: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_1172: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_1173: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_1174: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1175: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1176: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_1177: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_1178: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_1179: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_1180: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_1181: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_1182: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_1183: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_1184: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_1185: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1186: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1187: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_1188: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_1189: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_1190: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_1191: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1192: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_1193: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_1194: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_1195: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_1196: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_1197: ExGntd = false -> Cache[NODE_1].State != E
rule_1198: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1199: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1200: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_1201: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_1202: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_1203: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_1204: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_1205: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_1206: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_1207: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1208: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_1209: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_1210: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1211: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_1212: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_1213: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_1214: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_1215: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_1216: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_1217: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_1218: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_1219: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_1220: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1221: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_1222: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_1223: Cache[NODE_1].State = S & CurCmd != ReqE -> ExGntd = false
rule_1224: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_1225: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_1226: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_1227: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_1228: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1229: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1230: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_1231: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_1232: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1233: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1234: Cache[NODE_2].State = E & MemData != AuxData -> ExGntd = true
rule_1235: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_1236: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_1237: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_1238: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_1239: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_1240: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1241: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_1242: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1243: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_1244: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1245: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1246: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_1247: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_1248: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1249: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1250: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_1251: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1252: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1253: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_1254: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_1255: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_1256: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1257: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1258: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_1259: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1260: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_1261: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1262: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1263: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_1264: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1265: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_1266: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1267: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1268: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_1269: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_1270: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_1271: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1272: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_1273: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1274: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_1275: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1276: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_1277: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1278: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1279: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1280: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_1281: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1282: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1283: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_1284: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_1285: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1286: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = E
rule_1287: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1288: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_1289: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1290: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_1291: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1292: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_1293: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_1294: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1295: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_1296: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_1297: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1298: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_1299: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_1300: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_1301: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1302: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1303: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_1304: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_1305: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_1306: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_1307: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_1308: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_1309: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1310: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_1311: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1312: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_1313: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_1314: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_1315: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1316: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_1317: Cache[NODE_1].State = S & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_1318: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1319: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_1320: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1321: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_1322: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1323: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1324: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_1325: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_1326: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_1327: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_1328: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1329: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_1330: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1331: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1332: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1333: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1334: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_1335: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_1336: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_1337: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_1338: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1339: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1340: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1341: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1342: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1343: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != Empty
rule_1344: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_1345: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1346: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_1347: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1348: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_1349: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_1350: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_1351: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_1352: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1353: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_1354: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_1355: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1356: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_1357: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_1358: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1359: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_1360: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_1361: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1362: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_1363: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_1364: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_1365: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1366: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_1367: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_1368: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1369: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1370: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1371: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_1372: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1373: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_1374: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_1375: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_1376: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1377: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_1378: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_1379: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_1380: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_1381: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_1382: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1383: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1384: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_1385: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1386: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1387: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_1388: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_1389: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1390: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1391: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1392: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_1393: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1394: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_1395: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_1396: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1397: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_1398: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_1399: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1400: Cache[NODE_2].State != E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1401: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1402: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1403: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_1404: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_1405: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1406: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_1407: MemData != AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1408: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_1409: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_1410: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1411: CurCmd = ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1412: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1413: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> CurCmd = ReqE
rule_1414: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1415: Cache[NODE_1].State != I & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1416: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_1417: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_1418: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1419: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1420: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_1421: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_1422: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_1423: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_1424: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_1425: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_1426: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_1427: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_1428: CurCmd = Empty & ExGntd = false -> CurCmd != ReqS
rule_1429: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_1430: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_1431: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1432: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1433: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_1434: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1435: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1436: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1437: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_1438: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1439: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_1440: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_1441: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_1442: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_1443: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_1444: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1445: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_1446: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_1447: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_1448: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_1449: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1450: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_1451: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1452: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_1453: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_1454: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_1455: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1456: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_1457: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_1458: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> MemData = AuxData
rule_1459: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1460: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_1461: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_1462: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_1463: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1464: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_1465: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1466: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1467: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_1468: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_1469: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_1470: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_1471: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Cache[NODE_1].State != I
rule_1472: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1473: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_1474: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_1475: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_1476: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1477: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1478: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1479: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_1480: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_1481: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1482: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1483: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1484: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1485: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_1486: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1487: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_1488: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_1489: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1490: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1491: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1492: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1493: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_1494: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_1495: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_1496: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_1497: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1498: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1499: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1500: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_1501: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_1502: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_1503: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1504: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_1505: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_1506: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1507: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_1508: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_1509: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_1510: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1511: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_1512: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_1513: Cache[NODE_2].State = S & CurCmd != ReqE -> MemData = AuxData
rule_1514: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_1515: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_1516: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_1517: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1518: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1519: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1520: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_1521: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_1522: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1523: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1524: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1525: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1526: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1527: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1528: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_1529: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_1530: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_1531: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_1532: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1533: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_1534: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1535: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_1536: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_1537: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_1538: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_1539: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_1540: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_1541: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_1542: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ExGntd = false
rule_1543: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_1544: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_1545: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_1546: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1547: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1548: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1549: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_1550: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_1551: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != S
rule_1552: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_1553: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_1554: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1555: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1556: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1557: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1558: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1559: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_1560: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_1561: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_1562: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_1563: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1564: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_1565: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1566: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_1567: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1568: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1569: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_1570: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_1571: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1572: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_1573: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_1574: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_1575: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_1576: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_1577: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1578: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_1579: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_1580: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1581: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_1582: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1583: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1584: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_1585: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1586: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_1587: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1588: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1589: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_1590: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1591: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1592: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_1593: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_1594: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_1595: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_1596: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_1597: Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_1598: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1599: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1600: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1601: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1602: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_1603: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_1604: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> MemData = AuxData
rule_1605: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_1606: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_1607: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1608: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_1609: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_1610: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_1611: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1612: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_1613: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_1614: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_1615: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1616: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1617: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_1618: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_1619: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_1620: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1621: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_1622: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_1623: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_1624: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1625: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_1626: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1627: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_1628: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1629: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_1630: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_1631: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_1632: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1633: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1634: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1635: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_1636: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_1637: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_1638: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1639: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1640: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1641: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_1642: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1643: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_1644: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_1645: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> ExGntd = false
rule_1646: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_1647: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_1648: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_1649: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1650: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_1651: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1652: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1653: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_1654: MemData = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_1655: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1656: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1657: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_1658: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_1659: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_1660: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1661: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1662: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_1663: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1664: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_1665: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_1666: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1667: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_1668: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_1669: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_1670: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_1671: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_1672: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_1673: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1674: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_1675: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_1676: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_1677: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_1678: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1679: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_1680: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1681: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_1682: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_1683: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_1684: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1685: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_1686: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_1687: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_1688: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1689: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_1690: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1691: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1692: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_1693: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_1694: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1695: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_1696: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_1697: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_1698: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_1699: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1700: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1701: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_1702: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_1703: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_1704: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1705: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_1706: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1707: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_1708: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1709: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_1710: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1711: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_1712: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1713: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
rule_1714: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1715: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1716: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_1717: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_1718: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_1719: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_1720: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1721: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_1722: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_1723: Cache[NODE_1].State = S & CurCmd != ReqS -> Cache[NODE_1].State != I
rule_1724: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_1725: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_1726: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_1727: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_1728: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_1729: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1730: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1731: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_1732: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1733: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1734: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_1735: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1736: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_1737: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_1738: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_1739: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1740: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1741: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_1742: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_1743: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_1744: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1745: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1746: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_1747: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_1748: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_1749: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_1750: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_1751: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1752: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1753: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_1754: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_1755: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_1756: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_1757: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_1758: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_1759: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_1760: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_1761: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1762: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_1763: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1764: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_1765: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_1766: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1767: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_1768: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1769: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_1770: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1771: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1772: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1773: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_1774: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_1775: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1776: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_1777: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_1778: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_1779: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_1780: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1781: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_1782: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_1783: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_1784: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_1785: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_1786: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_1787: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_1788: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_1789: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1790: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_1791: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_1792: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_1793: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_1794: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1795: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_1796: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_1797: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1798: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1799: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_1800: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1801: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1802: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1803: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1804: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_1805: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_1806: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_1807: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_1808: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_1809: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_1810: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1811: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_1812: CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_1813: Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_1814: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_1815: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_1816: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_1817: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_1818: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1819: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_1820: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_1821: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1822: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_1823: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_1824: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1825: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_1826: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1827: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_1828: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_1829: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_1830: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1831: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_1832: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_1833: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_1834: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_1835: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_1836: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_1837: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1838: MemData != AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_1839: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1840: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1841: Cache[NODE_2].State = E -> ExGntd = true
rule_1842: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_1843: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1844: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1845: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1846: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_1847: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_1848: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1849: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1850: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1851: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_1852: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_1853: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_1854: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1855: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_1856: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1857: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_1858: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1859: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1860: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_1861: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_1862: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_1863: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_1864: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1865: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_1866: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_1867: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1868: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_1869: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_1870: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_1871: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_1872: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1873: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_1874: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_1875: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_1876: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1877: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_1878: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_1879: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1880: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_1881: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_1882: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1883: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_1884: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_1885: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
rule_1886: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_1887: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_1888: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1889: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1890: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1891: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_1892: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_1893: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1894: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1895: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_1896: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_1897: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_1898: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1899: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_1900: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1901: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1902: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
rule_1903: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_1904: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_1905: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_1906: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_1907: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1908: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1909: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1910: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_1911: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1912: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1913: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_1914: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_1915: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_1916: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_1917: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_1918: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_1919: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1920: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_1921: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_1922: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_1923: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_1924: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_1925: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1926: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_1927: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_1928: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_1929: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1930: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_1931: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_1932: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_1933: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_1934: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_1935: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_1936: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_1937: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_1938: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_1939: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_1940: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_1941: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1942: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1943: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_1944: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_1945: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_1946: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_1947: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_1948: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1949: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != S
rule_1950: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_1951: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_1952: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1953: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1954: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1955: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1956: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1957: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_1958: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_1959: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1960: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_1961: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_1962: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_1963: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_1964: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_1965: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_1966: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_1967: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_1968: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1969: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_1970: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1971: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_1972: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_1973: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_1974: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_1975: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_1976: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1977: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1978: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_1979: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1980: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_1981: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_1982: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_1983: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_1984: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_1985: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1986: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_1987: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_1988: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_1989: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_1990: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_1991: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1992: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_1993: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_1994: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_1995: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_1996: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_1997: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_1998: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_1999: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_2000: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2001: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2002: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2003: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_2004: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_2005: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2006: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_2007: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_2008: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != Empty
rule_2009: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2010: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_2011: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_2012: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_2013: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2014: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_2015: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_2016: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_2017: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_2018: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2019: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2020: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2021: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_2022: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2023: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_2024: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2025: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2026: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2027: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_2028: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2029: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_2030: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_2031: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2032: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_2033: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_2034: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ExGntd = false
rule_2035: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2036: Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2037: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_2038: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2039: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2040: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_2041: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_2042: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_2043: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_2044: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_2045: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2046: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_2047: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_2048: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_2049: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_2050: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_2051: ExGntd = true & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_2052: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_2053: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2054: MemData != AuxData & InvSet[NODE_2] = true -> ExGntd = true
rule_2055: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2056: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2057: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_2058: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_2059: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_2060: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2061: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2062: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_2063: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_2064: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_2065: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_2066: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_2067: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != I
rule_2068: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_2069: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_2070: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_2071: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_2072: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_2073: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_2074: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2075: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_2076: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_2077: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2078: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_2079: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2080: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2081: Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_2082: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_2083: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2084: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2085: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2086: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_2087: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_2088: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2089: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_2090: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2091: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_2092: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2093: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_2094: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> ExGntd = true
rule_2095: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2096: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2097: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_2098: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_2099: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2100: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2101: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_2102: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_2103: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_2104: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_2105: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_2106: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2107: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2108: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_2109: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2110: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_2111: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2112: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2113: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_2114: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_2115: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2116: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2117: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_2118: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2119: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_2120: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2121: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_2122: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_2123: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2124: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2125: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_2126: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_2127: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_2128: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_2129: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2130: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_2131: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_2132: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_2133: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_2134: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_2135: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_2136: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_2137: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2138: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2139: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2140: Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_2141: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_2142: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_2143: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_2144: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_2145: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2146: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_2147: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2148: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_2149: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_2150: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_2151: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_2152: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_2153: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2154: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_2155: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_2156: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2157: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2158: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2159: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2160: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_2161: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_2162: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_2163: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_2164: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2165: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_2166: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_2167: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2168: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2169: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_2170: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_2171: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2172: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_2173: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_2174: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_2175: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_2176: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_2177: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_2178: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2179: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_2180: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_2181: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_2182: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2183: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_2184: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_2185: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_2186: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_2187: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_2188: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_2189: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_2190: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2191: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2192: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_2193: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_2194: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = I
rule_2195: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_2196: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_2197: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2198: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2199: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2200: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2201: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_2202: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_2203: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_2204: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_2205: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2206: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2207: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_2208: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_2209: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_2210: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_2211: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_2212: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_2213: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2214: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2215: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2216: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2217: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2218: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2219: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2220: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_2221: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_2222: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_2223: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_2224: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_2225: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_2226: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_2227: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2228: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2229: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_2230: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_2231: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2232: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2233: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2234: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_2235: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_2236: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_2237: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_2238: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_2239: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_2240: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_2241: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_2242: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_2243: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2244: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_2245: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2246: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_2247: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_2248: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_2249: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2250: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_2251: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2252: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_2253: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2254: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2255: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
rule_2256: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_2257: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_2258: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_2259: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_2260: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_2261: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2262: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2263: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_2264: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2265: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2266: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_2267: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_2268: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2269: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_2270: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2271: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_2272: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_2273: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_2274: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_2275: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_2276: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_2277: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2278: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_2279: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_2280: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2281: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2282: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_2283: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_2284: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2285: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_2286: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2287: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_2288: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2289: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_2290: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2291: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2292: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2293: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_2294: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2295: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_2296: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_2297: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2298: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_2299: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_2300: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_2301: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_2302: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_2303: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_2304: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2305: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2306: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2307: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_2308: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_2309: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_2310: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2311: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2312: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_2313: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_2314: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_2315: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_2316: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2317: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_2318: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_2319: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2320: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_2321: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2322: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2323: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2324: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_2325: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2326: ExGntd = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_2327: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2328: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2329: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_2330: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_2331: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_2332: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_2333: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_2334: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_2335: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_2336: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2337: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2338: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_2339: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2340: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2341: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_2342: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2343: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_2344: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_2345: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2346: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2347: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_2348: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2349: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_2350: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2351: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_2352: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_2353: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != Empty
rule_2354: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_2355: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_2356: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_2357: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2358: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2359: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_2360: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_2361: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_2362: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_2363: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_2364: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_2365: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2366: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2367: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2368: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_2369: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_2370: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2371: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_2372: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2373: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_2374: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_2375: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_2376: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2377: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2378: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2379: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2380: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_2381: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2382: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_2383: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_2384: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2385: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2386: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2387: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2388: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_2389: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_2390: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> CurCmd != Empty
rule_2391: Cache[NODE_1].State = E -> ExGntd = true
rule_2392: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2393: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_2394: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_2395: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_2396: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_2397: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_2398: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_2399: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2400: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_2401: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2402: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_2403: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2404: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2405: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2406: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_2407: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_2408: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_2409: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2410: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_2411: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_2412: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_2413: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_2414: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_2415: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_2416: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2417: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2418: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_2419: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2420: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ExGntd = true
rule_2421: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_2422: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_2423: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_2424: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2425: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2426: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_2427: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2428: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_2429: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2430: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2431: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2432: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_2433: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2434: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_2435: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_2436: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_2437: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2438: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_2439: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_2440: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_2441: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2442: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_2443: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2444: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_2445: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_2446: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_2447: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2448: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2449: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2450: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2451: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_2452: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_2453: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_2454: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_2455: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_2456: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2457: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2458: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2459: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2460: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2461: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_2462: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2463: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_2464: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_2465: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2466: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_2467: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_2468: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != I
rule_2469: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2470: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2471: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_2472: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_2473: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2474: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2475: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2476: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_2477: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2478: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_2479: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_2480: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_2481: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2482: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_2483: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2484: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = false
rule_2485: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_2486: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2487: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_2488: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2489: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_2490: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_2491: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_2492: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_2493: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2494: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_2495: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_2496: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2497: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_2498: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_2499: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2500: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2501: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_2502: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2503: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_2504: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2505: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_2506: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_2507: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_2508: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2509: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_2510: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_2511: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_2512: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_2513: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2514: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_2515: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2516: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_2517: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_2518: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_2519: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_2520: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_2521: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_2522: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_2523: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_2524: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_2525: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_2526: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_2527: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2528: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_2529: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_2530: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_2531: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_2532: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2533: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2534: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2535: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_2536: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_2537: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2538: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_2539: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2540: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_2541: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_2542: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2543: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2544: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_2545: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_2546: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_2547: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_2548: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2549: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_2550: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_2551: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_2552: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_2553: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_2554: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2555: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2556: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2557: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2558: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_2559: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_2560: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2561: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2562: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_2563: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2564: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_2565: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2566: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2567: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_2568: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_2569: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2570: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_2571: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_2572: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2573: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_2574: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_2575: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2576: CurCmd = ReqE & ShrSet[NODE_2] = true -> CurCmd != ReqS
rule_2577: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_2578: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_2579: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = E
rule_2580: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_2581: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_2582: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2583: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2584: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_2585: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2586: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2587: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_2588: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_2589: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_2590: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_2591: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2592: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_2593: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2594: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_2595: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_2596: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_2597: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2598: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_2599: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2600: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_2601: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_2602: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2603: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_2604: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2605: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_2606: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2607: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_2608: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2609: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_2610: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2611: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_2612: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_2613: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_2614: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_2615: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_2616: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2617: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_2618: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_2619: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_2620: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_2621: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2622: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2623: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_2624: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2625: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_2626: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2627: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_2628: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_2629: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_2630: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2631: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2632: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_2633: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_2634: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_2635: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_2636: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2637: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_2638: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_2639: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_2640: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2641: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_2642: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_2643: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_2644: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2645: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_2646: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_2647: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_2648: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_2649: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_2650: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2651: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2652: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_2653: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_2654: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2655: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_2656: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_2657: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_2658: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_2659: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_2660: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2661: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_2662: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_2663: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_2664: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2665: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_2666: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_2667: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_2668: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_2669: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_2670: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2671: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_2672: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_2673: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2674: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_2675: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2676: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_2677: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2678: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_2679: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_2680: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2681: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_2682: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2683: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2684: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2685: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_2686: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_2687: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2688: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_2689: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_2690: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_2691: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2692: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_2693: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_2694: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2695: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_2696: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_2697: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2698: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_2699: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_2700: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2701: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_2702: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_2703: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_2704: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_2705: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2706: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2707: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2708: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_2709: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_2710: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_2711: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_2712: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2713: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2714: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_2715: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2716: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_2717: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2718: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2719: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_2720: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2721: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_2722: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_2723: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2724: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_2725: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_2726: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_2727: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2728: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_2729: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_2730: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_2731: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
rule_2732: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_2733: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2734: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2735: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2736: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2737: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_2738: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2739: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2740: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_2741: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2742: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_2743: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_2744: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_2745: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_2746: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2747: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2748: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_2749: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_2750: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_2751: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_2752: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2753: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_2754: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_2755: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_2756: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2757: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_2758: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_2759: Chan2[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2760: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_2761: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_2762: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_2763: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_2764: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2765: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_2766: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_2767: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2768: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_2769: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_2770: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2771: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_2772: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_2773: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2774: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_2775: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_2776: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2777: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2778: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_2779: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_2780: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2781: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_2782: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2783: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2784: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_2785: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> MemData = AuxData
rule_2786: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_2787: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_2788: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_2789: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_2790: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2791: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2792: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_2793: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_2794: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_2795: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2796: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_2797: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_2798: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_2799: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_2800: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_2801: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2802: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_2803: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_2804: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
rule_2805: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_2806: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_2807: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_2808: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2809: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_2810: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_2811: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2812: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_2813: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2814: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2815: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2816: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_2817: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_2818: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_2819: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2820: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_2821: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_2822: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_2823: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2824: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_2825: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2826: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_2827: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2828: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_2829: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_2830: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_2831: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_2832: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_2833: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_2834: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_2835: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_2836: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_2837: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_2838: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_2839: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2840: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2841: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2842: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2843: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_2844: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_2845: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2846: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2847: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_2848: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_2849: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_2850: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2851: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2852: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_2853: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_2854: Cache[NODE_2].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2855: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_2856: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2857: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2858: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_2859: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2860: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_2861: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_2862: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_2863: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2864: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_2865: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_2866: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2867: Cache[NODE_2].State = E & CurCmd = ReqS -> ExGntd = true
rule_2868: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_2869: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_2870: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_2871: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2872: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_2873: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2874: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_2875: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_2876: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_2877: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_2878: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_2879: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2880: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_2881: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_2882: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_2883: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2884: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_2885: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_2886: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_2887: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_2888: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2889: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2890: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2891: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_2892: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_2893: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2894: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_2895: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_2896: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_2897: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_2898: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2899: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_2900: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_2901: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2902: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_2903: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_2904: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_2905: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_2906: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_2907: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_2908: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_2909: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2910: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2911: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2912: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2913: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_2914: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_2915: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_2916: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2917: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_2918: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2919: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_2920: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2921: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_2922: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_2923: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_2924: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_2925: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_2926: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2927: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2928: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_2929: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_2930: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_2931: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_2932: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_2933: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_2934: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2935: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2936: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2937: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_2938: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != S
rule_2939: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2940: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2941: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_2942: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_2943: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_2944: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2945: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_2946: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_2947: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
rule_2948: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2949: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_2950: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_2951: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_2952: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_2953: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_2954: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_2955: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2956: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_2957: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_2958: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_2959: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_2960: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_2961: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_2962: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_2963: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2964: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_2965: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_2966: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_2967: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_2968: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2969: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_2970: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_2971: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_2972: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_2973: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_2974: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_2975: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_2976: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2977: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_2978: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_2979: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2980: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_2981: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_2982: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_2983: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2984: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2985: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_2986: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_2987: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2988: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_2989: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_2990: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_2991: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2992: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_2993: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2994: Cache[NODE_2].State = S & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2995: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2996: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_2997: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2998: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2999: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3000: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_3001: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_3002: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_3003: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_3004: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3005: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_3006: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_3007: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3008: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_3009: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_3010: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3011: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3012: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_3013: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3014: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_3015: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3016: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3017: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3018: Cache[NODE_2].State = S & CurCmd = Empty -> MemData = AuxData
rule_3019: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_3020: Cache[NODE_1].State = S & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3021: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_3022: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_3023: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_3024: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_3025: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_3026: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_3027: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3028: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_3029: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3030: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_3031: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_3032: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3033: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3034: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_3035: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3036: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_3037: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_3038: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_3039: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_3040: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_3041: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3042: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3043: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_3044: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_3045: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_3046: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_3047: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_3048: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3049: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3050: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3051: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_3052: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
rule_3053: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_3054: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_3055: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3056: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_3057: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_3058: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_3059: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_3060: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_3061: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3062: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3063: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_3064: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3065: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3066: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3067: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_3068: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_3069: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_3070: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3071: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_3072: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_3073: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3074: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_3075: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_3076: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_3077: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3078: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3079: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_3080: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_3081: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_3082: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_3083: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_3084: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_3085: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_3086: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_3087: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3088: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3089: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_3090: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3091: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_3092: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_3093: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3094: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_3095: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_3096: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_3097: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_3098: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3099: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_3100: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_3101: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_3102: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_3103: ExGntd = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_3104: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_3105: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_3106: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_3107: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3108: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_3109: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_3110: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3111: ExGntd = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3112: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3113: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3114: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_3115: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_3116: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3117: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_3118: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_3119: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3120: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_3121: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3122: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3123: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_3124: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_3125: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3126: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_3127: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_3128: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3129: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3130: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3131: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_3132: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_3133: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_3134: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_3135: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_3136: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_3137: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_3138: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3139: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_3140: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_3141: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3142: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_3143: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3144: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_3145: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3146: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_3147: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_3148: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3149: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_3150: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_3151: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_3152: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3153: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_3154: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3155: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_3156: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_3157: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3158: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3159: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3160: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_3161: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_3162: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_3163: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_3164: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3165: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_3166: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_3167: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3168: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_3169: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_3170: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_3171: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_3172: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_3173: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_3174: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_3175: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3176: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_3177: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_3178: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_3179: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3180: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_3181: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3182: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3183: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_3184: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_3185: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3186: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3187: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_3188: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_3189: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_3190: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_3191: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_3192: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3193: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3194: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_3195: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3196: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3197: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_3198: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3199: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_3200: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_3201: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_3202: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3203: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_3204: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_3205: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_3206: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_3207: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_3208: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3209: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_3210: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_3211: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_3212: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3213: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_3214: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_3215: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_3216: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3217: CurCmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_3218: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_3219: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_3220: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_3221: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3222: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_3223: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3224: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_3225: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_3226: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_3227: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_3228: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3229: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_3230: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_3231: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_3232: MemData != AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3233: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> MemData = AuxData
rule_3234: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3235: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3236: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_3237: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_3238: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3239: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_3240: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_3241: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_3242: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3243: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3244: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_3245: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3246: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3247: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_3248: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3249: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_3250: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3251: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_3252: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_3253: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_3254: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3255: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_3256: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3257: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_3258: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3259: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_3260: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_3261: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_3262: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3263: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_3264: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_3265: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_3266: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3267: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_3268: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_3269: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_3270: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_3271: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3272: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3273: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_3274: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_3275: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_3276: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3277: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3278: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_3279: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_3280: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_3281: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3282: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_3283: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_3284: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_3285: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3286: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_3287: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3288: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3289: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3290: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3291: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_3292: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_3293: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_3294: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3295: Cache[NODE_2].State != E & ExGntd = false -> MemData = AuxData
rule_3296: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_3297: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_3298: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_3299: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3300: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_3301: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_3302: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_3303: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_3304: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_3305: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_3306: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_3307: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_3308: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_3309: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3310: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3311: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_3312: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_3313: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_3314: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_3315: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3316: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_3317: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_3318: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3319: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_3320: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_3321: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3322: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_3323: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_3324: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3325: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3326: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_3327: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_3328: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3329: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_3330: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_3331: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3332: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_3333: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_3334: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_3335: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3336: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3337: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_3338: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3339: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_3340: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_3341: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3342: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3343: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_3344: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_3345: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3346: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_3347: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_3348: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_3349: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3350: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3351: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_3352: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3353: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_3354: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_3355: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_3356: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3357: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_3358: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_3359: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_3360: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_3361: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_3362: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3363: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3364: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3365: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_3366: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_3367: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3368: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3369: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_3370: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_3371: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_3372: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3373: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_3374: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3375: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_3376: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3377: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3378: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_3379: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3380: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_3381: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_3382: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3383: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_3384: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3385: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_3386: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3387: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_3388: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_3389: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3390: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_3391: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_3392: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3393: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_3394: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_3395: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3396: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_3397: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_3398: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_3399: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_3400: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3401: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3402: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_3403: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3404: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_3405: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3406: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3407: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_3408: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3409: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3410: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_3411: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_3412: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_3413: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_3414: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3415: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_3416: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3417: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_3418: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_3419: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3420: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_3421: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3422: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_3423: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_3424: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_3425: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3426: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_3427: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3428: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_3429: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_3430: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3431: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3432: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_3433: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_3434: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_3435: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_3436: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
rule_3437: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3438: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_3439: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3440: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3441: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3442: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_3443: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_3444: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_3445: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_3446: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_3447: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_3448: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3449: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_3450: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_3451: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_3452: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_3453: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_3454: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_3455: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3456: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_3457: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_3458: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3459: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3460: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_3461: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3462: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_3463: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_3464: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_3465: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3466: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_3467: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_3468: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_3469: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_3470: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3471: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_3472: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_3473: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3474: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_3475: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3476: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3477: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_3478: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3479: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_3480: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3481: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3482: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_3483: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_3484: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3485: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3486: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3487: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_3488: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_3489: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_3490: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_3491: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != Empty
rule_3492: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3493: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3494: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_3495: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_3496: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_3497: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3498: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_3499: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_3500: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_3501: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3502: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3503: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_3504: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3505: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3506: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3507: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3508: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_3509: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_3510: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_3511: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_3512: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_3513: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_3514: CurCmd = ReqS & Cache[NODE_1].State != E -> CurCmd != Empty
rule_3515: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_3516: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_3517: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3518: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_3519: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_3520: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_3521: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3522: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_3523: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_3524: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_3525: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_3526: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_3527: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_3528: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3529: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3530: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3531: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_3532: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_3533: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3534: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_3535: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3536: Cache[NODE_1].State = E & CurCmd != Empty -> ExGntd = true
rule_3537: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_3538: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_3539: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_3540: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3541: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_3542: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_3543: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_3544: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_3545: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_3546: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3547: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3548: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_3549: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_3550: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3551: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_3552: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_3553: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_3554: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3555: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3556: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_3557: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_3558: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_3559: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_3560: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_3561: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_3562: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_3563: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3564: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3565: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_3566: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3567: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_3568: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_3569: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_3570: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_3571: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_3572: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_3573: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3574: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3575: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3576: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3577: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_3578: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_3579: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_3580: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3581: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_3582: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_3583: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_3584: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_3585: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_3586: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3587: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_3588: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_3589: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_3590: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3591: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3592: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_3593: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_3594: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3595: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_3596: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_3597: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_3598: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3599: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_3600: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_3601: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3602: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3603: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_3604: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3605: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3606: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3607: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_3608: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_3609: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_3610: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_3611: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_3612: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_3613: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3614: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3615: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_3616: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3617: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3618: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3619: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_3620: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_3621: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_3622: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3623: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_3624: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3625: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_3626: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3627: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_3628: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_3629: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_3630: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3631: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3632: Cache[NODE_2].State != E & CurCmd = Empty -> MemData = AuxData
rule_3633: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_3634: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3635: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3636: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_3637: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3638: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_3639: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3640: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3641: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_3642: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_3643: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3644: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_3645: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_3646: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_3647: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_3648: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_3649: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3650: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3651: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3652: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_3653: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3654: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_3655: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_3656: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3657: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_3658: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_3659: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3660: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_3661: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3662: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3663: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_3664: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3665: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_3666: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3667: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3668: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3669: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_3670: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_3671: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_3672: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3673: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3674: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3675: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_3676: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3677: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_3678: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_3679: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3680: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_3681: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_3682: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3683: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_3684: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> CurCmd = ReqE
rule_3685: CurCmd = ReqE & MemData = AuxData -> CurCmd != Empty
rule_3686: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3687: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_3688: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_3689: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_3690: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3691: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_3692: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_3693: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_3694: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_3695: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_3696: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_3697: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_3698: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_3699: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3700: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3701: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3702: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_3703: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_3704: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3705: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_3706: MemData != AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_3707: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_3708: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3709: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_3710: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3711: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_3712: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3713: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_3714: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_3715: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_3716: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_3717: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3718: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_3719: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3720: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_3721: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_3722: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3723: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3724: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_3725: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_3726: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_3727: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3728: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_3729: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_3730: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_3731: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_3732: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_3733: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_3734: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_3735: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_3736: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_3737: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3738: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3739: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3740: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_3741: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_3742: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_3743: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_3744: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3745: Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_3746: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3747: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3748: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_3749: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3750: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3751: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_3752: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_3753: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_3754: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_3755: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_3756: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3757: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_3758: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3759: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_3760: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_3761: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_3762: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3763: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3764: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3765: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_3766: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3767: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3768: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_3769: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3770: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_3771: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_3772: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3773: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3774: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_3775: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_3776: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_3777: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_3778: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_3779: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3780: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_3781: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3782: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3783: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_3784: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_3785: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_3786: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3787: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_3788: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_3789: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_3790: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3791: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3792: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_3793: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3794: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3795: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3796: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_3797: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_3798: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_3799: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_3800: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_3801: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3802: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_3803: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3804: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_3805: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_3806: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> MemData = AuxData
rule_3807: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3808: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_3809: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3810: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_3811: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3812: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_3813: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_3814: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_3815: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_3816: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_3817: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_3818: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3819: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3820: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_3821: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3822: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_3823: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_3824: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_3825: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_3826: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_3827: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_3828: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_3829: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_3830: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3831: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_3832: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_3833: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3834: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3835: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_3836: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_3837: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_3838: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_3839: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3840: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_3841: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_3842: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3843: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3844: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_3845: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3846: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_3847: Chan3[NODE_2].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_3848: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_3849: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_3850: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_3851: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_3852: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3853: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3854: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_3855: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_3856: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_3857: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3858: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3859: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3860: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_3861: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3862: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_3863: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_3864: ExGntd = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3865: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_3866: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3867: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_3868: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3869: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3870: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3871: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_3872: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_3873: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_3874: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_3875: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_3876: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_3877: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_3878: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3879: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_3880: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_3881: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3882: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_3883: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_3884: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3885: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_3886: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3887: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_3888: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3889: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_3890: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_3891: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_3892: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3893: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_3894: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_3895: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_3896: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_3897: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_3898: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_3899: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_3900: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3901: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3902: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3903: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_3904: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3905: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3906: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3907: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_3908: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_3909: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_3910: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_3911: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_3912: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_3913: CurCmd = Empty & Cache[NODE_1].State != E -> CurCmd != ReqS
rule_3914: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_3915: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_3916: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3917: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_3918: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_3919: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
rule_3920: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3921: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_3922: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_3923: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_3924: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_3925: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_3926: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3927: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3928: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3929: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_3930: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3931: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_3932: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3933: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_3934: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_3935: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3936: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_3937: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_3938: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_3939: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_3940: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3941: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3942: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_3943: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd != Empty
rule_3944: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3945: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_3946: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3947: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3948: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_3949: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3950: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_3951: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_3952: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3953: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3954: CurCmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_3955: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3956: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_3957: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_3958: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_3959: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_3960: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3961: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3962: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_3963: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_3964: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_3965: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3966: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> MemData = AuxData
rule_3967: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_3968: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_3969: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_3970: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3971: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_3972: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3973: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_3974: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_3975: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3976: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_3977: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3978: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3979: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3980: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_3981: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_3982: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3983: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_3984: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_3985: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_3986: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_3987: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_3988: Cache[NODE_2].State = S & CurCmd = ReqS -> CurCmd != Empty
rule_3989: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3990: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3991: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_3992: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_3993: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3994: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3995: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3996: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_3997: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_3998: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_3999: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4000: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4001: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4002: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4003: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_4004: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_4005: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_4006: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4007: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_4008: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_4009: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_4010: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4011: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4012: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4013: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_4014: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4015: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_4016: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_4017: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4018: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4019: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4020: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4021: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_4022: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_4023: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_4024: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_4025: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4026: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_4027: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_4028: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_4029: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_4030: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_4031: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4032: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_4033: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_4034: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_4035: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_4036: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_4037: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_4038: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4039: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_4040: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4041: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_4042: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4043: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_4044: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_4045: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_4046: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_4047: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_4048: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_4049: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_4050: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4051: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4052: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_4053: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_4054: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4055: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4056: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_4057: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_4058: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4059: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4060: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_4061: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_4062: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4063: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Data = AuxData
rule_4064: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4065: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_4066: CurCmd = ReqE & ExGntd = false -> MemData = AuxData
rule_4067: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4068: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_4069: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4070: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4071: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_4072: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_4073: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4074: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4075: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_4076: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4077: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4078: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_4079: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_4080: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4081: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_4082: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_4083: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_4084: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4085: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4086: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4087: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_4088: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4089: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4090: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_4091: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_4092: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_4093: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4094: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_4095: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4096: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4097: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_4098: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_4099: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_4100: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_4101: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_4102: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_4103: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
rule_4104: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4105: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4106: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_4107: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4108: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_4109: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_4110: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_4111: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_4112: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4113: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4114: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_4115: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_4116: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4117: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4118: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_4119: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_4120: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4121: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_4122: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_4123: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4124: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4125: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4126: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4127: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_4128: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4129: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_4130: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4131: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_4132: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4133: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4134: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_4135: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_4136: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_4137: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4138: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != Empty
rule_4139: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4140: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_4141: Cache[NODE_1].State = S & CurCmd = ReqS -> CurCmd != ReqE
rule_4142: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_4143: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_4144: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_4145: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_4146: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4147: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4148: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4149: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4150: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_4151: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_4152: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_4153: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4154: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4155: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_4156: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_4157: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_4158: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_4159: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4160: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4161: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4162: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_4163: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4164: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_4165: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4166: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_4167: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_4168: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_4169: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4170: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4171: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4172: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_4173: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_4174: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4175: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_4176: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4177: ExGntd = false -> Cache[NODE_2].State != E
rule_4178: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_4179: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4180: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_4181: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_4182: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_4183: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_4184: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Cache[NODE_1].Data = AuxData
rule_4185: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_4186: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != I
rule_4187: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4188: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_4189: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_4190: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_4191: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4192: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_4193: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_4194: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4195: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4196: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4197: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_4198: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4199: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_4200: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_4201: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_4202: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4203: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4204: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4205: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_4206: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4207: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_4208: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_4209: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_4210: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd != ReqS
rule_4211: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_4212: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_4213: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_4214: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_4215: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_4216: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4217: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_4218: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_4219: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4220: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4221: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_4222: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_4223: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_4224: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_4225: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4226: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_4227: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4228: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_4229: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_4230: CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_4231: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4232: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_4233: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_4234: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_4235: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_4236: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_4237: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4238: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_4239: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_4240: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4241: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4242: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4243: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_4244: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4245: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4246: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_4247: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_4248: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4249: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_4250: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_4251: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_4252: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4253: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_4254: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4255: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4256: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_4257: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_4258: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4259: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4260: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_4261: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4262: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_4263: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4264: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_4265: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4266: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4267: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_4268: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_4269: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4270: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_4271: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4272: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_4273: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_4274: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_4275: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_4276: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_4277: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4278: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_4279: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4280: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State = I
rule_4281: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4282: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_4283: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4284: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_4285: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_4286: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4287: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_4288: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4289: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_4290: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4291: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_4292: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4293: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4294: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
rule_4295: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_4296: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4297: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4298: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_4299: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4300: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_4301: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_4302: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4303: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_4304: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_4305: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_4306: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4307: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4308: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4309: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_4310: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_4311: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4312: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4313: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_4314: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_4315: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4316: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_4317: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4318: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_4319: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4320: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_4321: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_4322: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_4323: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_4324: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4325: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4326: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_4327: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_4328: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_4329: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_4330: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_4331: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_4332: Cache[NODE_1].State != S & CurCmd = ReqS -> CurCmd != Empty
rule_4333: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_4334: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4335: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_4336: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_4337: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_4338: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd = ReqE
rule_4339: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_4340: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4341: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4342: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4343: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4344: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_4345: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_4346: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_4347: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_4348: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_4349: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4350: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4351: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_4352: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4353: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_4354: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4355: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4356: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_4357: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_4358: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_4359: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_4360: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_4361: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_4362: MemData = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4363: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4364: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4365: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_4366: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_4367: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_4368: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4369: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_4370: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_4371: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4372: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4373: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_4374: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4375: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_4376: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4377: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4378: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_4379: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4380: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_4381: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_4382: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4383: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_4384: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_4385: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4386: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_4387: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_4388: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4389: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4390: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4391: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4392: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_4393: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_4394: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_4395: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_4396: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4397: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_4398: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_4399: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_4400: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4401: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4402: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_4403: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_4404: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_4405: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_4406: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4407: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4408: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_4409: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4410: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_4411: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4412: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_4413: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_4414: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> ExGntd = false
rule_4415: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_4416: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_4417: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4418: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_4419: MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_4420: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4421: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_4422: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_4423: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
rule_4424: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4425: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4426: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4427: ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
rule_4428: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4429: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4430: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_4431: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4432: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4433: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4434: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4435: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4436: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_4437: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4438: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_4439: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_4440: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_4441: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_4442: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4443: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4444: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_4445: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_4446: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_4447: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_4448: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_4449: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_4450: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4451: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_4452: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_4453: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_4454: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4455: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_4456: ExGntd = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_4457: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4458: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_4459: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4460: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4461: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_4462: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4463: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4464: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_4465: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_4466: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4467: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4468: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4469: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4470: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_4471: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_4472: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4473: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4474: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_4475: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4476: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4477: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_4478: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4479: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_4480: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4481: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4482: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_4483: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4484: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_4485: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_4486: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_4487: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_4488: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4489: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_4490: CurCmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_4491: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4492: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_4493: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4494: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_4495: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4496: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_4497: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_4498: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_4499: MemData = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4500: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4501: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_4502: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4503: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_4504: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_4505: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_4506: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4507: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_4508: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_4509: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4510: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4511: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4512: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_4513: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_4514: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_4515: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4516: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_4517: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_4518: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_4519: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_4520: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_4521: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4522: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_4523: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4524: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_4525: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_4526: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4527: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4528: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4529: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4530: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4531: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4532: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4533: MemData = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_4534: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4535: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_4536: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_4537: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4538: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_4539: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_4540: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4541: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_4542: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4543: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4544: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_4545: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_4546: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_4547: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_4548: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_4549: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4550: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_4551: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4552: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_4553: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_4554: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4555: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_4556: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_4557: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_4558: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_4559: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_4560: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_4561: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4562: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_4563: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_4564: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4565: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4566: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4567: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_4568: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_4569: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_4570: MemData != AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_4571: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4572: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4573: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_4574: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4575: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_4576: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_4577: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_4578: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_4579: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4580: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_4581: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_4582: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4583: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_4584: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4585: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4586: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_4587: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4588: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_4589: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_4590: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_4591: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_4592: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_4593: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_4594: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_4595: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_4596: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_4597: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_4598: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4599: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_4600: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4601: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4602: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_4603: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_4604: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_4605: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_4606: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_4607: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4608: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> MemData = AuxData
rule_4609: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_4610: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_4611: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_4612: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_4613: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_4614: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_4615: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4616: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4617: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4618: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_4619: Cache[NODE_1].State = S & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4620: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4621: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_4622: MemData != AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_4623: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4624: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4625: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_4626: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4627: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4628: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_4629: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4630: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4631: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_4632: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_4633: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4634: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4635: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_4636: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_4637: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4638: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_4639: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_4640: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_4641: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4642: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_4643: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_4644: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd != Empty
rule_4645: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_4646: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_4647: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_4648: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4649: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_4650: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4651: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4652: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4653: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_4654: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_4655: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_4656: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4657: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4658: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_4659: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4660: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_4661: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_4662: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_4663: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4664: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_4665: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_4666: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4667: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4668: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_4669: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_4670: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_4671: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_4672: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4673: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4674: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_4675: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_4676: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_4677: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4678: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_4679: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4680: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_4681: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_4682: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_4683: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4684: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_4685: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4686: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_4687: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != E
rule_4688: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_4689: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_4690: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4691: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_4692: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4693: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4694: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_4695: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4696: ExGntd = false & CurCmd != ReqS -> MemData = AuxData
rule_4697: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_4698: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4699: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_4700: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_4701: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4702: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_4703: ExGntd = false & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_4704: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4705: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4706: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_4707: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_4708: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4709: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_4710: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4711: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4712: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4713: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4714: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_4715: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_4716: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4717: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_4718: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_4719: Cache[NODE_1].State = E -> CurCmd != Empty
rule_4720: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_4721: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4722: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_4723: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_4724: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqE
rule_4725: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_4726: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_4727: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_4728: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_4729: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_4730: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_4731: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_4732: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_4733: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4734: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4735: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4736: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_4737: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4738: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4739: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4740: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_4741: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> CurCmd = ReqE
rule_4742: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4743: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_4744: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_4745: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4746: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4747: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_4748: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_4749: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_4750: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_4751: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_4752: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_4753: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_4754: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4755: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_4756: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_4757: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_4758: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_4759: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_4760: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4761: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_4762: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4763: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_4764: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_4765: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_4766: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_4767: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4768: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4769: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_4770: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_4771: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4772: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4773: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_4774: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_4775: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_4776: ExGntd = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4777: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != Empty
rule_4778: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4779: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_4780: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4781: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4782: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4783: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_4784: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_4785: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_4786: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4787: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_4788: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4789: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_4790: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4791: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4792: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4793: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_4794: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_4795: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4796: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_4797: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_4798: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_4799: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_4800: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_4801: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_4802: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4803: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4804: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4805: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_4806: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4807: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4808: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_4809: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4810: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_4811: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_4812: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4813: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_4814: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_4815: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4816: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_4817: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4818: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_4819: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_4820: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_4821: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_4822: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_4823: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4824: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_4825: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_4826: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4827: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4828: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4829: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_4830: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_4831: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4832: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_4833: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_4834: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4835: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4836: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_4837: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_4838: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_4839: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_4840: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4841: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4842: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_4843: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_4844: Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4845: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_4846: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4847: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4848: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4849: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_4850: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4851: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_4852: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4853: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4854: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4855: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4856: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4857: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_4858: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_4859: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ExGntd = true
rule_4860: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4861: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_4862: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_4863: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_4864: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4865: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4866: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4867: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4868: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_4869: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4870: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_4871: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_4872: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_4873: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_4874: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_4875: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_4876: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
rule_4877: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_4878: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4879: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4880: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_4881: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_4882: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != I
rule_4883: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4884: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_4885: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4886: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_4887: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4888: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_4889: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4890: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_4891: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4892: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_4893: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_4894: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_4895: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4896: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4897: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> CurCmd != Empty
rule_4898: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_4899: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_4900: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_4901: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4902: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_4903: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_4904: Cache[NODE_1].State = S & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4905: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4906: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4907: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_4908: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4909: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_4910: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_4911: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_4912: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_4913: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4914: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_4915: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_4916: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_4917: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4918: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_4919: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_4920: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_4921: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_4922: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4923: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_4924: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4925: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_4926: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_4927: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4928: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_4929: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4930: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_4931: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_4932: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4933: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != I
rule_4934: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4935: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_4936: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_4937: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_4938: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_4939: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_4940: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4941: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4942: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != I
rule_4943: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_4944: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_4945: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4946: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_4947: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4948: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_4949: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4950: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_4951: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_4952: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4953: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_4954: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_4955: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_4956: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4957: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_4958: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_4959: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_4960: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_4961: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4962: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4963: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_4964: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_4965: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_4966: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_4967: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_4968: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4969: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_4970: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4971: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_4972: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4973: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4974: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4975: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_4976: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_4977: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4978: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_4979: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4980: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_4981: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_4982: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4983: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_4984: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_4985: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4986: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4987: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4988: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_4989: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4990: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_4991: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_4992: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_4993: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4994: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_4995: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_4996: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_4997: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_4998: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_4999: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_5000: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_5001: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5002: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_5003: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5004: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5005: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5006: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5007: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5008: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_5009: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_5010: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_5011: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_5012: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5013: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_5014: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5015: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5016: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_5017: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5018: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_5019: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5020: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_5021: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
rule_5022: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5023: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_5024: MemData != AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5025: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_5026: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5027: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_5028: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ExGntd = true
rule_5029: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5030: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5031: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_5032: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5033: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5034: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5035: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5036: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_5037: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_5038: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5039: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5040: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_5041: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd != Empty
rule_5042: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
rule_5043: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_5044: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5045: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_5046: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_5047: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_5048: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5049: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5050: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5051: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5052: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_5053: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_5054: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_5055: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5056: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_5057: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_5058: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5059: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_5060: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_5061: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5062: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5063: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5064: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5065: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_5066: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5067: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_5068: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5069: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
rule_5070: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_5071: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5072: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5073: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_5074: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_5075: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_5076: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5077: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5078: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != I
rule_5079: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5080: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5081: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_5082: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_5083: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_5084: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5085: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = I
rule_5086: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5087: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_5088: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_5089: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_5090: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_5091: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_5092: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_5093: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5094: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_5095: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5096: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_5097: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_5098: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_5099: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_5100: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_5101: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5102: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5103: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_5104: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5105: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5106: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5107: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5108: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5109: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_5110: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_5111: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_5112: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5113: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_5114: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_5115: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5116: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_5117: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_5118: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5119: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5120: Cache[NODE_2].State = S & CurCmd != ReqS -> MemData = AuxData
rule_5121: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5122: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_5123: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5124: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_5125: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5126: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_5127: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_5128: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5129: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_5130: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_5131: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5132: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_5133: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5134: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_5135: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5136: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_5137: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5138: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_5139: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5140: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5141: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_5142: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5143: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_5144: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5145: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5146: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_5147: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_5148: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_5149: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_5150: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_5151: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_5152: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_5153: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_5154: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5155: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5156: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_5157: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_5158: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_5159: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5160: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5161: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5162: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5163: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5164: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5165: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5166: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5167: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5168: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_5169: ExGntd = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_5170: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5171: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_5172: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_5173: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_5174: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5175: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_5176: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_5177: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5178: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5179: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_5180: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_5181: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_5182: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_5183: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_5184: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5185: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_5186: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5187: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_5188: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_5189: CurCmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5190: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_5191: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_5192: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_5193: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5194: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5195: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5196: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5197: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5198: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5199: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_5200: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_5201: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != Empty
rule_5202: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_5203: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_5204: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_5205: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_5206: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5207: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_5208: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5209: CurCmd = Empty -> CurCmd != ReqS
rule_5210: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_5211: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5212: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5213: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5214: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_5215: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_5216: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != Empty
rule_5217: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_5218: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_5219: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_5220: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5221: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_5222: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5223: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_5224: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_5225: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_5226: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5227: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_5228: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_5229: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5230: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_5231: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_5232: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5233: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_5234: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5235: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_5236: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
rule_5237: Cache[NODE_1].State = S & CurCmd != Empty -> MemData = AuxData
rule_5238: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5239: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5240: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5241: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5242: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_5243: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5244: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5245: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5246: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5247: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5248: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5249: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5250: ExGntd = true & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5251: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_5252: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_5253: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5254: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_5255: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_5256: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5257: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5258: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_5259: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_5260: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5261: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5262: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5263: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5264: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_5265: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_5266: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5267: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_5268: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_5269: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5270: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5271: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5272: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5273: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5274: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5275: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_5276: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5277: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5278: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_5279: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_5280: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5281: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5282: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_5283: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5284: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5285: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_5286: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_5287: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5288: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_5289: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_5290: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5291: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_5292: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_5293: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_5294: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_5295: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5296: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5297: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_5298: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_5299: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_5300: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_5301: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_5302: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_5303: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_5304: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_5305: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5306: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_5307: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_5308: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_5309: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5310: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5311: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5312: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5313: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5314: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5315: MemData != AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5316: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_5317: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_5318: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_5319: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_5320: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_5321: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5322: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_5323: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_5324: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5325: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5326: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_5327: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_5328: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_5329: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_5330: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_5331: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_5332: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5333: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5334: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5335: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_5336: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5337: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5338: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_5339: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_5340: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_5341: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5342: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_5343: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5344: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_5345: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_5346: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5347: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_5348: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5349: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_5350: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_5351: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_5352: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5353: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5354: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5355: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5356: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5357: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5358: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5359: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_5360: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5361: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5362: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5363: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5364: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_5365: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_5366: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_5367: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5368: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5369: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5370: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_5371: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_5372: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_5373: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_5374: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_5375: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5376: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5377: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5378: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5379: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5380: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_5381: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5382: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5383: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5384: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5385: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5386: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_5387: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_5388: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5389: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5390: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_5391: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5392: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5393: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_5394: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_5395: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_5396: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5397: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5398: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_5399: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5400: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_5401: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
rule_5402: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_5403: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5404: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_5405: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_5406: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_5407: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5408: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5409: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5410: Cache[NODE_1].State != I & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5411: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_5412: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5413: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_5414: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5415: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_5416: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_5417: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_5418: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_5419: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5420: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_5421: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5422: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_5423: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_5424: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_5425: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_5426: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_5427: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5428: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5429: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_5430: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5431: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_5432: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_5433: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_5434: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5435: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_5436: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5437: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5438: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_5439: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_5440: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_5441: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_5442: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_5443: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5444: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_5445: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_5446: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5447: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5448: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_5449: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_5450: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_5451: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_5452: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5453: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_5454: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5455: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_5456: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5457: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5458: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5459: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_5460: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5461: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5462: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5463: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != Empty
rule_5464: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_5465: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_5466: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5467: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5468: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_5469: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_5470: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5471: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_5472: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_5473: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5474: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5475: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_5476: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5477: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5478: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_5479: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_5480: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5481: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5482: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_5483: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_5484: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_5485: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_5486: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_5487: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_5488: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_5489: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5490: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5491: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5492: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_5493: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5494: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5495: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5496: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_5497: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5498: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5499: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5500: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_5501: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_5502: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5503: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5504: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_5505: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_5506: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5507: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5508: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_5509: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_5510: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_5511: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5512: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5513: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5514: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5515: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_5516: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_5517: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5518: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_5519: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5520: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5521: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5522: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_5523: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5524: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_5525: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5526: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_5527: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_5528: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_5529: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5530: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_5531: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_5532: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5533: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_5534: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5535: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5536: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_5537: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5538: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5539: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_5540: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_5541: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_5542: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_5543: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_5544: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_5545: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_5546: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5547: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_5548: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5549: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_5550: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5551: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_5552: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_5553: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_5554: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_5555: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_5556: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_5557: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_5558: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_5559: Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5560: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5561: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5562: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_5563: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_5564: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5565: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_5566: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_5567: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_5568: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_5569: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_5570: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_5571: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5572: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5573: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_5574: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_5575: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5576: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_5577: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_5578: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_5579: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_5580: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5581: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5582: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_5583: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_5584: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5585: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_5586: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_5587: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_5588: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5589: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5590: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5591: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5592: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5593: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_5594: ShrSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5595: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5596: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_5597: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5598: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5599: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5600: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_5601: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_5602: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5603: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5604: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5605: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5606: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_5607: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_5608: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5609: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5610: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_5611: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5612: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_5613: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_5614: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5615: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_5616: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5617: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_5618: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_5619: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5620: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_5621: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_5622: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5623: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5624: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5625: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5626: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_5627: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5628: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_5629: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_5630: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5631: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5632: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5633: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_5634: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_5635: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5636: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5637: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_5638: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_5639: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_5640: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_5641: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_5642: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_5643: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5644: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5645: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_5646: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5647: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_5648: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_5649: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5650: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_5651: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_5652: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_5653: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_5654: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_5655: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5656: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5657: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5658: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5659: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_5660: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_5661: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5662: MemData != AuxData & Cache[NODE_1].State != I -> ExGntd = true
rule_5663: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_5664: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_5665: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_5666: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5667: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5668: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5669: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5670: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_5671: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5672: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_5673: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_5674: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_5675: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5676: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_5677: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_5678: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_5679: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5680: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5681: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_5682: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_5683: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_5684: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5685: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5686: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5687: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5688: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5689: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_5690: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_5691: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_5692: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5693: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5694: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_5695: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_5696: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5697: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_5698: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_5699: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_5700: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5701: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_5702: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5703: ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
rule_5704: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5705: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5706: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5707: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5708: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5709: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_5710: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5711: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5712: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_5713: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5714: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5715: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != I
rule_5716: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5717: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5718: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5719: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_5720: ExGntd = false & InvSet[NODE_2] = true -> MemData = AuxData
rule_5721: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5722: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_5723: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5724: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5725: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_5726: Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5727: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5728: ExGntd = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_5729: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5730: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5731: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5732: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_5733: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_5734: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5735: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5736: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5737: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5738: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5739: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_5740: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_5741: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5742: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_5743: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_5744: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_5745: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5746: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5747: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_5748: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5749: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_5750: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_5751: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5752: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_5753: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_5754: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_5755: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_5756: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_5757: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_5758: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5759: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5760: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5761: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5762: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5763: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_5764: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_5765: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5766: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_5767: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_5768: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5769: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_5770: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_5771: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_5772: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5773: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5774: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5775: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5776: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5777: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_5778: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5779: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_5780: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_5781: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_5782: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_5783: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5784: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5785: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_5786: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_5787: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_5788: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_5789: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_5790: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_5791: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5792: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_5793: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_5794: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_5795: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5796: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5797: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_5798: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_5799: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_5800: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_5801: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_5802: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5803: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_5804: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_5805: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5806: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_5807: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_5808: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_5809: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_5810: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5811: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5812: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_5813: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_5814: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5815: MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_5816: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_5817: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_5818: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5819: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5820: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5821: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_5822: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_5823: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_5824: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5825: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5826: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_5827: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_5828: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_5829: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_5830: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5831: Cache[NODE_1].State != I & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5832: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_5833: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_5834: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_5835: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5836: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_5837: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5838: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5839: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_5840: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_5841: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5842: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_5843: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_5844: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5845: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_5846: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5847: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5848: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_5849: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_5850: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_5851: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_5852: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_5853: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5854: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_5855: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_5856: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5857: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5858: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_5859: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_5860: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5861: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_5862: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_5863: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_5864: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5865: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5866: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_5867: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_5868: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5869: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_5870: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5871: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_5872: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5873: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_5874: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_5875: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_5876: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqE
rule_5877: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_5878: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5879: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_5880: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5881: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_5882: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5883: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_5884: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_5885: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_5886: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_5887: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5888: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5889: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5890: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_5891: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_5892: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5893: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_5894: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5895: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State = I
rule_5896: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
rule_5897: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5898: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5899: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_5900: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5901: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5902: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_5903: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_5904: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_5905: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_5906: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> CurCmd = ReqE
rule_5907: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5908: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_5909: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_5910: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5911: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_5912: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5913: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_5914: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_5915: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_5916: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_5917: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_5918: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_5919: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_5920: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_5921: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_5922: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_5923: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_5924: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_5925: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5926: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_5927: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_5928: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_5929: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_5930: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_5931: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_5932: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != I
rule_5933: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_5934: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_5935: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_5936: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5937: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5938: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_5939: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_5940: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5941: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_5942: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5943: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5944: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_5945: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5946: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5947: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_5948: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5949: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5950: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5951: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5952: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> ExGntd = true
rule_5953: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_5954: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5955: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_5956: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_5957: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_5958: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_5959: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_5960: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_5961: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_5962: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_5963: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5964: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_5965: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_5966: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_5967: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_5968: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_5969: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5970: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5971: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5972: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5973: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5974: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5975: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5976: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5977: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_5978: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5979: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_5980: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_5981: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5982: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_5983: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5984: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_5985: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5986: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_5987: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_5988: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_5989: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5990: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_5991: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_5992: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5993: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5994: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_5995: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5996: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_5997: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5998: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5999: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_6000: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6001: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_6002: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6003: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> MemData = AuxData
rule_6004: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6005: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6006: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6007: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6008: CurCmd = ReqS & ExGntd = false -> MemData = AuxData
rule_6009: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
rule_6010: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_6011: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6012: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_6013: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_6014: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6015: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6016: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_6017: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6018: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6019: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_6020: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6021: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_6022: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6023: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_6024: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_6025: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6026: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_6027: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_6028: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6029: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6030: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6031: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_6032: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6033: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_6034: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_6035: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_6036: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_6037: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_6038: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_6039: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6040: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6041: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_6042: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6043: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_6044: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6045: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6046: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6047: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_6048: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> CurCmd != Empty
rule_6049: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6050: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6051: Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6052: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_6053: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6054: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_6055: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6056: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_6057: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6058: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_6059: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6060: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_6061: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6062: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_6063: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_6064: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6065: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6066: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6067: Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_6068: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_6069: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_6070: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_6071: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6072: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_6073: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6074: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_6075: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6076: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_6077: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6078: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6079: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_6080: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6081: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_6082: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6083: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_6084: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_6085: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_6086: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6087: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_6088: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_6089: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_6090: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6091: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6092: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_6093: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_6094: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6095: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_6096: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6097: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_6098: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_6099: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_6100: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6101: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6102: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_6103: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6104: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6105: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6106: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_6107: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6108: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6109: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6110: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6111: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6112: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6113: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6114: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_6115: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6116: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6117: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6118: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_6119: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6120: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6121: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_6122: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6123: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_6124: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_6125: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_6126: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6127: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6128: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6129: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6130: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_6131: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6132: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_6133: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6134: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6135: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_6136: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_6137: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6138: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6139: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_6140: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6141: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_6142: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6143: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_6144: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6145: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6146: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6147: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6148: CurCmd = ReqE & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_6149: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6150: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_6151: Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6152: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6153: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_6154: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_6155: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_6156: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_6157: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6158: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6159: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6160: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6161: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6162: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6163: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_6164: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_6165: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_6166: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6167: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6168: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6169: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6170: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6171: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6172: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_6173: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6174: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6175: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6176: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6177: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6178: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6179: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_6180: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_6181: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6182: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6183: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6184: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_6185: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_6186: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_6187: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_6188: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_6189: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_6190: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_6191: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6192: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_6193: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_6194: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_6195: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_6196: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6197: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_6198: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6199: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6200: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_6201: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_6202: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6203: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_6204: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_6205: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6206: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6207: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_6208: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6209: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6210: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_6211: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6212: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_6213: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6214: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_6215: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6216: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6217: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6218: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6219: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_6220: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_6221: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6222: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6223: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_6224: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_6225: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6226: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6227: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6228: Cache[NODE_2].State = E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6229: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_6230: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_6231: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6232: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
rule_6233: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_6234: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_6235: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6236: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6237: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_6238: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6239: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_6240: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_6241: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_6242: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_6243: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_6244: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_6245: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6246: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_6247: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6248: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_6249: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6250: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_6251: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_6252: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_6253: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_6254: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_6255: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_6256: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_6257: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6258: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6259: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_6260: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_6261: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6262: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_6263: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6264: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6265: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_6266: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_6267: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_6268: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6269: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_6270: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_6271: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6272: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6273: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6274: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6275: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_6276: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6277: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_6278: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_6279: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_6280: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_6281: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_6282: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_6283: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_6284: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6285: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_6286: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6287: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6288: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_6289: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6290: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6291: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6292: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_6293: MemData != AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6294: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6295: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6296: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6297: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_6298: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6299: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6300: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6301: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_6302: Cache[NODE_2].State = S & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6303: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6304: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_6305: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6306: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6307: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_6308: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_6309: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_6310: MemData = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6311: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_6312: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_6313: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_6314: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6315: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6316: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_6317: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_6318: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6319: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6320: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6321: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6322: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6323: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6324: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_6325: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_6326: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_6327: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6328: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6329: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6330: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_6331: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_6332: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_6333: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_6334: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_6335: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_6336: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6337: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6338: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_6339: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6340: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_6341: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6342: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_6343: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6344: Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_6345: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_6346: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_6347: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6348: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6350: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_6351: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_6352: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6353: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_6354: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6355: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6356: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6357: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_6358: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6359: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_6360: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6361: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_6362: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6363: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_6364: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6365: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_6366: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_6367: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_6368: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_6369: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6370: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_6371: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6372: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6373: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6374: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_6375: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_6376: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6377: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_6378: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6379: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_6380: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_6381: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6382: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_6383: Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6384: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_6385: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_6386: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6387: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_6388: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6389: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6390: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6391: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6392: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6393: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_6394: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6395: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6396: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6397: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_6398: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_6399: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_6400: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_6401: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6402: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6403: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_6404: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_6405: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6406: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6407: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6408: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6409: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6410: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6411: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_6412: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_6413: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6414: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_6415: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6416: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6417: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_6418: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_6419: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6420: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_6421: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_6422: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_6423: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_6424: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6425: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6426: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6427: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_6428: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_6429: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6430: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6431: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = S
rule_6432: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_6433: MemData = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6434: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_6435: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_6436: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6437: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_6438: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ExGntd = false
rule_6439: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6440: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_6441: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_6442: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_6443: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6444: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6445: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_6446: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6447: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6448: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_6449: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6450: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6451: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_6452: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_6453: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_6454: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6455: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6456: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_6457: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6458: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_6459: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6460: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> MemData = AuxData
rule_6461: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6462: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
rule_6463: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6464: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_6465: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6466: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_6467: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6468: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_6469: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_6470: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6471: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_6472: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_6473: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_6474: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6475: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6476: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6477: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_6478: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_6479: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_6480: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6481: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6482: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6483: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6484: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != Empty
rule_6485: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6486: CurCmd != ReqE & CurCmd != Empty -> CurCmd = ReqS
rule_6487: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6488: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6489: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6490: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = true
rule_6491: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_6492: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6493: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6494: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_6495: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_6496: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_6497: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_6498: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6499: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_6500: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6501: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_6502: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6503: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_6504: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_6505: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_6506: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_6507: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_6508: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_6509: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6510: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_6511: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6512: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_6513: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_6514: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6515: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6516: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_6517: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_6518: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_6519: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_6520: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_6521: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6522: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_6523: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6524: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_6525: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_6526: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6527: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_6528: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_6529: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6530: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_6531: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_6532: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6533: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6534: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6535: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6536: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_6537: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6538: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6539: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6540: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_6541: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6542: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6543: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_6544: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6545: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_6546: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_6547: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6548: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6549: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_6550: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6551: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6552: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_6553: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6554: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6555: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6556: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != I
rule_6557: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_6558: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6559: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6560: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6561: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6562: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_6563: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6564: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6565: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_6566: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_6567: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6568: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_6569: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_6570: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6571: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_6572: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_6573: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_6574: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_6575: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6576: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6577: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6578: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_6579: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_6580: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6581: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_6582: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_6583: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_6584: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6585: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6586: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_6587: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6588: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6589: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_6590: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_6591: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_6592: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6593: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_6594: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6595: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6596: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_6597: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6598: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_6599: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6600: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != I
rule_6601: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6602: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6603: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_6604: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6605: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6606: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_6607: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_6608: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_6609: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_6610: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_6611: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6612: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6613: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_6614: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6615: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6616: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6617: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6618: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_6619: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6620: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6621: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_6622: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6623: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_6624: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_6625: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_6626: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6627: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6628: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_6629: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6630: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6631: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6632: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqE
rule_6633: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6634: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_6635: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6636: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_6637: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_6638: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_6639: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6640: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_6641: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6642: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6643: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6644: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_6645: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6646: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6647: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6648: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6649: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6650: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6651: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_6652: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6653: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_6654: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6655: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_6656: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6657: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6658: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6659: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_6660: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6661: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6662: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6663: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6664: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_6665: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6666: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6667: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6668: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6669: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6670: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_6671: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_6672: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_6673: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_6674: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6675: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6676: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6677: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_6678: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6679: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6680: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ExGntd = true
rule_6681: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_6682: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6683: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_6684: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6685: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_6686: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_6687: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6688: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6689: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6690: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6691: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_6692: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_6693: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_6694: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6695: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_6696: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6697: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_6698: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_6699: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6700: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6701: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_6702: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_6703: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6704: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_6705: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd = Empty
rule_6706: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6707: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6708: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_6709: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6710: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6711: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_6712: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6713: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_6714: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6715: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_6716: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_6717: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6718: Cache[NODE_1].State = S & CurCmd != ReqE -> MemData = AuxData
rule_6719: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6720: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_6721: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6722: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_6723: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6724: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6725: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_6726: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6727: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6728: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6729: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6730: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_6731: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6732: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6733: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6734: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6735: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6736: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_6737: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_6738: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6739: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_6740: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6741: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6742: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6743: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_6744: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6745: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_6746: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_6747: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6748: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6749: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6750: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_6751: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6752: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_6753: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_6754: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6755: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6756: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_6757: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_6758: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6759: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ExGntd = false
rule_6760: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6761: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6762: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_6763: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6764: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_6765: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_6766: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6767: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6768: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6769: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6770: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_6771: MemData = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_6772: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_6773: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6774: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6775: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6776: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6777: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6778: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_6779: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6780: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6781: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6782: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_6783: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6784: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6785: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_6786: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_6787: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6788: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_6789: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6790: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6791: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6792: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6793: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_6794: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6795: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6796: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_6797: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_6798: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6799: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6800: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_6801: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6802: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_6803: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6804: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6805: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_6806: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_6807: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_6808: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6809: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6810: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_6811: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_6812: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_6813: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6814: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6815: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6816: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_6817: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_6818: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_6819: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6820: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_6821: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6822: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6823: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6824: Cache[NODE_2].State = I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_6825: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6826: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_6827: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6828: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_6829: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_6830: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_6831: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6832: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6833: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6834: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_6835: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6836: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_6837: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6838: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_6839: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6840: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_6841: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_6842: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_6843: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_6844: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_6845: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_6846: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_6847: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_6848: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6849: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_6850: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6851: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6852: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6853: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6854: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6855: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6856: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_6857: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_6858: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6859: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6860: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6861: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6862: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6863: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6864: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6865: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6866: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_6867: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6868: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_6869: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6870: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6871: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6872: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6873: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6874: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6875: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_6876: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_6877: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_6878: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6879: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6880: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6881: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6882: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6883: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6884: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_6885: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6886: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_6887: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6888: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6889: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_6890: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6891: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_6892: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6893: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_6894: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_6895: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6896: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_6897: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_6898: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_6899: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_6900: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6901: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_6902: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_6903: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_6904: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_6905: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_6906: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_6907: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_6908: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_6909: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_6910: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_6911: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_6912: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6913: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_6914: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_6915: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_6916: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6917: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_6918: CurCmd = ReqE & CurCmd != ReqS -> CurCmd != Empty
rule_6919: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6920: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6921: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_6922: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6923: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6924: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_6925: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_6926: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_6927: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6928: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6929: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_6930: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_6931: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6932: Cache[NODE_1].State = S & CurCmd = ReqS -> CurCmd != Empty
rule_6933: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6934: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_6935: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6936: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_6937: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_6938: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_6939: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6940: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_6941: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_6942: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6943: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6944: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6945: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_6946: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_6947: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6948: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_6949: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6950: Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6951: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_6952: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6953: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_6954: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_6955: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_6956: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_6957: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6958: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6959: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6960: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6961: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6962: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_6963: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_6964: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_6965: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_6966: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_6967: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6968: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6969: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6970: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6971: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6972: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_6973: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_6974: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_6975: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6976: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6977: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_6978: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6979: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6980: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_6981: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_6982: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_6983: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_6984: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_6985: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6986: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6987: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6988: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_6989: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6990: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6991: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_6992: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6993: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6994: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6995: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_6996: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_6997: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6998: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6999: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_7000: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_7001: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_7002: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7003: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7004: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7005: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_7006: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_7007: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7008: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7009: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7010: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7011: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7012: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7013: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7014: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7015: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7016: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7017: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_7018: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_7019: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_7020: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_7021: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_1].State = S
rule_7022: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_7023: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_7024: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_7025: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7026: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_7027: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_7028: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_7029: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7030: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_7031: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7032: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7033: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_7034: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7035: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7036: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7037: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_7038: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_7039: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7040: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_7041: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_7042: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_7043: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_7044: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7045: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_7046: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7047: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7048: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_7049: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_7050: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7051: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7052: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_7053: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_7054: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_7055: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_7056: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_7057: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_7058: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_7059: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_7060: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_7061: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7062: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_7063: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_7064: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7065: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_7066: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7067: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7068: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_7069: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7070: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_7071: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_7072: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7073: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_7074: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7075: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_7076: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7077: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7078: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7079: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7080: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7081: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_7082: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7083: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7084: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_7085: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7086: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7087: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7088: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7089: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_7090: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7091: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7092: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7093: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7094: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_7095: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7096: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7097: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7098: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_7099: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7100: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7101: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7102: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_7103: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7104: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_7105: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7106: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_7107: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7108: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7109: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7110: Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_7111: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7112: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_7113: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7114: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7115: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_7116: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7117: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7118: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7119: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> CurCmd != Empty
rule_7120: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7121: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_7122: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_7123: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7124: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7125: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_7126: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_7127: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_7128: CurCmd != ReqE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_7129: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7130: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_7131: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_7132: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7133: CurCmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7134: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7135: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7136: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7137: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7138: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != I
rule_7139: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_7140: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7141: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7142: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7143: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7144: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7145: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_7146: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7147: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_7148: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_7149: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7150: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7151: Cache[NODE_2].State = S -> MemData = AuxData
rule_7152: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_7153: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7154: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ExGntd = false
rule_7155: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_7156: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7157: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7158: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_7159: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7160: CurCmd = Empty & ExGntd = false -> CurCmd != ReqE
rule_7161: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_7162: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7163: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7164: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_7165: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7166: CurCmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7167: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7168: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7169: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7170: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7171: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_7172: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_7173: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_7174: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7175: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7176: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_7177: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_7178: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_7179: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7180: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_7181: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_7182: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7183: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_7184: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_7185: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7186: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_7187: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_7188: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7189: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_7190: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_7191: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_7192: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7193: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7194: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7195: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_7196: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_7197: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_7198: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7199: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7200: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7201: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_7202: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_7203: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7204: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7205: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_7206: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7207: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7208: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7209: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7210: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7211: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7212: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_7213: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_7214: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_7215: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_7216: ExGntd = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_7217: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7218: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_7219: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_7220: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7221: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7222: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqS
rule_7223: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7224: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7225: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_7226: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7227: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7228: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7229: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7230: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_7231: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7232: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7233: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7234: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7235: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7236: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_7237: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_7238: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_7239: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_7240: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7241: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7242: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7243: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7244: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7245: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_7246: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_7247: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7248: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7249: MemData = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7250: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_7251: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7252: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_7253: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_7254: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7255: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7256: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7257: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_7258: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_7259: InvSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_7260: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_7261: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_7262: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_7263: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7264: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7265: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7266: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7267: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_7268: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7269: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7270: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_7271: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_7272: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_7273: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_7274: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_7275: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7276: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_7277: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7278: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_7279: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7280: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7281: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7282: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_7283: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_7284: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_7285: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_7286: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_7287: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7288: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7289: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7290: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7291: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_7292: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7293: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7294: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7295: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7296: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7297: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7298: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7299: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_7300: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7301: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_7302: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_7303: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_7304: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7305: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_7306: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7307: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7308: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_7309: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7310: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7311: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7312: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7313: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7314: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7315: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7316: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7317: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_7318: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_7319: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_7320: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_7321: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7322: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_7323: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ExGntd = true
rule_7324: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7325: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_7326: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7327: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_7328: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_7329: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7330: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_7331: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_7332: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_7333: ExGntd = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_7334: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7335: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_7336: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_7337: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_7338: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7339: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7340: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7341: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7342: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_7343: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_7344: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_7345: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7346: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_7347: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_7348: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_7349: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_7350: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7351: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_7352: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_7353: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7354: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_7355: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_7356: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7357: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_7358: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_7359: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_7360: CurCmd = ReqS -> CurCmd != Empty
rule_7361: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_7362: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_7363: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7364: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7365: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7366: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_7367: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7368: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7369: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_7370: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_7371: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7372: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7373: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_7374: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7375: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_7376: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7377: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_7378: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_7379: ExGntd = false & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_7380: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7381: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7382: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_7383: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7384: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_7385: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7386: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7387: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7388: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_7389: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_7390: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_7391: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7392: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_7393: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_7394: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7395: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7396: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7397: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7398: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_7399: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_7400: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7401: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7402: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_7403: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_7404: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
rule_7405: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_7406: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_7407: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_7408: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7409: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_7410: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> CurCmd != Empty
rule_7411: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7412: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
rule_7413: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7414: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_7415: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_7416: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7417: CurCmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_7418: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7419: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7420: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_7421: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_7422: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7423: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7424: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7425: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7426: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7427: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_7428: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7429: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7430: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7431: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7432: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_7433: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_7434: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7435: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7436: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7437: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_7438: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7439: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7440: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_7441: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_7442: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7443: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_7444: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_7445: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_7446: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7447: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_7448: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_7449: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_7450: MemData != AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7451: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_7452: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_7453: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_7454: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_7455: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_7456: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_7457: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_7458: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7459: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_7460: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7461: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_7462: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7463: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7464: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_7465: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7466: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_7467: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_7468: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7469: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_7470: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_7471: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_7472: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7473: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7474: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7475: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_7476: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7477: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7478: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7479: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7480: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7481: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_7482: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7483: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_7484: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7485: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7486: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7487: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_7488: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7489: Cache[NODE_1].State != I & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_7490: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_7491: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_7492: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7493: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_7494: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7495: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7496: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7497: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> MemData = AuxData
rule_7498: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7499: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7500: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_7501: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_7502: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_7503: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_7504: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7505: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_7506: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_7507: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7508: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7509: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7510: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_7511: CurCmd = Empty & Cache[NODE_1].State != E -> CurCmd != ReqE
rule_7512: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_7513: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7514: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_7515: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7516: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7517: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7518: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7519: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
rule_7520: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_7521: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7522: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7523: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ExGntd = false
rule_7524: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7525: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7526: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqS
rule_7527: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_7528: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_7529: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7530: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_7531: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_7532: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7533: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7534: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7535: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_7536: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7537: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_7538: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7539: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_7540: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_7541: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_7542: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7543: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7544: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != I
rule_7545: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_7546: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7547: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_7548: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_7549: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7550: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7551: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7552: CurCmd = ReqE & MemData != AuxData -> CurCmd != ReqS
rule_7553: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7554: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_7555: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7556: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_7557: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_7558: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7559: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_7560: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_7561: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_7562: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7563: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_7564: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7565: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_7566: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7567: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_7568: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_7569: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7570: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7571: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7572: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_7573: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_7574: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_7575: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
rule_7576: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_7577: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_7578: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_7579: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7580: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7581: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_7582: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7583: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7584: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_7585: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7586: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7587: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_7588: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_7589: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_7590: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_7591: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7592: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7593: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_7594: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_7595: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_7596: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7597: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7598: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7599: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_7600: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_7601: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_7602: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_7603: MemData != AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7604: MemData = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_7605: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_7606: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_7607: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_7608: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_7609: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_7610: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7611: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_7612: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7613: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_7614: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_7615: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7616: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_7617: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_7618: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7619: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7620: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_7621: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_7622: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_7623: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> ExGntd = true
rule_7624: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_7625: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7626: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_7627: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_7628: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7629: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7630: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7631: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7632: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7633: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_7634: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_7635: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_7636: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7637: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_7638: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_7639: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_7640: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7641: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_7642: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_7643: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7644: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7645: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_7646: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_7647: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7648: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_7649: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7650: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7651: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_7652: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7653: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7654: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7655: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7656: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7657: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_7658: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_7659: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7660: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_7661: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7662: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_7663: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7664: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_7665: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_7666: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7667: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_7668: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_7669: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7670: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_7671: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_7672: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_7673: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_7674: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7675: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7676: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7677: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_7678: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_7679: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_7680: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_7681: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_7682: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_7683: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7684: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7685: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_7686: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_7687: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_7688: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7689: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_7690: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7691: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_7692: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7693: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_7694: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_7695: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7696: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_7697: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7698: Cache[NODE_1].State = I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7699: Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7700: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7701: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7702: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_7703: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_7704: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_7705: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7706: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7707: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_7708: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7709: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7710: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7711: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7712: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_7713: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_7714: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7715: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7716: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7717: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_7718: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_7719: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_7720: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_7721: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7722: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_7723: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_7724: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqS
rule_7725: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7726: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_7727: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_7728: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_7729: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_7730: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_7731: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7732: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Inv
rule_7733: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_7734: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7735: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_7736: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7737: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7738: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_7739: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_7740: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_7741: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_7742: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7743: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_7744: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_7745: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7746: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7747: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_7748: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_7749: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_7750: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7751: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7752: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_7753: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7754: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_7755: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_7756: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_7757: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_7758: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != Empty
rule_7759: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7760: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_7761: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7762: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7763: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_7764: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_7765: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_7766: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_7767: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7768: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7769: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7770: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7771: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7772: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7773: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7774: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_7775: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7776: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7777: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_7778: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_7779: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_7780: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7781: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7782: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_7783: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_7784: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7785: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_7786: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7787: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7788: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7789: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7790: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7791: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_7792: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_7793: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7794: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_7795: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7796: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7797: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_7798: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7799: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_7800: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_7801: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_7802: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7803: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7804: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7805: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7806: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_7807: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_7808: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_7809: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_7810: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_7811: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7812: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_7813: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7814: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7815: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_7816: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7817: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != E
rule_7818: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7819: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_7820: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7821: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Data = AuxData
rule_7822: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_7823: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7824: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7825: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7826: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7827: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7828: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_7829: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_7830: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_7831: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_7832: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7833: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7834: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7835: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7836: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7837: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_7838: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7839: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7840: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_7841: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_7842: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_7843: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7844: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7845: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7846: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_7847: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7848: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7849: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_7850: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_7851: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7852: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_7853: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7854: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_7855: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7856: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_7857: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_7858: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_7859: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7860: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_7861: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7862: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_7863: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_7864: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7865: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_7866: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_7867: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_7868: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7869: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7870: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7871: CurCmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_7872: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7873: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7874: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_7875: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7876: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_7877: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_7878: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_7879: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7880: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7881: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7882: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_7883: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_7884: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_7885: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7886: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_7887: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_7888: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != Empty
rule_7889: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_7890: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != Empty
rule_7891: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7892: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_7893: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7894: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_7895: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7896: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7897: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7898: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_7899: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_7900: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7901: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_7902: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7903: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7904: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7905: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_7906: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_7907: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_7908: ExGntd = false -> MemData = AuxData
rule_7909: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7910: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7911: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7912: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_7913: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_7914: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_7915: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7916: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_7917: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7918: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7919: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_7920: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_7921: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_7922: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqE
rule_7923: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_7924: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7925: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_7926: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7927: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_7928: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7929: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7930: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7931: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqS
rule_7932: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_7933: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Empty
rule_7934: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7935: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7936: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_7937: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_7938: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_7939: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7940: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7941: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7942: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_7943: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_7944: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7945: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_7946: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_7947: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_7948: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7949: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7950: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7951: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7952: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7953: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7954: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7955: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_7956: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_7957: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_7958: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7959: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_7960: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != Empty
rule_7961: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7962: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_7963: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7964: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7965: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_7966: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7967: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7968: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_7969: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_7970: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7971: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7972: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_7973: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_7974: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_7975: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7976: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7977: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_7978: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7979: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_7980: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7981: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_7982: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7983: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_7984: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7985: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_7986: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_7987: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7988: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_7989: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_7990: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_7991: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_7992: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_7993: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7994: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_7995: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7996: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7997: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_7998: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7999: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8000: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8001: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8002: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_8003: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8004: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8005: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_8006: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8007: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_8008: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8009: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_8010: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8011: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> MemData = AuxData
rule_8012: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8013: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8014: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_8015: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8016: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_8017: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_8018: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_8019: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8020: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8021: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8022: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8023: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_8024: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_8025: ExGntd = true & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8026: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8027: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8028: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_8029: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8030: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_8031: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_8032: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_8033: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_8034: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_8035: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8036: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8037: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_8038: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8039: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd = GntS
rule_8040: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8041: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_8042: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8043: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_8044: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_8045: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8046: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_8047: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_8048: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_8049: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8050: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_8051: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8052: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_8053: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8054: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8055: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8056: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_8057: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_8058: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqS
rule_8059: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8060: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8061: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8062: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_8063: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_8064: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_8065: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
rule_8066: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_8067: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8068: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8069: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_8070: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8071: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> CurCmd != Empty
rule_8072: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_8073: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8074: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8075: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_8076: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_8077: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_8078: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8079: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8080: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8081: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8082: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8083: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
rule_8084: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> MemData = AuxData
rule_8085: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_8086: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8087: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8088: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8089: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8090: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8091: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8092: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_8093: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8094: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_8095: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8096: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8097: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8098: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_8099: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8100: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_8101: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8102: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_8103: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8104: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8105: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8106: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8107: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_8108: CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != ReqS
rule_8109: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8110: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8111: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8112: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8113: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8114: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_8115: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8116: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_8117: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8118: Cache[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_8119: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8120: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8121: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8122: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8123: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_8124: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_8125: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8126: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8127: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_8128: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_8129: Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8130: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8131: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8132: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8133: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_8134: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_8135: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8136: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8137: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8138: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8139: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_8140: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8141: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_8142: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_8143: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8144: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8145: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_8146: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8147: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_8148: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_8149: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_8150: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8151: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8152: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8153: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_8154: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_8155: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8156: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_8157: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_8158: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8159: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8160: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_8161: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8162: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_8163: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_8164: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_8165: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8166: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8167: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8168: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8169: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8170: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_8171: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_8172: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8173: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_8174: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_8175: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8176: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8177: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8178: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8179: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8180: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8181: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_8182: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8183: CurCmd = ReqS & MemData != AuxData -> ExGntd = true
rule_8184: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8185: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_8186: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8187: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8188: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_8189: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8190: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8191: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8192: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_8193: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_8194: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8195: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_8196: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8197: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_8198: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8199: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8200: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_8201: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8202: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8203: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8204: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_8205: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_8206: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_8207: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_8208: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8209: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_8210: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8211: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8212: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8213: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8214: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_8215: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8216: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8217: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_8218: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_8219: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8220: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8221: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8222: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_8223: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8224: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_8225: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_8226: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8227: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_8228: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_8229: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8230: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_8231: MemData = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8232: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8233: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_8234: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_8235: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8236: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_8237: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_8238: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8239: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8240: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8241: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8242: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8243: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8244: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_8245: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_8246: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8247: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8248: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_8249: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_8250: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_8251: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_8252: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8253: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_8254: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = true
rule_8255: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8256: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8257: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_8258: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8259: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_8260: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_8261: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8262: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_8263: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_8264: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8265: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_8266: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_8267: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_8268: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_8269: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_8270: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8271: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_8272: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8273: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_8274: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8275: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8276: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8277: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8278: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_8279: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_8280: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_8281: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_8282: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_8283: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8284: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8285: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_8286: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_8287: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_8288: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8289: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_8290: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_8291: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8292: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_8293: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8294: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_8295: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8296: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_8297: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_8298: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8299: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_8300: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_8301: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_8302: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_8303: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_8304: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_8305: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8306: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8307: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8308: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_8309: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8310: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_8311: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_8312: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8313: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_8314: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8315: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8316: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_8317: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_8318: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_8319: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_8320: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_8321: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8322: ExGntd = true & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8323: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_8324: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_8325: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8326: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_8327: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_8328: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_8329: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8330: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8331: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8332: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8333: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8334: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_8335: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8336: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
rule_8337: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_8338: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8339: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8340: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8341: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8342: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8343: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_8344: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_8345: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8346: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_8347: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8348: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_8349: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_8350: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_8351: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_8352: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8353: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8354: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8355: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_8356: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8357: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_8358: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_8359: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_8360: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_8361: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_8362: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_8363: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_8364: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_8365: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8366: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8367: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_8368: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8369: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Cache[NODE_1].State != I
rule_8370: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_8371: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8372: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8373: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8374: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_8375: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_8376: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_8377: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_8378: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_8379: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8380: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_8381: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8382: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8383: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8384: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_8385: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_8386: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_8387: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_8388: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8389: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_8390: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_8391: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_8392: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_8393: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_8394: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8395: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_8396: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8397: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_8398: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_8399: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_8400: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8401: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8402: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8403: Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_8404: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8405: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_8406: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8407: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_8408: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_8409: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_8410: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_8411: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8412: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8413: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_8414: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_8415: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8416: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8417: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8418: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_8419: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_8420: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8421: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8422: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8423: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8424: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_8425: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8426: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8427: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_8428: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8429: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_8430: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8431: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8432: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8433: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8434: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8435: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_8436: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8437: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8438: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8439: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8440: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_8441: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8442: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8443: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8444: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8445: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8446: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_8447: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_8448: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8449: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_8450: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_8451: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8452: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_8453: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_8454: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_8455: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_8456: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8457: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_8458: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8459: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_8460: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_8461: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8462: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_8463: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_8464: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_8465: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_8466: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_8467: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8468: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_8469: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8470: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8471: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_8472: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8473: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_8474: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_8475: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
rule_8476: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8477: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_8478: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8479: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8480: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8481: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8482: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8483: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_8484: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8485: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8486: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_8487: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_8488: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State = S
rule_8489: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8490: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8491: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8492: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8493: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8494: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8495: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8496: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_8497: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_8498: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8499: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8500: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8501: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8502: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8503: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8504: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8505: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8506: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_8507: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_8508: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_8509: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_8510: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8511: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8512: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8513: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_8514: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != I
rule_8515: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_8516: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_8517: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_8518: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8519: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8520: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_8521: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_8522: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_8523: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8524: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8525: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_8526: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_8527: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_8528: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8529: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8530: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8531: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8532: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_8533: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_8534: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_8535: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8536: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8537: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8538: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_8539: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_8540: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8541: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8542: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8543: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8544: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8545: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8546: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8547: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_8548: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8549: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_8550: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8551: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_8552: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_8553: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_8554: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_8555: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8556: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_8557: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_8558: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8559: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8560: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8561: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_8562: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8563: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8564: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_8565: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_8566: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8567: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_8568: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8569: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8570: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8571: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_8572: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8573: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_8574: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_8575: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != E
rule_8576: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8577: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_8578: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_8579: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_8580: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_8581: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8582: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ExGntd = false
rule_8583: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_8584: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_8585: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_8586: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8587: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8588: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_8589: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8590: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8591: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8592: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8593: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_8594: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_8595: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8596: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8597: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_8598: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8599: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8600: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8601: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_8602: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8603: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_8604: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_8605: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8606: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_8607: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_8608: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_8609: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_8610: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8611: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8612: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_8613: MemData != AuxData & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_8614: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8615: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_8616: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_8617: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8618: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8619: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8620: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8621: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8622: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8623: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_8624: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_8625: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8626: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_8627: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8628: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8629: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8630: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8631: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8632: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8633: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_8634: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8635: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_8636: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8637: MemData != AuxData -> ExGntd = true
rule_8638: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8639: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_8640: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_8641: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8642: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8643: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8644: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8645: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_8646: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8647: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8648: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_8649: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_8650: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_8651: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_8652: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_8653: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8654: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_8655: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_8656: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8657: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8658: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8659: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_8660: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8661: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_8662: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_8663: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_8664: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_8665: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_8666: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8667: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8668: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_8669: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_8670: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_8671: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8672: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_8673: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_8674: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_8675: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8676: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8677: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_8678: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8679: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_8680: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_8681: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8682: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8683: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8684: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_8685: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_8686: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8687: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_8688: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8689: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_8690: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_8691: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_8692: InvSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8693: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8694: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd != Empty
rule_8695: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8696: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8697: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_8698: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8699: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_8700: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8701: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = GntS
rule_8702: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_8703: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_8704: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8705: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_8706: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8707: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_8708: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8709: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8710: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8711: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_8712: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8713: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8714: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8715: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8716: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8717: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_8718: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8719: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_8720: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8721: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Data = AuxData
rule_8722: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_8723: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_8724: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_8725: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8726: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_8727: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_8728: Cache[NODE_2].State = E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8729: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8730: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_8731: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_8732: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8733: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_8734: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_8735: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8736: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_8737: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8738: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8739: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_8740: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8741: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_8742: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_8743: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_8744: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_8745: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_8746: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8747: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8748: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8749: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8750: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8751: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8752: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8753: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8754: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_8755: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8756: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8757: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8758: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8759: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8760: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_8761: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8762: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8763: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8764: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_8765: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8766: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8767: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8768: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_8769: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_8770: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_8771: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8772: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_8773: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_8774: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_8775: Cache[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_8776: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_8777: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8778: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_8779: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8780: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8781: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_8782: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8783: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8784: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_8785: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8786: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_8787: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8788: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8789: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8790: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_8791: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_8792: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8793: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8794: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8795: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8796: Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8797: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8798: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_8799: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_8800: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8801: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8802: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_8803: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8804: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8805: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8806: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8807: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8808: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
rule_8809: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8810: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8811: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8812: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_8813: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_8814: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_8815: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_8816: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8817: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_8818: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_8819: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8820: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8821: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8822: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_8823: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8824: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8825: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8826: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8827: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_8828: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8829: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_8830: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8831: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8832: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_8833: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8834: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8835: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_8836: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_8837: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_8838: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_8839: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_8840: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_8841: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8842: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8843: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_8844: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_8845: Cache[NODE_1].State != S & MemData != AuxData -> Cache[NODE_2].State != S
rule_8846: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8847: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8848: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_8849: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_8850: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8851: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8852: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_8853: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8854: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_8855: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8856: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8857: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_8858: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_8859: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_8860: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_8861: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8862: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_8863: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8864: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8865: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8866: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
rule_8867: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8868: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_8869: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_8870: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_8871: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_8872: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8873: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8874: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_8875: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8876: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_8877: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8878: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8879: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_8880: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8881: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8882: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8883: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_8884: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8885: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8886: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8887: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_8888: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8889: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8890: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8891: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8892: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_8893: Chan2[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8894: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_8895: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8896: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_8897: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_8898: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_8899: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_8900: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8901: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8902: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_8903: MemData = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_8904: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8905: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8906: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8907: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_8908: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8909: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8910: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8911: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8912: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8913: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_8914: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8915: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8916: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_8917: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8918: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_8919: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8920: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_8921: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_8922: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_8923: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_8924: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8925: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_8926: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_8927: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8928: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != I
rule_8929: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_8930: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_8931: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8932: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_8933: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_8934: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_8935: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_8936: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_8937: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8938: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_8939: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8940: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_8941: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_8942: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_8943: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_8944: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_8945: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8946: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_8947: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8948: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8949: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8950: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_8951: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_8952: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8953: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8954: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_8955: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_8956: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8957: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8958: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_8959: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8960: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_8961: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_8962: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_8963: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_8964: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8965: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8966: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_8967: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8968: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8969: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8970: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8971: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8972: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8973: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_8974: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_8975: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_8976: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8977: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_8978: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_8979: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8980: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8981: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_8982: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_8983: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8984: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8985: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8986: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_8987: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_8988: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8989: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8990: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8991: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_8992: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8993: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_8994: Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_8995: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8996: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8997: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8998: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_8999: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9000: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_9001: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_9002: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_9003: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9004: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_9005: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_9006: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9007: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9008: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9009: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9010: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9011: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9012: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9013: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9014: CurCmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9015: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_9016: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_9017: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9018: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9019: MemData != AuxData & Cache[NODE_2].State != I -> ExGntd = true
rule_9020: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_9021: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9022: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_9023: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_9024: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_9025: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_9026: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9027: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_9028: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9029: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9030: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_9031: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9032: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_9033: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_9034: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_9035: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9036: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9037: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_9038: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9039: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9040: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9041: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_9042: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9043: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9044: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9045: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9046: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_9047: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_9048: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9049: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_9050: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9052: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_9053: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9054: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_9055: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_9056: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_9057: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9058: Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_9059: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9060: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9061: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_9062: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9063: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_9064: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9065: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9066: InvSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9067: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9068: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9069: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9070: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_9071: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9072: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_9073: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_9074: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_9075: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9076: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9077: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9078: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9079: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9080: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_9081: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_9082: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9083: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9084: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9085: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9086: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9087: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9088: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_9089: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9090: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9091: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9092: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9093: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9094: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_9095: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9096: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_9097: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9098: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_9099: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9100: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9101: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9102: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_9103: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_9104: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_9105: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9106: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_9107: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9108: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9109: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9110: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_9111: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_9112: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_9113: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9114: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_9115: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9116: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_9117: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9118: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_9119: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9120: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9121: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9122: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_9123: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9124: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_9125: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_9126: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9127: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9128: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9129: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9130: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_9131: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9132: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_9133: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_9134: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_9135: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_9136: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State = S
rule_9137: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_9138: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_9139: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_9140: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9141: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_9142: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9143: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_9144: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_9145: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9146: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = E
rule_9147: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_9148: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_9149: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_9150: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9151: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_9152: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_9153: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9154: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_9155: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_9156: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_9157: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9158: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9159: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_9160: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_9161: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9162: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9163: Cache[NODE_1].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9164: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_9165: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9166: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_9167: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9168: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_9169: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_9170: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_9171: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9172: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9173: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9174: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9175: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_9176: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_9177: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9178: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9179: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_9180: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_9181: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9182: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_9183: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_9184: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9185: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9186: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_9187: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9188: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_9189: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_9190: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_9191: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9192: Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
rule_9193: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9194: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_9195: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9196: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_9197: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9198: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9199: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9200: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_9201: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9202: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_9203: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_9204: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9205: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9206: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9207: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_9208: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_9209: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9210: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9211: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_9212: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_9213: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_9214: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_9215: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9216: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_9217: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9218: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9219: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9220: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_9221: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9222: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_9223: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9224: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9225: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_9226: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_9227: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9228: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9229: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> MemData = AuxData
rule_9230: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_9231: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9232: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_9233: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_9234: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_9235: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_9236: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_9237: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9238: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_9239: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_9240: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_9241: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_9242: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9243: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_9244: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_9245: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9246: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_9247: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_9248: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9249: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9250: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_9251: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_9252: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_9253: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9254: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9255: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_9256: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9257: Cache[NODE_1].State = S & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9258: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9259: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_9260: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_9261: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_9262: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9263: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9264: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9265: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_9266: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9267: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_9268: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9269: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_9270: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9271: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9272: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9273: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9274: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9275: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9276: ExGntd = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_9277: Cache[NODE_1].State != S & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_9278: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9279: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9280: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_9281: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9282: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9283: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9284: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9285: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9286: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_9287: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_9288: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9289: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9290: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9291: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9292: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_9293: Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9294: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_9295: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9296: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_9297: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9298: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9299: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_9300: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9301: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9302: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9303: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9304: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9305: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_9306: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9307: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_9308: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_9309: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9310: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9311: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_9312: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_9313: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_9314: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_9315: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_9316: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_9317: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
rule_9318: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_9319: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_9320: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9321: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9322: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9323: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_9324: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9325: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9326: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9327: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9328: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_9329: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9330: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_9331: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_9332: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9333: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9334: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_9335: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_9336: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9337: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_9338: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9339: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9340: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9341: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9342: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9343: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9344: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_9345: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_9346: Cache[NODE_2].State = S & CurCmd != Empty -> MemData = AuxData
rule_9347: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_9348: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9349: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9350: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_9351: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9352: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_9353: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9354: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_9355: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_9356: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_9357: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9358: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9359: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_9360: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9361: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_9362: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_9363: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_9364: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_9365: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_9366: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9367: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9368: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_9369: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9370: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_9371: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_9372: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_9373: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9374: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_9375: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_9376: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9377: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_9378: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_9379: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_9380: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9381: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9382: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_9383: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9384: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9385: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_9386: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_9387: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_9388: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_9389: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State != I
rule_9390: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9391: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9392: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9393: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9394: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_9395: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9396: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_9397: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_9398: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_9399: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9400: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9401: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_9402: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9403: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9404: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9405: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_9406: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9407: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9408: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9409: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_9410: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9411: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_9412: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_9413: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9414: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9415: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9416: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_9417: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9418: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9419: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9420: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9421: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_9422: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9423: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_9424: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9425: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9426: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_9427: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_9428: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_9429: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_9430: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9431: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_9432: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_9433: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_9434: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_9435: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_9436: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_9437: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9438: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_9439: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_9440: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_9441: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_9442: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_9443: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_9444: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9445: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_9446: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_9447: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_9448: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9449: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != Empty
rule_9450: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
rule_9451: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9452: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_9453: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_9454: MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9455: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9456: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_9457: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_9458: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9459: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9460: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9461: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_9462: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_9463: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9464: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_9465: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_9466: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_9467: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9468: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_9469: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_9470: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9471: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9472: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> MemData = AuxData
rule_9473: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9474: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9475: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_9476: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_9477: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_9478: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9479: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> MemData = AuxData
rule_9480: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_9481: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9482: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9483: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_9484: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9485: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9486: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9487: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9488: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_9489: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_9490: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9491: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_9492: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_9493: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_9494: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9495: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_9496: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_9497: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9498: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9499: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9500: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9501: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9502: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9503: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9504: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_9505: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9506: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9507: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_9508: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9509: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_9510: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9511: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> CurCmd != Empty
rule_9512: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9513: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9514: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_9515: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_9516: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_9517: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9518: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9519: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9520: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_9521: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_9522: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9523: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9524: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_9525: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_9526: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_9527: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9528: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_9529: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_9530: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9531: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_9532: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9533: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9534: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9535: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9536: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_9537: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_9538: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_9539: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_9540: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9541: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_9542: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9543: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9544: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9545: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_9546: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9547: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_9548: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_9549: CurCmd = ReqS & CurCmd != ReqE -> CurCmd != Empty
rule_9550: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9551: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_9552: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9553: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_9554: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_9555: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9556: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_9557: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_9558: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_9559: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9560: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_9561: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9562: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_9563: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_9564: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_9565: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9566: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9567: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_9568: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_9569: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9570: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9571: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_9572: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_9573: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_9574: Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_9575: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9576: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9577: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9578: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_9579: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_9580: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9581: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9582: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9583: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9584: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9585: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9586: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9587: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9588: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9589: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9590: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9591: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9592: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_9593: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_9594: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9595: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9596: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_9597: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9598: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_9599: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9600: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_9601: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_9602: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_9603: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9604: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9605: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9606: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_9607: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_9608: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9609: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_9610: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_9611: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9612: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9613: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9614: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9615: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_9616: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9617: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_9618: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_9619: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_9620: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != Empty
rule_9621: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9622: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_9623: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_9624: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9625: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9626: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9627: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9628: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9629: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_9630: CurCmd = Empty -> Cache[NODE_1].State != E
rule_9631: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_9632: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9633: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9634: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9635: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_9636: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9637: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9638: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9639: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9640: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9641: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_9642: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9643: MemData = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_9644: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_9645: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_9646: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9647: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9648: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_9649: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9650: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_9651: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9652: Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9653: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_9654: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9655: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_9656: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_9657: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9658: MemData != AuxData & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_9659: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9660: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9661: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_9662: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_9663: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_9664: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9665: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9666: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_9667: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9668: Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_9669: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9670: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_9671: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_9672: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_9673: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9674: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_9675: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_9676: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9677: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_9678: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9679: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9680: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9681: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_9682: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_9683: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9684: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9685: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9686: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_9687: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9688: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_9689: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_9690: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_9691: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_9692: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9693: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9694: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9695: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_9696: CurCmd = ReqS & MemData != AuxData -> CurCmd != ReqE
rule_9697: Cache[NODE_2].State = E & CurCmd != ReqS -> ExGntd = true
rule_9698: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9699: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_9700: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9701: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9702: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_9703: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_9704: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9705: Cache[NODE_2].State = S & CurCmd = ReqS -> ExGntd = false
rule_9706: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_9707: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9708: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9709: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> MemData = AuxData
rule_9710: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9711: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9712: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9713: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_9714: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9715: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9716: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9717: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9718: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9719: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9720: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9721: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_9722: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9723: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_9724: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9725: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9726: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_9727: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_9728: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9729: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_9730: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_9731: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9732: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9733: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9734: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_9735: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_9736: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9737: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_9738: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9739: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_9740: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9741: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_9742: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9743: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9744: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_9745: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9746: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_9747: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9748: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_9749: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9750: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_9751: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_9752: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_9753: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_9754: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_9755: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9756: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9757: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9758: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9759: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9760: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_9761: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9762: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_9763: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9764: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_1].State != I
rule_9765: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_9766: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_9767: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_9768: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9769: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9770: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_9771: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9772: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_9773: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_1].Data = AuxData
rule_9774: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9775: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_9776: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_9777: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9778: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9779: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9780: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_9781: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_9782: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_9783: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9784: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9785: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_9786: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_9787: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9788: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_9789: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9790: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_9791: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9792: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9793: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9794: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_9795: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_9796: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9797: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9798: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9799: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9800: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_9801: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_9802: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9803: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9804: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_9805: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9806: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_9807: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9808: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9809: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_9810: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_9811: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9812: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9813: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_9814: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9815: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_9816: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_9817: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_9818: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_9819: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_9820: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_9821: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_9822: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9823: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9824: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_9825: Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9826: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_9827: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9828: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9829: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9830: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_9831: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_9832: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9833: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9834: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9835: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_9836: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9837: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_9838: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_9839: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_9840: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9841: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9842: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9843: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_9844: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9845: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_9846: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9847: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9848: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_9849: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9850: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_9851: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9852: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_9853: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_9854: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9855: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9856: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_9857: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9858: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9859: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_9860: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9861: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9862: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_9863: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_9864: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_9865: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_9866: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_9867: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_9868: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_9869: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9870: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9871: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9872: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9873: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9874: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_9875: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9876: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_9877: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
rule_9878: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9879: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9880: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_9881: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_9882: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9883: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9884: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_9885: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9886: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_9887: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_9888: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_9889: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_9890: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9891: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_9892: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9893: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_9894: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_9895: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9896: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9897: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_9898: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_9899: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_9900: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_9901: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9902: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_9903: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_9904: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9905: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9906: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_9907: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9908: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9909: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_9910: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9911: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9912: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = true
rule_9913: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9914: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9915: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_9916: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_9917: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9918: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_9919: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_9920: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> MemData = AuxData
rule_9921: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_9922: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9923: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9924: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9925: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9926: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_9927: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_9928: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9929: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_9930: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9931: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9932: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_9933: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9934: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_9935: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9936: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_9937: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != S
rule_9938: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_9939: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9940: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_9941: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_9942: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9943: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9944: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_9945: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9946: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9947: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9948: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_9949: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_9950: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9951: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_9952: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9953: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_9954: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9955: Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9956: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9957: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9958: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9959: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9960: Cache[NODE_1].State != I & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_9961: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_9962: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_9963: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_9964: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_9965: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_9966: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9967: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_9968: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9969: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9970: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9971: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9972: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_9973: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_9974: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_9975: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9976: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_9977: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_9978: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_9979: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9980: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_9981: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9982: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_9983: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9984: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9985: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9986: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9987: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9988: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_9989: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9990: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_9991: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9992: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9993: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_9994: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9995: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_9996: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9997: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9998: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9999: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10000: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10001: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10002: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10003: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_10004: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10005: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10006: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10007: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10008: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10009: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10010: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_10011: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_10012: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10013: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10014: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_10015: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10016: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_10017: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_10018: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10019: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10020: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10021: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_10022: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10023: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_10024: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10025: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10026: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_10027: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10028: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10029: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10030: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10031: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_10032: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10033: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_10034: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10035: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_10036: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10037: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10038: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_10039: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10040: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10041: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10042: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10043: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10044: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_10045: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10046: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_10047: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10048: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10049: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_10050: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_10051: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10052: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_10053: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_10054: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_10055: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10056: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10057: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_10058: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_10059: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10060: Chan1[NODE_1].Cmd = ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_10061: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10062: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10063: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10064: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10065: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10066: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10067: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_10068: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10069: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_10070: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10071: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_10072: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_10073: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_10074: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_10075: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10076: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10077: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10078: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_10079: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10080: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_10081: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10082: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10083: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10084: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10085: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_10086: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_10087: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_10088: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10089: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10090: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10091: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_10092: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_10093: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_10094: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10095: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_10096: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10097: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10098: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_10099: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_10100: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10101: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10102: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10103: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10104: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10105: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10106: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10107: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_10108: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_10109: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10110: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_10111: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10112: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10113: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_10114: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10115: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_10116: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10117: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10118: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_10119: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10120: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_10121: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10122: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10123: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_10124: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10125: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10126: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != Empty
rule_10127: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10128: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10129: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_10130: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10131: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_10132: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_10133: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10134: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10135: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10136: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_10137: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_10138: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10139: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10140: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_10141: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_10142: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10143: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_10144: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_10145: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10146: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_10147: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10148: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10149: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_10150: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10151: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10152: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10153: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_10154: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_10155: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10156: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10157: ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10158: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_10159: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10160: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10161: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_10162: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_10163: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_10164: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_10165: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10166: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_10167: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_10168: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_10169: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_10170: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_10171: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10172: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_10173: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10174: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_10175: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != Empty
rule_10176: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_10177: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10178: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10179: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10180: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_10181: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10182: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_10183: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10184: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_10185: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_10186: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_10187: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10188: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10189: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_10190: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10191: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10192: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_10193: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_10194: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10195: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_10196: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10197: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_10198: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10199: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10200: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10201: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_10202: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10203: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_10204: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_10205: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_10206: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_10207: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_10208: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10209: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_10210: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10211: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_10212: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_10213: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10214: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10215: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_10216: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_10217: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_10218: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_10219: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ExGntd = true
rule_10220: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_10221: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10222: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_10223: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10224: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10225: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_10226: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_10227: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10228: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10229: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10230: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_10231: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10232: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10233: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10234: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != S
rule_10235: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10236: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10237: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_10238: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_10239: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_10240: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10241: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10242: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10243: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10244: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10245: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10246: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10247: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10248: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10249: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10250: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_10251: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10252: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_10253: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10254: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10255: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_10256: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_10257: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10258: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_10259: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10260: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10261: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10262: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_10263: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_10264: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = E
rule_10265: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10266: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_10267: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10268: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_10269: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10270: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_10271: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10272: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_10273: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_10274: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_10275: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_10276: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10277: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10278: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10279: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_10280: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10281: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10282: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_10283: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_10284: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_10285: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10286: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10287: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10288: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10289: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10290: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10291: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_10292: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_10293: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10294: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_10295: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10296: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10297: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10298: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10299: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10300: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10301: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10302: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10303: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10304: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10305: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_10306: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_10307: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10308: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_10309: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_10310: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_10311: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_10312: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_10313: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_10314: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_10315: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10316: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_10317: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_10318: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_10319: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_10320: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10321: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_10322: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_10323: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10324: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10325: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_10326: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_10327: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_10328: Cache[NODE_1].State = S & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_10329: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_10330: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10331: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_10332: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_10333: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_10334: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_10335: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10336: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10337: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10338: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10339: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10340: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10341: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_10342: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10343: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10344: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10345: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_10346: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_10347: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_10348: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10349: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10350: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_10351: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10352: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_10353: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10354: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10355: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_10356: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10357: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_10358: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10359: Cache[NODE_1].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10360: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10361: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10362: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10363: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_10364: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_10365: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10366: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10367: MemData != AuxData & CurCmd != Empty -> ExGntd = true
rule_10368: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10369: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_10370: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_10371: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10372: Cache[NODE_1].State = S & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10373: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_10374: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_10375: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_10376: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10377: ShrSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10378: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_10379: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10380: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10381: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10382: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_10383: Cache[NODE_1].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10384: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10385: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_10386: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10387: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10388: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_10389: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_10390: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_10391: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10392: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10393: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10394: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_10395: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_10396: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_10397: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_10398: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10399: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_10400: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_10401: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_10402: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10403: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10404: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_10405: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10406: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_10407: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_10408: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_10409: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_10410: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_10411: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10412: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_10413: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_10414: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_10415: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10416: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10417: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10418: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_10419: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_10420: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10421: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_10422: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd != Empty
rule_10423: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_10424: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10425: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10426: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10427: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10428: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_10429: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10430: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_10431: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10432: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10433: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_10434: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10435: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10436: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10437: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10438: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_10439: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10440: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_10441: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10442: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10443: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd != Empty
rule_10444: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10445: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_10446: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_10447: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10448: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10449: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_10450: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10451: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10452: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_10453: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10454: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_10455: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10456: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10457: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10458: MemData = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10459: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_10460: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10461: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10462: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_10463: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_10464: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10465: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_10466: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10467: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_10468: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10469: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_10470: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10471: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_10472: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10473: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_10474: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_10475: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_10476: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10477: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10478: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10479: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd = ReqE
rule_10480: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_10481: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_10482: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10483: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_10484: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_10485: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10486: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_10487: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_10488: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_10489: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_10490: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_10491: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10492: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10493: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10494: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10495: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10496: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10497: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_10498: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_10499: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd = ReqS
rule_10500: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_10501: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_10502: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_10503: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10504: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10505: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10506: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_10507: Cache[NODE_1].State = S & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_10508: Cache[NODE_2].State = S -> ExGntd = false
rule_10509: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_10510: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_10511: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_10512: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_10513: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10514: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10515: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_10516: Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10517: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10518: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_10519: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_10520: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_10521: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_10522: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_10523: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10524: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10525: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10526: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10527: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10528: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_10529: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_10530: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_10531: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10532: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_10533: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_10534: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10535: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10536: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_10537: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10538: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_10539: MemData = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10540: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_10541: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10542: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10543: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10544: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10545: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10546: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10547: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
rule_10548: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ExGntd = true
rule_10549: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_10550: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_10551: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_10552: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10553: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_10554: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_10555: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10556: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10557: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10558: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10559: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10560: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10561: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10562: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10563: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_10564: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_10565: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10566: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10567: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_10568: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10569: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_10570: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10571: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_10572: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10573: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_10574: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10575: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_10576: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10577: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10578: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_10579: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10580: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10581: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_10582: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10583: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10584: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10585: Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_10586: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10587: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10588: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10589: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_10590: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_10591: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_10592: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_10593: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10594: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10595: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10596: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10597: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_10598: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10599: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10600: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10601: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10602: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10603: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10604: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_10605: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10606: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10607: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_10608: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_10609: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_10610: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_10611: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_10612: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10613: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10614: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_10615: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_10616: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10617: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10618: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_10619: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10620: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_10621: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_10622: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10623: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_10624: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10625: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_10626: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_10627: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10628: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10629: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_10630: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_10631: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_10632: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10633: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_10634: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_10635: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10636: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10637: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10638: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10639: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10640: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10641: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10642: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_10643: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10644: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_10645: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_10646: Chan2[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_10647: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_10648: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10649: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_10650: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10651: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_10652: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_10653: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10654: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10655: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10656: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_10657: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10658: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_10659: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_10660: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd = ReqE
rule_10661: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10662: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10663: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_10664: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_10665: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10666: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10667: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10668: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_10669: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_10670: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10671: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> MemData = AuxData
rule_10672: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10673: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10674: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10675: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_10676: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10677: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10678: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_10679: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_10680: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_10681: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10682: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_10683: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10684: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10685: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10686: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10687: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_10688: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10689: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10690: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_10691: Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10692: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_10693: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10694: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10695: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_10696: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_10697: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_10698: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_10699: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10700: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10701: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10702: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10703: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_10704: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_10705: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10706: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10707: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10708: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10709: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_10710: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_10711: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_10712: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_10713: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_10714: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10715: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10716: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10717: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10718: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10719: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10720: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_10721: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_10722: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_10723: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10724: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_10725: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10726: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10727: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_10728: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10729: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_10730: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_10731: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_10732: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10733: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10734: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_10735: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_10736: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_10737: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_10738: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_10739: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_10740: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10741: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_10742: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_10743: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10744: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_10745: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_10746: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_10747: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10748: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10749: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_10750: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_10751: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10752: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_10753: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_10754: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10755: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_10756: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_10757: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10758: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10759: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_10760: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10761: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10762: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10763: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10764: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_10765: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_10766: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_10767: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10768: MemData != AuxData -> Cache[NODE_1].State != S
rule_10769: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10770: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_10771: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10772: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_10773: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_10774: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10775: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10776: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10777: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_10778: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10779: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_10780: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_10781: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10782: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10783: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_10784: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10785: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_10786: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_10787: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_10788: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10789: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10790: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_10791: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10792: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10793: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_10794: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> CurCmd != Empty
rule_10795: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10796: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10797: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_10798: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_10799: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_10800: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10801: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10802: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10803: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_10804: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_10805: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_10806: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10807: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_10808: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_10809: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10810: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_10811: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_10812: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10813: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_10814: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_10815: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_10816: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_10817: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10818: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10819: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10820: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_10821: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10822: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10823: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10824: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10825: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10826: MemData = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10827: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_10828: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_10829: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10830: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10831: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10832: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10833: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10834: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10835: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_10836: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10837: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_10838: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10839: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10840: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_10841: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_10842: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_10843: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_10844: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_10845: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_10846: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_10847: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_10848: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_10849: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_10850: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_10851: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10852: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10853: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_10854: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10855: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10856: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10857: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10858: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_10859: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10860: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_10861: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10862: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10863: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10864: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_10865: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_10866: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10867: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10868: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_10869: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10870: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_10871: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_10872: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10873: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_10874: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10875: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10876: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_10877: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10878: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_10879: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_10880: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10881: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_10882: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10883: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10884: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10885: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10886: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10887: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10888: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10889: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10890: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_10891: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_10892: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_10893: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_10894: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_10895: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_10896: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_10897: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10898: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10899: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_10900: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_10901: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> MemData = AuxData
rule_10902: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_10903: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_10904: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_10905: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_10906: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10907: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10908: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10909: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10910: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10911: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10912: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_10913: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_10914: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqS -> Chan1[NODE_1].Cmd != Empty
rule_10915: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10916: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_10917: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_10918: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_10919: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_10920: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_10921: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10922: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10923: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10924: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_10925: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10926: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_10927: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10928: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_10929: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10930: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_10931: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10932: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10933: MemData = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10934: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10935: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_10936: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10937: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_10938: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10939: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10940: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_10941: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10942: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10943: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10944: Cache[NODE_2].State = I & CurCmd = Empty -> MemData = AuxData
rule_10945: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_10946: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_10947: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10948: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10949: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10950: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10951: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10952: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_10953: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_10954: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10955: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_10956: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10957: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_10958: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10959: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10960: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_10961: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10962: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10963: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10964: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_10965: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10966: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10967: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_10968: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_10969: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_10970: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_10971: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_10972: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10973: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10974: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10975: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10976: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10977: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_10978: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10979: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_10980: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10981: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_10982: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_10983: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10984: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10985: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10986: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_10987: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10988: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10989: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10990: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10991: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10992: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10993: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_10994: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10995: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10996: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> MemData = AuxData
rule_10997: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10998: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_10999: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_11000: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11001: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_11002: Cache[NODE_1].State = I & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11003: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11004: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11005: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_11006: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11007: MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11008: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11009: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11010: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11011: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11012: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_11013: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_11014: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_11015: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_11016: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_11017: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Data = AuxData
rule_11018: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_11019: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11020: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11021: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11022: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11023: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11024: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_11025: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11026: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11027: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_11028: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_11029: Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11030: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11031: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_11032: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_11033: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_11034: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_11035: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_11036: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_11037: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_11038: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11039: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11040: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11041: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_11042: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11043: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_11044: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_11045: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_11046: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_11047: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11048: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> MemData = AuxData
rule_11049: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_11050: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11051: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_11052: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11053: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11054: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11055: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11056: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_11057: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_11058: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11059: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_11060: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11061: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11062: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_11063: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11064: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11065: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11066: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_11067: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_11068: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11069: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != Empty
rule_11070: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_11071: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11072: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_11073: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_11074: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
rule_11075: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11076: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_11077: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_11078: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_11079: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_11080: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11081: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_11082: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11083: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_11084: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11085: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11086: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11087: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11088: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11089: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_11090: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_11091: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_11092: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11093: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11094: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11095: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_11096: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11097: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11098: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_11099: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_11100: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11101: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11102: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11103: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_11104: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_11105: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11106: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11107: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11108: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_11109: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11110: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11111: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_11112: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11113: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_11114: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11115: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11116: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_11117: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_11118: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_11119: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11120: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11121: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11122: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_11123: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11124: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11125: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11126: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_11127: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11128: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_11129: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11130: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_11131: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_11132: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_11133: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_11134: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11135: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11136: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_11137: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11138: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_11139: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11140: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11141: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_11142: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_11143: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_11144: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_11145: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_11146: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_11147: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11148: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_11149: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_11150: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_11151: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11152: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11153: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11154: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_11155: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11156: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_11157: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11158: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_11159: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_11160: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11161: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_11162: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11163: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11164: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11165: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11166: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_11167: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11168: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_11169: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_11170: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11171: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_11172: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11173: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11174: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_11175: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_11176: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_11177: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11178: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11179: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_11180: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11181: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_11182: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_11183: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_11184: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11185: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11186: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_11187: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11188: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11189: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11190: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11191: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_11192: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ExGntd = false
rule_11193: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_11194: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_11195: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_11196: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11197: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11198: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_11199: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11200: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11201: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11202: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_11203: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11204: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11205: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11206: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11207: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11208: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_11209: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_11210: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_11211: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11212: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11213: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> ExGntd = true
rule_11214: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11215: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_11216: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11217: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11218: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_11219: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_11220: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11221: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_11222: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11223: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_11224: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11225: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11226: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_11227: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11228: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_11229: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11230: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> MemData = AuxData
rule_11231: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_11232: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11233: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11234: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_11235: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_11236: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11237: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11238: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11239: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11240: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11241: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11242: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_11243: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_11244: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_11245: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_11246: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11247: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11248: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11249: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_11250: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11251: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_11252: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_11253: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11254: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11255: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11256: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11257: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_11258: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_11259: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_11260: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_11261: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_11262: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11263: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_11264: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_11265: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_11266: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11267: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11268: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11269: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_11270: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_11271: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_11272: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11273: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11274: MemData != AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_11275: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11276: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_11277: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_11278: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
rule_11279: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_11280: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_11281: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_11282: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11283: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11284: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11285: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_11286: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_11287: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11288: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11289: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11290: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_11291: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11292: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_11293: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11294: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11295: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_11296: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11297: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11298: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11299: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_11300: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11301: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11302: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11303: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_11304: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_11305: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11306: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11307: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_11308: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11309: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11310: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11311: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11312: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11313: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11314: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11315: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11316: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_11317: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_11318: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_11319: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_11320: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11321: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_11322: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_11323: MemData != AuxData & CurCmd != ReqS -> ExGntd = true
rule_11324: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11325: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11326: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_11327: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11328: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_11329: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11330: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_11331: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_11332: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_11333: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11334: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11335: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> MemData = AuxData
rule_11336: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_11337: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_11338: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_11339: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11340: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_11341: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_11342: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11343: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_11344: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11345: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_11346: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_11347: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11348: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_11349: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11350: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11351: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11352: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11353: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_11354: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_11355: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_11356: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11357: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_11358: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != E -> Chan1[NODE_1].Cmd != Empty
rule_11359: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11360: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11361: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11362: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_11363: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11364: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11365: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_11366: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_11367: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11368: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11369: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_11370: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_11371: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11372: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_11373: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11374: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_11375: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11376: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_11377: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11378: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11379: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_11380: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11381: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_11382: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11383: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_11384: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_11385: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11386: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11387: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_11388: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_11389: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11390: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11391: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11392: Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11393: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11394: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_11395: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_11396: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_11397: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11398: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_11399: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_11400: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11401: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_11402: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_11403: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11404: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_11405: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_11406: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11407: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11408: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11409: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_11410: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11411: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_11412: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_11413: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11414: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_11415: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11416: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11417: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_11418: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11419: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11420: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_11421: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11422: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11423: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11424: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_11425: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_11426: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_11427: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11428: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_11429: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11430: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_11431: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_11432: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_11433: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11434: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_11435: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11436: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11437: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_11438: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_11439: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11440: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11441: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11442: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11443: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11444: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11445: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_11446: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11447: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11448: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_11449: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11450: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_11451: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_11452: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11453: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11454: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11455: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11456: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11457: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11458: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_11459: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_11460: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11461: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_11462: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_11463: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11464: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_11465: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_11466: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11467: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_11468: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11469: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_11470: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd != Empty
rule_11471: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11472: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_11473: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11474: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_11475: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11476: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11477: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_11478: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_11479: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_11480: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_11481: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_11482: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11483: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_11484: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_11485: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_11486: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_11487: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11488: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_11489: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11490: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_11491: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11492: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_11493: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_11494: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_11495: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_11496: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11497: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11498: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11499: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_11500: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11501: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_11502: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11503: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11504: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_11505: Cache[NODE_2].State = I & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_11506: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11507: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_11508: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11509: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11510: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11511: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11512: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11513: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11514: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_11515: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11516: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_11517: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_11518: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11519: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_11520: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_11521: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11522: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_11523: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_11524: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11525: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_11526: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_11527: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State = E
rule_11528: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11529: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11530: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_11531: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_11532: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11533: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11534: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_11535: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_11536: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11537: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11538: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_11539: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_11540: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_11541: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11542: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_11543: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_11544: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_11545: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11546: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_11547: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_11548: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11549: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11550: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11551: MemData != AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11552: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11553: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11554: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11555: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11556: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_11557: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_11558: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11559: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_11560: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_11561: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11562: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11563: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11564: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11565: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_11566: MemData = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11567: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11568: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11569: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11570: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11571: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_11572: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_11573: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11574: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_11575: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_11576: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11577: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_11578: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11579: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_11580: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_11581: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_11582: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_11583: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11584: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11585: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11586: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_11587: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
rule_11588: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_11589: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11590: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_11591: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11592: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_11593: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11594: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11595: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_11596: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11597: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11598: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11599: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_11600: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_11601: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_11602: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_11603: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11604: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_11605: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11606: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_11607: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_11608: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_11609: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11610: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_11611: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11612: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_11613: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11614: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11615: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_11616: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11617: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_11618: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_11619: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11620: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_11621: Cache[NODE_1].State = S & CurCmd != ReqS -> MemData = AuxData
rule_11622: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_11623: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != Empty
rule_11624: Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
rule_11625: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_11626: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11627: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_11628: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_11629: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11630: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_11631: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_11632: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11633: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11634: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11635: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_11636: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_11637: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11638: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11639: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_11640: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_11641: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11642: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11643: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_11644: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11645: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_11646: CurCmd = ReqS & MemData != AuxData -> CurCmd != Empty
rule_11647: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_11648: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11649: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_11650: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_11651: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11652: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11653: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_11654: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_11655: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11656: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_11657: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_11658: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_11659: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_11660: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_11661: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11662: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11663: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11664: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11665: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11666: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_11667: Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_11668: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11669: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_11670: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11671: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11672: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11673: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_11674: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11675: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> MemData = AuxData
rule_11676: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11677: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11678: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_11679: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11680: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_11681: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_11682: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11683: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_11684: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11685: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11686: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11687: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_11688: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11689: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11690: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11691: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11692: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11693: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_11694: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11695: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_11696: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_11697: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11698: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11699: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11700: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_11701: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_11702: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11703: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11704: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11705: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11706: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_11707: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_11708: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11709: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_11710: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_11711: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11712: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_11713: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_11714: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11715: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_11716: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_11717: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11718: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_11719: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11720: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_11721: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_11722: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11723: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11724: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_11725: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_11726: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11727: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11728: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11729: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11730: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_11731: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_11732: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11733: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11734: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_11735: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_11736: Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_11737: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_11738: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11739: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_11740: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_11741: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_11742: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_11743: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11744: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_11745: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11746: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_11747: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_11748: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11749: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11750: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_11751: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11752: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11753: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11754: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11755: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11756: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11757: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11758: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11759: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11760: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_11761: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_11762: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_11763: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11764: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_11765: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_11766: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11767: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11768: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_11769: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_11770: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_11771: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11772: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_11773: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11774: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_11775: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_11776: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11777: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_11778: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_11779: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_11780: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11781: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11782: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_11783: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11784: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11785: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_11786: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_11787: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_11788: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11789: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11790: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_11791: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11792: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_11793: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_11794: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_11795: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11796: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_11797: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_11798: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_11799: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11800: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_11801: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_11802: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11803: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_11804: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11805: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_11806: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_11807: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_11808: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11809: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_11810: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11811: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_11812: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11813: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11814: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_11815: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11816: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_11817: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_11818: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_11819: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11820: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_11821: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11822: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_11823: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_11824: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_11825: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11826: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11827: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_11828: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_11829: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_11830: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_11831: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_11832: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11833: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11834: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_11835: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_11836: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11837: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_11838: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_11839: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_11840: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11841: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_11842: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11843: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11844: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11845: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11846: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11847: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11848: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_11849: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_11850: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd != Empty
rule_11851: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_11852: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_11853: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11854: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11855: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_11856: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11857: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11858: CurCmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11859: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11860: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11861: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_11862: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11863: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_11864: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_11865: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11866: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11867: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_11868: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11869: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_11870: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11871: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11872: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11873: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_11874: MemData != AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_11875: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11876: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11877: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_11878: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_11879: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11880: CurCmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11881: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11882: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11883: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_11884: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_11885: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11886: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_11887: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_11888: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11889: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11890: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11891: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_11892: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_11893: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11894: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11895: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_11896: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11897: CurCmd = ReqE & CurCmd != Empty -> CurCmd != ReqS
rule_11898: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11899: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_11900: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_11901: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11902: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11903: ExGntd = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_11904: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11905: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11906: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_11907: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11908: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_11909: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11910: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_11911: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_11912: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11913: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_11914: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11915: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_11916: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != ReqE
rule_11917: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11918: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11919: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11920: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11921: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11922: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_11923: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_11924: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11925: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11926: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_11927: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11928: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_11929: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_11930: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_11931: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11932: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11933: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_11934: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11935: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_11936: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11937: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11938: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11939: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11940: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11941: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11942: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11943: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11944: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11945: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_11946: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_11947: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_11948: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_11949: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_11950: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_11951: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_11952: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_11953: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11954: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_11955: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_11956: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_11957: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11958: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11959: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11960: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_11961: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_11962: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_11963: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11964: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_11965: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_11966: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11967: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11968: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_11969: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_11970: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11971: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_11972: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11973: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11974: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_11975: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11976: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_11977: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11978: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_11979: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_11980: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11981: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_11982: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11983: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11984: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_11985: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11986: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11987: MemData = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11988: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_11989: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_11990: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_11991: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != Empty
rule_11992: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_11993: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11994: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11995: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11996: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11997: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_11998: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_11999: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12000: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_12001: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12002: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12003: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_12004: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12005: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12006: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12007: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12008: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12009: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_12010: MemData = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12011: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12012: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_12013: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12014: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12015: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12016: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12017: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_12018: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12019: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12020: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_12021: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12022: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_12023: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12024: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12025: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12026: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12027: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_12028: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12029: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12030: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12031: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_12032: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_12033: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_12034: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12035: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12036: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12037: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_12038: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_12039: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12040: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_12041: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
rule_12042: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != Empty
rule_12043: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_12044: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12045: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12046: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12047: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_12048: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_12049: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12050: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_12051: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12052: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_12053: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12054: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12055: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12056: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12057: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_12058: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12059: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_12060: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12061: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12062: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12063: Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12064: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12065: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_12066: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12067: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12068: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12069: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_12070: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_12071: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_12072: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12073: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12074: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12075: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12076: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12077: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12078: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_12079: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12080: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12081: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_12082: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12083: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12084: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_12085: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State = S
rule_12086: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_12087: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12088: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_12089: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12090: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12091: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_12092: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12093: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12094: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12095: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12096: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_12097: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_12098: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_12099: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_12100: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12101: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12102: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12103: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12104: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_12105: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_12106: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12107: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12108: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_12109: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_12110: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_12111: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12112: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12113: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_12114: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12115: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12116: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_12117: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12118: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_12119: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_12120: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_12121: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12122: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_12123: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_12124: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12125: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12126: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_12127: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12128: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_12129: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12130: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_12131: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12132: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_12133: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12134: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12135: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_12136: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_12137: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12138: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_12139: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12140: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12141: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_12142: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12143: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12144: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12145: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_12146: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12147: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12148: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_12149: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12150: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_12151: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12152: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12153: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12154: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_12155: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12156: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_12157: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_12158: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12159: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_12160: InvSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_12161: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_12162: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12163: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12164: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_12165: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ExGntd = true
rule_12166: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != I
rule_12167: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12168: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12169: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_12170: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_12171: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12172: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12173: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12174: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_12175: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12176: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_12177: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_12178: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12179: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12180: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_12181: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12182: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12183: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12184: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_12185: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_12186: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_12187: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12188: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_12189: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12190: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12191: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_12192: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12193: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12194: ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_12195: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12196: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_12197: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12198: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_12199: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_12200: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12201: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_12202: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12203: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12204: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12205: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12206: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_12207: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_12208: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_12209: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12210: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_12211: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_12212: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12213: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12214: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12215: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_12216: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_12217: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12218: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_12219: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12220: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_12221: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_12222: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12223: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12224: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12225: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12226: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_12227: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_12228: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12229: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12230: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_12231: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_12232: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12233: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_12234: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_12235: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12236: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12237: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_12238: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> MemData = AuxData
rule_12239: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12240: Cache[NODE_2].State = S & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_12241: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12242: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12243: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12244: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_12245: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12246: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_12247: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12248: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_12249: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12250: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_12251: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12252: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12253: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_12254: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12255: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_12256: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_12257: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_12258: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12259: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_12260: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_12261: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_12262: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12263: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12264: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_12265: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_12266: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_12267: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_12268: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12269: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12270: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12271: Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_12272: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_12273: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12274: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12275: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12276: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12277: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12278: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12279: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12280: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_12281: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_12282: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_12283: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12284: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_12285: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12286: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12287: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_12288: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
rule_12289: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12290: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12291: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12292: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_12293: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12294: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_12295: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12296: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12297: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_12298: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_12299: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_12300: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_12301: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12302: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = false
rule_12303: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_12304: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12305: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_12306: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_12307: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12308: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_12309: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12310: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12311: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_12312: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12313: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12314: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12315: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_12316: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12317: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_12318: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12319: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12320: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12321: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_12322: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12323: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12324: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_12325: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_12326: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_12327: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12328: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_12329: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_12330: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_12331: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_12332: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_12333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12334: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12335: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12336: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_12337: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_12338: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12339: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_12340: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12341: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_12342: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_12343: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_12344: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12345: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12346: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_12347: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12348: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_12349: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12350: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_12351: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_12352: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12353: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12354: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12355: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_12356: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12357: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12358: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12359: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12360: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12361: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_12362: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12363: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_12364: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12365: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_12366: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_12367: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_12368: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_12369: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_12370: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12371: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12372: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_12373: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_12374: ExGntd = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12375: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_12376: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Data = AuxData
rule_12377: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12378: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_12379: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12380: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_12381: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_12382: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_12383: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_12384: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_12385: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12386: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_12387: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12388: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_12389: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12390: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_12391: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12392: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_12393: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12394: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_12395: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_12396: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12397: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12398: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_12399: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12400: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12401: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_12402: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_12403: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_12404: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12405: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_12406: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12407: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_12408: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12409: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12410: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12411: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_12412: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_12413: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12414: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12415: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_12416: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_12417: Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_12418: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_12419: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12420: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12421: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12422: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_12423: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_12424: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12425: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_12426: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_12427: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12428: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12429: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_12430: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_12431: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_12432: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12433: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_12434: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_12435: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_12436: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12437: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_12438: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12439: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_12440: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12441: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_12442: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_12443: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12444: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12445: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12446: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_12447: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12448: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_12449: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12450: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12451: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12452: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12453: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_12454: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_12455: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12456: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_12457: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_12458: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_12459: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_12460: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12461: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_12462: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_12463: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_12464: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_12465: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_12466: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_12467: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12468: ShrSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12469: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_12470: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_12471: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12472: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_12473: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12474: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_12475: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12476: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_12477: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12478: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_12479: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12480: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_12481: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_12482: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_12483: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_12484: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_12485: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_12486: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_12487: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12488: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_12489: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> MemData = AuxData
rule_12490: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12491: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_12492: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_12493: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12494: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_12495: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_12496: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_12497: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12498: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12499: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12500: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12501: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_12502: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_12503: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_12504: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12505: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12506: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12507: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_12508: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12509: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12510: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12511: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12512: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12513: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12514: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_12515: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12516: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_12517: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12518: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12519: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_12520: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_12521: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12522: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12523: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_12524: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12525: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12526: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_12527: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12528: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12529: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_12530: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_12531: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_12532: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_12533: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_12534: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12535: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_12536: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12537: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12538: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12539: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12540: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_12541: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12542: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12543: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_12544: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12545: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_12546: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_12547: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_12548: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12549: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12550: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12551: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12552: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12553: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12554: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_12555: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_12556: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12557: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_12558: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_12559: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12560: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_12561: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_12562: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_12563: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_12564: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_12565: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_12566: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_12567: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_12568: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_12569: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12570: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != I
rule_12571: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_12572: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12573: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_12574: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12575: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_12576: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_12577: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12578: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12579: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_12580: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12581: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12582: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_12583: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12584: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_12585: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12586: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_12587: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_12588: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_12589: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12590: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_12591: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12592: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_12593: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12594: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12595: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_12596: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_12597: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_12598: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_12599: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12600: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_12601: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12602: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12603: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12604: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_12605: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12606: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12607: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_12608: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12609: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12610: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12611: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12612: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12613: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12614: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12615: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12616: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_12617: CurCmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_12618: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12619: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_12620: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_12621: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12622: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_12623: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12624: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12625: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12626: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12627: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_12628: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12629: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12630: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12631: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12632: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_12633: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12634: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12635: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12636: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12637: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12638: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12639: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_12640: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12641: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_12642: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12643: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_12644: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_12645: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12646: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_12647: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12648: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12649: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12650: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12651: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_12652: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12653: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_12654: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_12655: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12656: Cache[NODE_1].State = S & CurCmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_12657: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12658: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12659: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12660: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_12661: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12662: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_12663: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12664: Cache[NODE_2].State = S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12665: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12666: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12667: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_12668: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_12669: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_12670: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12671: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_12672: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_12673: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_12674: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12675: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_12676: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12677: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12678: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_12679: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_12680: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12681: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12682: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_12683: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12684: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12685: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_12686: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_12687: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_12688: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_12689: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12690: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12691: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_12692: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_12693: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_12694: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_12695: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12696: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_12697: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_12698: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12699: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_12700: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12701: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12702: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12703: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12704: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12705: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_12706: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_12707: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12708: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_12709: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12710: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_12711: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_12712: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12713: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_12714: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12715: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12716: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12717: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12718: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12719: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_12720: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12721: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12722: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_12723: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_12724: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12725: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12726: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_12727: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_12728: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12729: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_12730: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12731: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_12732: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12733: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12734: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12735: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12736: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12737: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12738: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12739: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12740: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12741: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_12742: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_12743: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12744: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12745: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_12746: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_12747: MemData = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12748: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_12749: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12750: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_12751: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_12752: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_12753: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_12754: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12755: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12756: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12757: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12758: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_12759: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_12760: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_12761: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12762: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12763: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12764: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_12765: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12766: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12767: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12768: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_12769: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_12770: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12771: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_12772: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_12773: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12774: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_12775: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12776: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12777: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> CurCmd != Empty
rule_12778: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12779: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12780: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12781: Cache[NODE_2].State = S & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_12782: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_12783: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12784: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12785: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_12786: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12787: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12788: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12789: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12790: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12791: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_12792: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_12793: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_12794: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12795: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12796: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != Empty
rule_12797: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12798: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_12799: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12800: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_12801: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_12802: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12803: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_12804: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_12805: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != I
rule_12806: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_12807: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12808: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_12809: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_12810: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12811: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12812: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12813: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12814: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12815: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12816: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12817: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_12818: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12819: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_12820: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12821: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12822: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_12823: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12824: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_12825: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12826: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12827: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_12828: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12829: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12830: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_12831: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_12832: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_12833: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_12834: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_12835: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_12836: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != E
rule_12837: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_12838: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12839: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12840: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12841: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_12842: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_12843: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_12844: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_12845: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12846: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12847: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12848: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_12849: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12850: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_12851: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12852: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_12853: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12854: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12855: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_12856: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_12857: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_12858: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12859: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12860: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12861: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12862: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12863: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_12864: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_12865: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_12866: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12867: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12868: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_12869: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_12870: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_12871: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12872: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_12873: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12874: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12875: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_12876: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12877: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_12878: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_12879: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12880: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_12881: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_12882: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_12883: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Data = AuxData
rule_12884: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12885: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12886: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_12887: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_12888: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_12889: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12890: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_12891: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12892: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_12893: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_12894: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12895: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12896: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_12897: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_12898: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_12899: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12900: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12901: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12902: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12903: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_12904: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12905: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_12906: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_12907: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_12908: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12909: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_12910: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12911: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12912: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_12913: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12914: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_12915: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12916: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_12917: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_12918: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_12919: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12920: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_12921: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12922: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12923: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12924: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12925: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12926: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_12927: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12928: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12929: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_12930: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12931: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12932: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12933: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_12934: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12935: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12936: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_12937: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_12938: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12939: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_12940: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_12941: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12942: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12943: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12944: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_12945: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12946: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_12947: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12948: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12949: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_12950: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12951: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_12952: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12953: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12954: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12955: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_12956: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_12957: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12958: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_12959: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12960: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12961: CurCmd = ReqS & ExGntd = false -> CurCmd != ReqE
rule_12962: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_1] = false
rule_12963: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_12964: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_12965: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12966: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12967: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12968: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_12969: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12970: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12971: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12972: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_12973: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12974: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_12975: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_12976: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12977: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_12978: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12979: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12980: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12981: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12982: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_12983: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_12984: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12985: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12986: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_12987: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_12988: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12989: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_12990: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_12991: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12992: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12993: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12994: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12995: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12996: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12997: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12998: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_12999: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_13000: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_13001: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13002: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_13003: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13004: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_13005: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13006: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_13007: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_13008: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_13009: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13010: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State = I
rule_13011: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_13012: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_13013: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_13014: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13015: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13016: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_13017: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13018: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_13019: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13020: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_13021: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13022: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_13023: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_13024: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_13025: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13026: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13027: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13028: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13029: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13030: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13031: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_13032: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_13033: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_13034: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_13035: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_13036: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13037: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_13038: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_13039: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13040: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != I
rule_13041: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13042: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13043: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_13044: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_13045: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13046: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_13047: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> MemData = AuxData
rule_13048: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_13049: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_13050: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13051: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13052: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_13053: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_13054: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13055: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13056: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13057: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_13058: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13059: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_13060: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13061: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_13062: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_13063: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_13064: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_13065: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_13066: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13067: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_13068: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_13069: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_13070: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13071: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13072: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13073: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13074: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_13075: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_13076: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_13077: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_13078: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13079: MemData != AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_13080: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13081: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_13082: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_13083: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_13084: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13085: ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13086: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_13087: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_13088: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13089: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_13090: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != Empty
rule_13091: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_13092: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> CurCmd != Empty
rule_13093: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13094: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13095: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_13096: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_13097: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_13098: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13099: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_13100: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_13101: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13102: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13103: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13104: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13105: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_13106: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_13107: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_13108: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_13109: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_13110: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13111: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13112: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13113: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
rule_13114: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13115: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13116: CurCmd = Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_13117: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_13118: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_13119: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13120: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_13121: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13122: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_13123: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != E
rule_13124: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_13125: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13126: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_13127: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13128: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_13129: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> CurCmd != Empty
rule_13130: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13131: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_13132: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13133: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_13134: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13135: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13136: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13137: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_13138: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_13139: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13140: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13141: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13142: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13143: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13144: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_13145: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13146: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_13147: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_13148: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_13149: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13150: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_13151: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13152: ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
rule_13153: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13154: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13155: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_13156: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_13157: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13158: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13159: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13160: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13161: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13162: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13163: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_13164: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13165: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13166: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13167: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_13168: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13169: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13170: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13171: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
rule_13172: CurCmd = ReqS & ExGntd = false -> CurCmd != Empty
rule_13173: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_13174: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_13175: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13176: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_13177: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_13178: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_13179: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_13180: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_13181: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13182: CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_13183: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_13184: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_13185: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_13186: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13187: Cache[NODE_1].State != S & CurCmd = ReqS -> CurCmd != ReqE
rule_13188: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_13189: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_13190: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_13191: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_13192: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13193: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_13194: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_13195: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13196: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_13197: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_13198: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13199: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13200: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13201: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13202: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13203: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_13204: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13205: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13206: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_13207: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13208: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_13209: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13210: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13211: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13212: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_13213: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13214: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13215: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13216: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_13217: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13218: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_13219: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13220: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_13221: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13222: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_13223: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13224: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13225: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_13226: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_13227: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13228: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_13229: MemData = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13230: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13231: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13232: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13233: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_13234: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13235: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_13236: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_13237: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_13238: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_13239: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_13240: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_13241: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13242: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_13243: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13244: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_13245: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_13246: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13247: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13248: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_13249: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_13250: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13251: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_13252: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_13253: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13254: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13255: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_13256: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13257: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_13258: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_13259: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_13260: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13261: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_13262: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13263: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13264: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13265: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13266: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13267: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13268: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_13269: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_13270: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13271: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13272: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_13273: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_13274: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_13275: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_13276: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_13277: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_13278: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_13279: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13280: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13281: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13282: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_13283: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13284: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13285: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13286: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13287: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13288: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13289: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13290: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13291: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13292: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_13293: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13294: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13295: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13296: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_13297: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13298: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13299: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13300: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13301: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_13302: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13303: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13304: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13305: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13306: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13307: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13308: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13309: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_13310: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_13311: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_13312: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_13313: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_13314: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_13315: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_13316: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_13317: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_13318: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_13319: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13320: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_13321: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13322: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13323: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13324: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13325: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_13326: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13327: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_13328: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13329: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_13330: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13331: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13332: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_13333: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_13334: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_13335: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_13336: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_13337: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13338: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13339: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13340: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_13341: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13342: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13343: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_13344: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_13345: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13346: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_13347: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13348: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13349: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_13350: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13351: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_13352: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13353: Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_13354: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13355: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_13356: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_13357: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_13358: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13359: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_13360: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13361: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_13362: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13363: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13364: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13365: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13366: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_13367: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13368: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_13369: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13370: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_13371: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13372: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13373: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
rule_13374: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_13375: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13376: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13377: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13378: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13379: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13380: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13381: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_13382: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_13383: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13384: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_13385: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_13386: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13387: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_13388: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_13389: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13390: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13391: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_13392: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_13393: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_13394: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13395: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_13396: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_13397: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_13398: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13399: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_13400: ExGntd = true & CurCmd = ReqS -> CurCmd != Empty
rule_13401: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13402: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13403: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13404: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_13405: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13406: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13407: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13408: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13409: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_13410: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State = I
rule_13411: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_13412: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_13413: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13414: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13415: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_13416: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13417: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_13418: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13419: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13420: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13421: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13422: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13423: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13424: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_13425: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13426: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13427: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_13428: Chan1[NODE_1].Cmd = ReqE & CurCmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_13429: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13430: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_13431: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13432: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13433: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13434: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13435: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_13436: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_13437: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_13438: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_13439: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_13440: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13441: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13442: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_13443: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13444: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_13445: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_13446: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_13447: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_13448: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_13449: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_13450: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_13451: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> MemData = AuxData
rule_13452: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_13453: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13454: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13455: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_13456: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_13457: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13458: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_13459: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13460: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13461: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13462: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13463: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13464: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_13465: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_13466: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13467: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_13468: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13469: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13470: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13471: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_13472: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_13473: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13474: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_13475: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_13476: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13477: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_13478: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13479: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13480: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_13481: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_13482: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_13483: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_13484: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13485: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_13486: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13487: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqS
rule_13488: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_13489: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13490: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13491: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13492: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_13493: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_13494: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_13495: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13496: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_13497: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_13498: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13499: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13500: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13501: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_13502: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_13503: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13504: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> MemData = AuxData
rule_13505: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_13506: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_13507: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13508: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13509: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13510: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13511: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_13512: Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13513: ExGntd = true & CurCmd = Empty -> CurCmd != ReqE
rule_13514: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13515: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13516: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13517: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_13518: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13519: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13520: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_13521: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_13522: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13523: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_13524: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13525: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_13526: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_13527: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13528: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13529: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13530: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_13531: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13532: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_13533: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13534: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_13535: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_13536: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13537: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13538: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_13539: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_13540: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13541: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13542: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_13543: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_13544: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_13545: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_13546: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13547: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13548: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_13549: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_13550: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13551: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_13552: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13553: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13554: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13555: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_13556: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_13557: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_13558: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_13559: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_13560: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13561: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13562: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_13563: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13564: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13565: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_13566: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13567: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13568: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
rule_13569: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13570: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13571: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13572: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13573: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != I
rule_13574: CurCmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13575: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13576: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13577: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_13578: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
rule_13579: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_13580: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_13581: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_13582: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13583: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_13584: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_13585: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_13586: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13587: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_13588: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_13589: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_13590: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13591: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_13592: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_13593: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_13594: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != I
rule_13595: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13596: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13597: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_13598: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_13599: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13600: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13601: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13602: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13603: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13604: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13605: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_13606: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != Empty
rule_13607: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_13608: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_13609: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_13610: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13611: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13612: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13613: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_13614: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13615: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_13616: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ExGntd = true
rule_13617: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13618: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_13619: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13620: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_13621: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_13622: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13623: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_13624: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
rule_13625: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_13626: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13627: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_13628: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13629: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_13630: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_13631: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_13632: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_13633: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_13634: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_13635: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_13636: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13637: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13638: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_13639: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_13640: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13641: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13642: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13643: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_13644: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13645: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_13646: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_13647: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_13648: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13649: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13650: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_13651: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_13652: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_13653: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13654: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_13655: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13656: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13657: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_13658: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_13659: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13660: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13661: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_13662: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_13663: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13664: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13665: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13666: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13667: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13668: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13669: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13670: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = GntS
rule_13671: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13672: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13673: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13674: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_13675: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_13676: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13677: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13678: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_13679: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13680: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_13681: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_13682: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_13683: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_13684: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13685: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_13686: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13687: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13688: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13689: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13690: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_13691: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13692: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_13693: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_13694: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_13695: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_13696: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_13697: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13698: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_13699: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_13700: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_13701: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13702: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13703: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_13704: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_13705: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_13706: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_13707: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13708: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13709: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13710: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_13711: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_13712: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13713: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13714: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != Empty
rule_13715: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_13716: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_13717: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_13718: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_13719: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_13720: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13721: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_13722: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_13723: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_13724: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13725: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_13726: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_13727: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13728: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13729: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13730: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13731: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_13732: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_13733: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_13734: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_13735: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13736: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13737: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13738: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13739: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_13740: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_13741: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_13742: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_13743: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13744: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13745: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13746: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13747: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13748: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13749: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13750: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_13751: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13752: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13753: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13754: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13755: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_13756: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_13757: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13758: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13759: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_13760: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_13761: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_13762: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13763: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13764: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13765: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_13766: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13767: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_13768: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_13769: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_13770: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13771: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13772: Cache[NODE_1].State = S -> ExGntd = false
rule_13773: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_13774: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_13775: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13776: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13777: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13778: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13779: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_13780: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13781: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13782: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13783: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13784: CurCmd = ReqE & MemData != AuxData -> ExGntd = true
rule_13785: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13786: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13787: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13788: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_13789: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13790: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13791: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13792: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13793: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_13794: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_13795: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_13796: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13797: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13798: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13799: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13800: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_13801: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13802: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_13803: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_13804: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_13805: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_13806: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13807: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_13808: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_13809: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13810: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13811: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_13812: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13813: Cache[NODE_1].State = S & CurCmd != ReqS -> ExGntd = false
rule_13814: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> MemData = AuxData
rule_13815: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_13816: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_13817: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13818: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd = ReqS
rule_13819: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13820: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_13821: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13822: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_13823: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13824: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_13825: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13826: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13827: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_13828: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13829: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13830: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13831: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_13832: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_13833: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13834: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13835: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13836: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_13837: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13838: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13839: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_13840: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13841: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13842: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_13843: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_13844: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13845: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13846: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13847: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13848: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_13849: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_13850: Cache[NODE_1].State = S -> MemData = AuxData
rule_13851: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != ReqE
rule_13852: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_13853: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13854: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13855: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_13856: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_13857: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13858: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_13859: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13860: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13861: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13862: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13863: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13864: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_13865: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13866: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_13867: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13868: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13869: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13870: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_13871: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_13872: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_13873: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13874: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13875: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13876: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_13877: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_13878: Cache[NODE_2].State = S & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_13879: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_13880: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13881: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13882: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13883: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13884: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13885: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13886: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_13887: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_13888: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13889: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13890: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13891: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_13892: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_13893: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_13894: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_13895: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_13896: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13897: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13898: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13899: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13900: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13901: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13902: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_13903: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_13904: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13905: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13906: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13907: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_13908: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13909: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_13910: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13911: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13912: MemData = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13913: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13914: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13915: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13916: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_13917: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13918: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13919: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13920: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13921: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13922: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_13923: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13924: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13925: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_13926: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_13927: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_13928: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13929: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13930: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_13931: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_13932: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13933: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_13934: MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13935: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_13936: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13937: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13938: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_13939: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13940: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_13941: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13942: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_13943: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13944: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_13945: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_13946: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13947: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13948: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13949: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_13950: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_13951: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> MemData = AuxData
rule_13952: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_13953: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_13954: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13955: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13956: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13957: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13958: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_13959: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_13960: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13961: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_13962: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13963: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13964: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_13965: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13966: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_13967: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13968: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13969: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13970: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_13971: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13972: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13973: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_13974: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_13975: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13976: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13977: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13978: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13979: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13980: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_13981: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13982: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13983: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13984: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13985: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13986: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_13987: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13988: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13989: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_13990: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_13991: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_13992: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13993: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_13994: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13995: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_13996: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_13997: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_13998: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_13999: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_14000: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14001: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14002: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14003: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14004: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_14005: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14006: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_14007: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14008: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_14009: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_14010: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_14011: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14012: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_14013: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_14014: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_14015: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_14016: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_14017: Chan1[NODE_1].Cmd = ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_14018: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_14019: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14020: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_14021: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14022: CurCmd = ReqS & CurCmd != Empty -> CurCmd != ReqE
rule_14023: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14024: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_14025: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_14026: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14027: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_14028: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14029: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_14030: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14031: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_14032: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14033: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_14034: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14035: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_14036: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_14037: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14038: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14039: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14040: Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_14041: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14042: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_14043: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14044: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_14045: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_14046: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_14047: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_14048: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_14049: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_14050: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_14051: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_14052: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_14053: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_14054: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14055: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14056: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14057: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_14058: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_14059: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_14060: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_14061: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14062: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14063: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_14064: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14065: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14066: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_14067: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != Empty
rule_14068: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14069: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_14070: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14071: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14072: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_14073: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14074: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14075: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14076: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_14077: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14078: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14079: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_14080: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14081: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14082: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_14083: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_14084: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14085: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State = I
rule_14086: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14087: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14088: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_14089: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_14090: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_14091: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_14092: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_14093: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_14094: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14095: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14096: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_14097: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_14098: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_14099: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_14100: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14101: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_14102: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_14103: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_14104: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_14105: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_14106: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_14107: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14108: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14109: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14110: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_14111: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_14112: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_14113: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_14114: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_14115: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14116: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_14117: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14118: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14119: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_14120: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14121: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_14122: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_14123: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_14124: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14125: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_14126: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_14127: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_14128: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_14129: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_14130: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_14131: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_14132: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
rule_14133: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14134: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14135: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14136: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_14137: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14138: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14139: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_14140: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14141: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14142: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_14143: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14144: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_14145: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14146: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14147: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_14148: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_14149: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14150: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqE
rule_14151: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14152: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_14153: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14154: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_14155: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_14156: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14157: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14158: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14159: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_14160: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14161: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14162: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14163: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14164: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_14165: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14166: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_14167: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14168: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_14169: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_14170: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14171: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_14172: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14173: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_14174: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14175: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14176: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_14177: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14178: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_14179: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14180: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_14181: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14182: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_14183: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_14184: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
rule_14185: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14186: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14187: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_14188: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_14189: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14190: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_14191: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14192: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_14193: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_14194: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14195: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_14196: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_14197: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14198: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14199: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14200: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14201: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14202: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_14203: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14204: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_14205: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14206: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_14207: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14208: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_14209: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14210: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14211: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14212: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_14213: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14214: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14215: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14216: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_14217: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_14218: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14219: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_14220: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_14221: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14222: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14223: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14224: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14225: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14226: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_14227: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_14228: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_14229: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14230: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14231: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_14232: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14233: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14234: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_14235: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14236: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14237: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14238: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_14239: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14240: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14241: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_14242: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_14243: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != S
rule_14244: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_14245: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14246: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_14247: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_14248: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14249: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14250: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_14251: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14252: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_14253: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14254: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14255: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_14256: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_14257: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_14258: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14259: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_14260: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_14261: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_14262: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_14263: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_14264: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_14265: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14266: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14267: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14268: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
rule_14269: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_14270: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_14271: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14272: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14273: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_14274: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_14275: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_14276: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_14277: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_14278: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14279: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14280: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_14281: Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_14282: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_14283: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_14284: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14285: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14286: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14287: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_14288: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14289: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14290: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_14291: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_14292: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14293: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_14294: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_14295: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14296: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_14297: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14298: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_14299: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_14300: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14301: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14302: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_14303: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_14304: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14305: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_14306: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_14307: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14308: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_14309: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_14310: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_14311: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14312: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_14313: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14314: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14315: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14316: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_14317: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14318: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14319: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_14320: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14321: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_14322: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_14323: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14324: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14325: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14326: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_14327: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14328: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14329: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14330: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14331: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_14332: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_14333: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14334: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_14335: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_14336: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14337: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_14338: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14339: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_14340: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_14341: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14342: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_14343: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_14344: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_14345: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14346: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14347: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14348: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14349: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_14350: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_14351: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_14352: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_14353: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14354: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14355: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_14356: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_14357: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14358: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_14359: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_14360: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14361: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14362: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14363: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14364: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_14365: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_14366: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_14367: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14368: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14369: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14370: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_14371: Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14372: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14373: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14374: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14375: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14376: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14377: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14378: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_14379: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_14380: MemData = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_14381: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_14382: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_14383: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14384: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_14385: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_14386: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14387: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_14388: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14389: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_14390: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14391: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14392: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_14393: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14394: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14395: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_14396: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_14397: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_14398: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14399: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14400: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_14401: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14402: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_14403: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14404: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14405: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14406: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14407: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14408: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14409: MemData = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14410: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_14411: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_14412: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_14413: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_14414: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14415: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_14416: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_14417: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_14418: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_14419: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14420: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14421: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_14422: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_14423: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_14424: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_14425: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_14426: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14427: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_14428: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14429: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14430: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_14431: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_14432: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14433: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_14434: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_14435: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14436: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14437: CurCmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14438: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_14439: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14440: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14441: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14442: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_14443: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14444: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14445: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14446: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_14447: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14448: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14449: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_14450: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14451: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14452: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14453: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_14454: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14455: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14456: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14457: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14458: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14459: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_14460: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14461: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_14462: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14463: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14464: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_14465: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_14466: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14467: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14468: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_14469: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_14470: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_14471: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14472: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_14473: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_14474: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14475: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_14476: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14477: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_14478: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14479: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_14480: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_14481: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_14482: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_14483: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_14484: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_14485: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_14486: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14487: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_14488: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14489: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_14490: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_14491: ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_14492: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14493: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14494: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14495: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14496: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_14497: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_14498: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14499: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_14500: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14501: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_14502: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_14503: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14504: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_14505: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_14506: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_14507: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_14508: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14509: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_14510: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_14511: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_14512: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_14513: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14514: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_14515: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14516: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14517: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_14518: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_14519: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14520: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14521: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14522: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_14523: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_14524: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_14525: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14526: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_14527: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14528: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_14529: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_14530: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_14531: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14532: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14533: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14534: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14535: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_14536: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_14537: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_14538: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_14539: Cache[NODE_1].State != I & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_14540: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_14541: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_14542: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> MemData = AuxData
rule_14543: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14544: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14545: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_14546: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_14547: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_14548: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14549: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_14550: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_14551: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_14552: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14553: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_14554: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_14555: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14556: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_14557: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_14558: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_14559: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_14560: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14561: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14562: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_14563: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_14564: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_14565: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14566: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_14567: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_14568: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_14569: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14570: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_14571: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_14572: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14573: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14574: Cache[NODE_1].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14575: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14576: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14577: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14578: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_14579: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14580: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14581: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_14582: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14583: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14584: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14585: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_14586: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14587: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14588: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14589: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14590: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14591: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_14592: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14593: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14594: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14595: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14596: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_14597: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14598: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14599: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14600: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_14601: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_14602: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> ExGntd = false
rule_14603: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14604: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_14605: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_14606: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> ExGntd = false
rule_14607: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14608: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14609: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_14610: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14611: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_14612: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14613: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_14614: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_14615: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14616: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_14617: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14618: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14619: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_14620: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14621: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_14622: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_14623: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14624: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14625: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_14626: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_14627: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_14628: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14629: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14630: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14631: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_14632: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_14633: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_14634: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14635: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14636: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_14637: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14638: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_14639: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_14640: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_14641: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_14642: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_14643: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14644: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_14645: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14646: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_14647: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_14648: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14649: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14650: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_14651: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_14652: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14653: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14654: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14655: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14656: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_14657: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_14658: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14659: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_14660: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14661: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_14662: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14663: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_14664: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14665: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_14666: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14667: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_14668: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_14669: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != Empty
rule_14670: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_14671: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14672: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14673: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_14674: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14675: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14676: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14677: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14678: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14679: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14680: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14681: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_14682: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_14683: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14684: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14685: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14686: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_14687: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_14688: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14689: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14690: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_14691: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_14692: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14693: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14694: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14695: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_14696: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_14697: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_14698: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_14699: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_14700: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_14701: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_14702: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_14703: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14704: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14705: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14706: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_14707: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_14708: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14709: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14710: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14711: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14712: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_14713: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14714: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_14715: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_14716: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_14717: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_14718: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != S
rule_14719: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14720: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_14721: MemData != AuxData & CurCmd != ReqE -> ExGntd = true
rule_14722: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14723: Cache[NODE_1].State = E & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_14724: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14725: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_14726: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_14727: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_14728: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_14729: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_14730: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14731: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_14732: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14733: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14734: MemData != AuxData -> Cache[NODE_2].State != S
rule_14735: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14736: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14737: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14738: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14739: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14740: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14741: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_14742: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_14743: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_14744: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14745: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14746: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_14747: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_14748: MemData = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_14749: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14750: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14751: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14752: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14753: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_14754: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14755: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_14756: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14757: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_14758: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14759: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14760: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14761: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14762: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_14763: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14764: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14765: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_14766: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_14767: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_14768: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14769: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_14770: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14771: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14772: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_14773: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_14774: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14775: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_14776: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_14777: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14778: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14779: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14780: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14781: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_14782: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_14783: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_14784: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14785: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14786: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14787: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_14788: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_14789: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14790: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_14791: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_14792: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_14793: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14794: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_14795: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14796: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_14797: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14798: CurCmd = ReqS -> CurCmd != ReqE
rule_14799: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14800: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd = ReqE
rule_14801: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14802: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14803: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_14804: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_14805: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14806: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_14807: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14808: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14809: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_14810: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14811: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_14812: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14813: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14814: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14815: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_14816: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_14817: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_14818: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_14819: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14820: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14821: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_14822: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_14823: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14824: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14825: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_14826: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_14827: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_14828: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = InvAck
rule_14829: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14830: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_14831: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_14832: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_14833: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_14834: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14835: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14836: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14837: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14838: Cache[NODE_2].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14839: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_14840: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_14841: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14842: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14843: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_14844: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14845: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_14846: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14847: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_14848: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14849: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14850: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14851: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14852: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_14853: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14854: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14855: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_14856: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14857: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14858: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14859: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_14860: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_14861: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14862: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14863: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14864: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14865: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14866: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_14867: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_14868: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14869: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14870: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_14871: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_14872: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_14873: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14874: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_14875: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_14876: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_14877: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14878: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14879: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14880: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14881: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_14882: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14883: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_14884: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_14885: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14886: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14887: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14888: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14889: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_14890: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_14891: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14892: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14893: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14894: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14895: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_14896: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14897: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14898: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14899: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14900: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_14901: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_14902: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14903: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_14904: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14905: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_14906: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_14907: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_14908: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14909: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14910: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_14911: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
rule_14912: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_14913: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_14914: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14915: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_14916: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_14917: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_14918: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14919: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_14920: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14921: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14922: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14923: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_14924: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_14925: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_14926: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_14927: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14928: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14929: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14930: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14931: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14932: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14933: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14934: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> CurCmd != ReqS
rule_14935: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_14936: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14937: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14938: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14939: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_14940: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_14941: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_14942: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_14943: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_14944: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_14945: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14946: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14947: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_14948: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14949: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14950: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> CurCmd = ReqE
rule_14951: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14952: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14953: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_14954: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_14955: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14956: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_14957: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14958: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_14959: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14960: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_14961: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14962: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_14963: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_14964: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_14965: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_14966: Cache[NODE_2].State != E & MemData != AuxData -> CurCmd != Empty
rule_14967: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_14968: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14969: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14970: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14971: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14972: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_14973: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14974: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_14975: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14976: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_14977: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_14978: ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
rule_14979: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_14980: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_14981: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_14982: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_14983: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14984: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14985: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_14986: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14987: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_14988: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14989: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14990: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_14991: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_14992: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_14993: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14994: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14995: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_14996: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14997: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_14998: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_14999: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15000: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15001: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15002: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15003: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_15004: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_15005: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_15006: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15007: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15008: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_15009: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15010: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_15011: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_15012: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15013: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_15014: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_15015: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_15016: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_15017: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_15018: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15019: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15020: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15021: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_15022: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15023: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15024: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15025: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_15026: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15027: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_15028: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_2] = false
rule_15029: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_15030: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15031: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_15032: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15033: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15034: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_15035: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_15036: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_15037: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15038: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_15039: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15040: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_15041: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_15042: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_15043: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_15044: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15045: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15046: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_15047: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_15048: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_15049: Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_15050: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15051: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15052: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15053: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15054: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_15055: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15056: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_15057: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15058: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15059: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_15060: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15061: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15062: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15063: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15064: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_15065: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15066: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15067: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15068: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15069: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15070: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_15071: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_15072: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15073: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_15074: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_15075: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15076: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15077: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_15078: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15079: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15080: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_15081: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_15082: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_15083: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15084: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ExGntd = false
rule_15085: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15086: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_15087: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15088: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15089: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15090: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15091: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_15092: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_15093: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_15094: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15095: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15096: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_15097: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15098: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_15099: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_15100: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15101: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_15102: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_15103: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_15104: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_15105: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_15106: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_15107: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15108: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15109: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15110: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15111: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_15112: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15113: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_15114: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_15115: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15116: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_15117: CurCmd = ReqE -> CurCmd != ReqS
rule_15118: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_15119: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15120: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_15121: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_15122: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_15123: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15124: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15125: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15126: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> CurCmd != Empty
rule_15127: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_15128: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_15129: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_15130: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15131: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15132: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_15133: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15134: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_15135: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_15136: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15137: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_15138: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_15139: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15140: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15141: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_15142: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> MemData = AuxData
rule_15143: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_15144: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_15145: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_15146: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_15147: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].Data = AuxData
rule_15148: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_15149: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_15150: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_15151: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_15152: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_15153: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15154: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15155: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15156: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15157: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15158: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_1].State != E
rule_15159: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15160: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15161: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15162: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15163: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_15164: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15165: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15166: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15167: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_15168: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_15169: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15170: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_15171: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_15172: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15173: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15174: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_15175: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15176: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15177: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15178: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_15179: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15180: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15181: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_15182: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_15183: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15184: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_15185: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_15186: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15187: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15188: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_15189: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15190: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_15191: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15192: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15193: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_15194: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15195: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15196: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15197: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15198: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_15199: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_15200: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_15201: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15202: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15203: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_15204: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15205: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_15206: ExGntd = true & CurCmd = Empty -> Cache[NODE_2].State != S
rule_15207: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_15208: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_15209: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15210: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15211: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15212: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15213: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15214: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_15215: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_15216: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15217: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_15218: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15219: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15220: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15221: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_15222: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15223: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15224: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15225: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_15226: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_15227: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_15228: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_15229: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_15230: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15231: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15232: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_15233: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15234: InvSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_15235: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15236: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15237: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15238: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_15239: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != I
rule_15240: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15241: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_15242: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_15243: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_15244: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15245: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_15246: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_15247: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_15248: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_15249: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_15250: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_15251: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15252: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_15253: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15254: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_15255: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15256: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15257: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_15258: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_15259: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_15260: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15261: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_15262: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15263: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_15264: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15265: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_15266: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15267: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_15268: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15269: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15270: MemData = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_15271: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15272: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15273: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15274: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_15275: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_15276: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_15277: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Data = AuxData
rule_15278: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15279: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_15280: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_15281: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_15282: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_15283: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15284: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_15285: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15286: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_15287: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15288: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15289: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_15290: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15291: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15292: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15293: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15294: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15295: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_15296: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15297: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15298: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_15299: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15300: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_15301: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15302: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15303: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_15304: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15305: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_15306: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_15307: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_15308: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15309: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15310: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15311: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_15312: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_15313: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15314: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15315: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15316: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15317: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = E
rule_15318: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15319: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15320: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_15321: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15322: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqE
rule_15323: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15324: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15325: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15326: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_15327: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_15328: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_15329: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_15330: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15331: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15332: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_15333: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_15334: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_15335: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_15336: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15337: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15338: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_15339: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15340: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15341: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15342: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_15343: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15344: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15345: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_15346: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15347: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15348: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_15349: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_15350: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15351: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15352: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_15353: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_15354: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_15355: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15356: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_15357: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_15358: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_15359: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_15360: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_15361: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_15362: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15363: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_15364: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_15365: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15366: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_15367: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15368: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15369: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_15370: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15371: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_15372: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_15373: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_15374: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15375: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_15376: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_15377: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_15378: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_15379: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15380: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15381: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15382: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15383: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_15384: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_15385: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_15386: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_15387: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_15388: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_15389: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15390: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_15391: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15392: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15393: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15394: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15395: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15396: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_15397: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15398: MemData != AuxData & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_15399: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15400: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15401: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15402: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_15403: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15404: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_15405: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_15406: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15407: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15408: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15409: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15410: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15411: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15412: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_15413: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_15414: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15415: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15416: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15417: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_15418: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_15419: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_15420: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15421: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15422: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15423: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_15424: CurCmd = ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15425: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_15426: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
rule_15427: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15428: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_15429: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_15430: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_15431: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_15432: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_15433: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15434: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15435: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15436: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15437: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_15438: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15439: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_15440: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15441: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15442: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15443: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15444: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_15445: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_15446: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15447: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15448: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15449: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15450: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_15451: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_15452: CurCmd = ReqE & MemData != AuxData -> CurCmd != Empty
rule_15453: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15454: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15455: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15456: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15457: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_15458: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_15459: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15460: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15461: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15462: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15463: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15464: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_15465: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_15466: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15467: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15468: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15469: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_15470: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15471: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15472: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15473: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_15474: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_15475: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15476: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15477: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15478: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_15479: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_15480: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_15481: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_15482: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15483: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_15484: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_15485: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_15486: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15487: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15488: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15489: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_15490: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15491: Cache[NODE_1].State = S & CurCmd = ReqS -> MemData = AuxData
rule_15492: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_15493: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_15494: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15495: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15496: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15497: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15498: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15499: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15500: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15501: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15502: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_15503: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15504: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> MemData = AuxData
rule_15505: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_15506: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15507: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_15508: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15509: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> ExGntd = true
rule_15510: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15511: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_15512: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_15513: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15514: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15515: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_15516: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_15517: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15518: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15519: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_15520: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15521: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15522: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15523: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_15524: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_15525: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15526: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_15527: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15528: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_15529: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_15530: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15531: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_15532: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_15533: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15534: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_15535: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_15536: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_15537: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15538: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_15539: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15540: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_15541: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15542: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_15543: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15544: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15545: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15546: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_15547: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_15548: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15549: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_15550: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_15551: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_15552: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15553: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_15554: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_15555: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15556: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_15557: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15558: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15559: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15560: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15561: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15562: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15563: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_15564: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_15565: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15566: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_15567: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_15568: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_15569: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15570: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_15571: Cache[NODE_1].State = S & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_15572: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15573: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_15574: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_15575: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15576: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15577: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_15578: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_15579: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_15580: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_15581: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_15582: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_15583: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15584: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15585: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_15586: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_15587: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_15588: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15589: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_15590: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_15591: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_15592: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15593: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_15594: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_15595: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15596: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_15597: CurCmd = Empty & CurCmd != ReqS -> CurCmd != ReqE
rule_15598: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_15599: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15600: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_15601: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqS
rule_15602: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_15603: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_15604: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15605: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15606: CurCmd = Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_15607: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15608: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15609: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_15610: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15611: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15612: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_15613: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_15614: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ExGntd = true
rule_15615: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_15616: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15617: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15618: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_15619: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15620: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_15621: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_15622: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15623: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15624: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15625: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_15626: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15627: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_15628: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15629: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15630: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_15631: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15632: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15633: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ExGntd = true
rule_15634: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_15635: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15636: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_15637: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_15638: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> CurCmd != Empty
rule_15639: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15640: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_15641: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15642: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15643: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_15644: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_15645: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_15646: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_15647: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15648: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
rule_15649: ExGntd = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15650: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15651: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15652: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_15653: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15654: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15655: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_15656: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_15657: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15658: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15659: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_15660: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_15661: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15662: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_15663: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15664: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15665: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15666: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15667: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15668: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_15669: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15670: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15671: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_15672: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_15673: CurCmd = ReqE & ExGntd = false -> CurCmd != Empty
rule_15674: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15675: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_15676: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_15677: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15678: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15679: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15680: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_15681: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15682: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_15683: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15684: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15685: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15686: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15687: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_15688: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_15689: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ExGntd = true
rule_15690: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_15691: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_15692: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_15693: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15694: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_15695: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15696: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_15697: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_15698: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_15699: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15700: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_15701: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_15702: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15703: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15704: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_15705: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_15706: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15707: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_15708: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_15709: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15710: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15711: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15712: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_15713: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15714: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_15715: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15716: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15717: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15718: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15719: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_15720: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_15721: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15722: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_15723: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15724: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_15725: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_15726: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_15727: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_15728: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15729: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_15730: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15731: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15732: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_15733: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_15734: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15735: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15736: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15737: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15738: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15739: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15740: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_15741: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15742: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_15743: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_15744: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15745: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15746: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15747: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_15748: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15749: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_15750: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15751: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_15752: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_15753: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_15754: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15755: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15756: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15757: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_15758: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15759: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15760: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15761: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_15762: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15763: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15764: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_15765: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15766: Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15767: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15768: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_15769: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15770: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_15771: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15772: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_15773: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_15774: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15775: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15776: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15777: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15778: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15779: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15780: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_15781: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15782: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15783: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15784: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_15785: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_15786: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15787: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15788: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15789: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15790: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15791: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_15792: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
rule_15793: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15794: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_15795: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_15796: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_15797: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_15798: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_15799: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_15800: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15801: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_15802: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_15803: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_15804: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15805: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_15806: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15807: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_15808: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_15809: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_15810: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_15811: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_15812: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_15813: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15814: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_15815: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_15816: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_15817: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_15818: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15819: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15820: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15821: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_15822: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15823: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_15824: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_15825: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_15826: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_15827: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_15828: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15829: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15830: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_15831: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15832: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_15833: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_15834: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15835: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_15836: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15837: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_15838: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
rule_15839: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15840: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15841: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15842: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_15843: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15844: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_15845: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15846: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_15847: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_15848: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_15849: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_15850: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15851: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_15852: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_15853: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_15854: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15855: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_15856: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_15857: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_15858: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_15859: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15860: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15861: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_15862: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_15863: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15864: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15865: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15866: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15867: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_15868: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15869: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15870: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15871: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_15872: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15873: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15874: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15875: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_15876: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15877: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15878: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15879: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_15880: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_15881: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_15882: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_15883: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_15884: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_15885: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15886: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15887: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15888: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_15889: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_15890: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15891: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_15892: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_15893: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15894: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_15895: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15896: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> CurCmd != Empty
rule_15897: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_15898: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_15899: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15900: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15901: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_15902: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15903: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15904: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15905: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_15906: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15907: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15908: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_15909: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_15910: Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15911: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15912: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15913: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15914: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15915: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15916: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_15917: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_15918: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_15919: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_15920: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_15921: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15922: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15923: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15924: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_15925: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15926: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15927: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15928: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_15929: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15930: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15931: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_15932: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_15933: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15934: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_15935: Cache[NODE_2].State = E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_15936: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15937: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_15938: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_15939: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_15940: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_15941: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_15942: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15943: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15944: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15945: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15946: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15947: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_15948: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15949: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_15950: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15951: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_15952: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15953: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15954: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_15955: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15956: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15957: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_15958: Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_15959: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15960: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15961: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15962: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15963: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15964: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15965: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_15966: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_15967: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15968: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15969: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15970: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_15971: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15972: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_15973: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15974: CurCmd = ReqE & MemData = AuxData -> CurCmd != ReqS
rule_15975: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15976: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15977: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15978: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15979: MemData != AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15980: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_15981: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15982: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15983: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15984: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15985: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_15986: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_15987: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_15988: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15989: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15990: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_15991: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15992: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15993: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15994: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15995: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15996: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15997: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_15998: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_15999: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_16000: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16001: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16002: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_16003: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16004: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16005: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_16006: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16007: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
rule_16008: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16009: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16010: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_16011: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16012: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16013: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16014: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16015: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_16016: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_16017: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16018: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_16019: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_16020: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16021: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_16022: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16023: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_16024: Cache[NODE_1].State = S & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16025: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16026: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_16027: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16028: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_16029: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16030: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_16031: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16032: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16033: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16034: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16035: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16036: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16037: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_16038: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_16039: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_16040: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_16041: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16042: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16043: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_16044: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_16045: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16046: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16047: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16048: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16049: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_16050: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_16051: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16052: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16053: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16054: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16055: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16056: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_16057: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16058: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16059: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16060: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_16061: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16062: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16063: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_16064: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_16065: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16066: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_16067: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16068: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16069: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16070: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_16071: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_16072: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16073: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16074: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_16075: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_16076: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_16077: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_16078: ExGntd = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16079: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16080: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16081: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_16082: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16083: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16084: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_16085: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_16086: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16087: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16088: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_16089: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_16090: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16091: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16092: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_16093: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16094: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16095: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16096: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16097: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16098: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16099: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16100: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16101: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_16102: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16103: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_16104: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_16105: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
rule_16106: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16107: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16108: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> CurCmd != Empty
rule_16109: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_16110: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_16111: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16112: MemData != AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16113: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_16114: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_16115: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16116: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_16117: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16118: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_16119: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16120: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_16121: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16122: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16123: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_16124: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16125: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_16126: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16127: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_16128: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16129: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_16130: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16131: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_16132: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_16133: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16134: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16135: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16136: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_16137: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16138: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16139: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_16140: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_16141: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_16142: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16143: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_16144: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_16145: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16146: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_16147: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16148: Cache[NODE_1].State = E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_16149: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16150: ExGntd = true & Cache[NODE_1].State != I -> CurCmd != Empty
rule_16151: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16152: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16153: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16154: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16155: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16156: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_16157: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_16158: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_16159: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16160: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16161: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_16162: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16163: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_16164: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16165: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16166: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16167: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16168: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_16169: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_16170: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_16171: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16172: Cache[NODE_2].State = S & CurCmd = ReqS -> MemData = AuxData
rule_16173: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_16174: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_16175: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_16176: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_16177: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16178: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16179: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16180: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16181: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16182: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16183: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16184: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16185: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_16186: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_16187: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16188: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_16189: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_16190: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16191: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16192: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16193: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_16194: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16195: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16196: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16197: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_16198: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16199: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16200: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_16201: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16202: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_16203: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16204: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_16205: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_16206: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16207: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_16208: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16209: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16210: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16211: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16212: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_16213: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16214: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16215: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_16216: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16217: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16218: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16219: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16220: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_16221: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16222: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16223: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_16224: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_16225: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16226: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16227: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_16228: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16229: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16230: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16231: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16232: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16233: Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_16234: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16235: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16236: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_16237: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16238: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_16239: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16240: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16241: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_16242: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16243: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16244: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_16245: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16246: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16247: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16248: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16249: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16250: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16251: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16252: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16253: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16254: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_16255: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_16256: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16257: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_16258: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_16259: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16260: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16261: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16262: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_16263: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_16264: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16265: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16266: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_16267: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16268: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16269: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16270: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16271: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_16272: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16273: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16274: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_16275: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_16276: Cache[NODE_2].State = E & CurCmd != ReqE -> ExGntd = true
rule_16277: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_16278: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16279: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16280: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16281: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_16282: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16283: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16284: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16285: ExGntd = true & CurCmd = Empty -> CurCmd != ReqS
rule_16286: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_16287: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16288: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16289: Cache[NODE_2].State = S & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_16290: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16291: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16292: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_16293: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_16294: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16295: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16296: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16297: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_16298: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16299: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_16300: ExGntd = true -> Cache[NODE_1].State != S
rule_16301: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != E
rule_16302: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_16303: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_16304: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16305: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_16306: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_16307: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_16308: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_16309: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16310: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_16311: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16312: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_16313: MemData != AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_16314: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16315: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16316: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16317: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_16318: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16319: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16320: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16321: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16322: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_16323: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != E
rule_16324: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = InvAck
rule_16325: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_16326: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16327: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16328: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16329: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16330: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16331: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_16332: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16333: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_16334: MemData = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16335: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_16336: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16337: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16338: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16339: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_16340: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_16341: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16342: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_16343: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16344: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16345: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_16346: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16347: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_16348: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16349: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_16350: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16351: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16352: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_16353: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_16354: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16355: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16356: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16357: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_16358: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16359: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_16360: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_16361: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16362: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16363: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_16364: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16365: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_16366: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_16367: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16368: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State = I
rule_16369: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16370: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_16371: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16372: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16373: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16374: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_16375: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16376: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16377: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_1].State != I
rule_16378: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16379: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16380: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16381: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16382: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_16383: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_16384: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_16385: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16386: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16387: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16388: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16389: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_16390: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_1] = true
rule_16391: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_16392: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16393: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16394: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_16395: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_16396: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_16397: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16398: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16399: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16400: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
rule_16401: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16402: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_16403: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16404: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16405: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16406: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_16407: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16408: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16409: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_16410: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16411: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16412: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16413: Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16414: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16415: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16416: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_16417: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16418: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_16419: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16420: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_16421: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_16422: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_16423: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16424: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16425: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_16426: Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqS
rule_16427: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16428: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_16429: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16430: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16431: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_16432: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_16433: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16434: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_16435: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16436: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16437: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16438: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_16439: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16440: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_16441: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16442: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16443: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16444: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_16445: MemData != AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16446: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_16447: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16448: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16449: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_16450: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_16451: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16452: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_16453: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_16454: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16455: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16456: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_16457: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16458: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16459: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_16460: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_16461: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_16462: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_16463: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != E
rule_16464: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_16465: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
rule_16466: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16467: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16468: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16469: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16470: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_16471: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16472: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_16473: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16474: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_16475: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_16476: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16477: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_16478: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16479: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16480: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16481: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_16482: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16483: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16484: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_16485: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16486: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16487: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16488: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16489: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_16490: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_16491: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16492: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_16493: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_16494: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16495: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_16496: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16497: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16498: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16499: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16500: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16501: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16502: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16503: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_16504: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_16505: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16506: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_16507: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16508: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16509: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16510: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16511: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_16512: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16513: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> MemData = AuxData
rule_16514: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_16515: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16516: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_16517: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_16518: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_16519: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_16520: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16521: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16522: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16523: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16524: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16525: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16526: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16527: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_16528: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16529: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16530: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_16531: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16532: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_16533: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16534: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_16535: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16536: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_16537: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16538: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16539: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16540: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_16541: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16542: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_16543: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16544: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_16545: Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_16546: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16547: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_16548: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_16549: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16550: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16551: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_16552: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_16553: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16554: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16555: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16556: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_16557: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_16558: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16559: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16560: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_16561: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_16562: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16563: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_16564: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16565: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16566: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16567: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_16568: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_16569: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16570: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16571: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_16572: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16573: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_16574: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16575: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16576: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16577: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_16578: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16579: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16580: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_16581: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16582: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16583: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16584: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16585: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16586: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_16587: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16588: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16589: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16590: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_16591: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16592: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16593: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16594: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_16595: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_16596: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16597: Cache[NODE_1].State = S & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_16598: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_16599: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_16600: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16601: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16602: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
rule_16603: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_16604: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16605: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16606: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16607: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_16608: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16609: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16610: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_16611: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16612: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16613: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_16614: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_16615: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16616: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16617: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16618: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_16619: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16620: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_16621: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16622: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16623: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_16624: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_16625: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_16626: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_16627: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16628: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16629: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16630: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16631: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_16632: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_16633: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_16634: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_16635: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_16636: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_16637: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16638: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16639: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_16640: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16641: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16642: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16643: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16644: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16645: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_16646: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16647: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_16648: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_16649: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_16650: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16651: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_16652: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_16653: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_16654: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16655: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_16656: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_16657: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_16658: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16659: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_16660: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16661: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_16662: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16663: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_16664: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_16665: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_16666: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_16667: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16668: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16669: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_16670: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16671: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_16672: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16673: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_16674: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16675: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16676: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_16677: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16678: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_16679: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16680: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_16681: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_16682: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16683: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16684: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16685: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16686: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_16687: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_16688: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqE
rule_16689: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_16690: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_16691: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16692: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16693: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_16694: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16695: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16696: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16697: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16698: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16699: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16700: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_16701: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16702: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_16703: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16704: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_16705: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_16706: CurCmd = ReqE -> CurCmd != Empty
rule_16707: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16708: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_16709: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_16710: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_16711: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_16712: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_16713: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_16714: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16715: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_16716: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16717: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_16718: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_16719: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16720: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_16721: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_16722: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16723: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16724: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_16725: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16726: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16727: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_16728: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_16729: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16730: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_16731: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16732: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_16733: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_16734: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_16735: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16736: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_16737: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16738: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16739: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16740: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16741: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_16742: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16743: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_16744: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_16745: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_16746: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_16747: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16748: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_16749: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_16750: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16751: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_16752: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_16753: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_16754: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16755: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16756: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_16757: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_16758: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_16759: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_16760: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16761: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_16762: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16763: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_16764: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_16765: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_16766: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16767: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16768: Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16769: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16770: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16771: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_16772: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16773: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16774: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_16775: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16776: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16777: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16778: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16779: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16780: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_16781: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16782: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_16783: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_16784: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16785: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_16786: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_16787: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16788: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_16789: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16790: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16791: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_16792: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_16793: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16794: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_16795: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16796: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_16797: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16798: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_16799: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16800: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_16801: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16802: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16803: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_16804: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16805: Cache[NODE_1].State != I & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_16806: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_16807: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16808: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_16809: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16810: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16811: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16812: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_16813: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16814: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_16815: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16816: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_16817: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16818: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_16819: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_16820: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_16821: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_16822: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16823: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16824: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16825: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16826: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> MemData = AuxData
rule_16827: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_16828: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16829: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16830: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16831: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_16832: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16833: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16834: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16835: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_16836: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_16837: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_16838: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_16839: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16840: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_16841: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_16842: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_16843: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_16844: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16845: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_16846: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_16847: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_16848: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16849: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_16850: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16851: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_16852: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_16853: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_16854: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_16855: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_16856: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16857: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_16858: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16859: ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
rule_16860: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16861: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16862: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16863: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16864: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16865: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16866: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16867: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16868: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_16869: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16870: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_16871: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16872: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_16873: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_16874: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_16875: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_16876: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_16877: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_16878: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16879: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_16880: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16881: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16882: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_16883: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_16884: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_16885: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16886: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16887: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_16888: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_16889: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16890: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16891: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_16892: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16893: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_16894: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16895: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_16896: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16897: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16898: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16899: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_16900: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16901: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_16902: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_16903: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_16904: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16905: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_16906: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_16907: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16908: CurCmd != ReqE & ExGntd = false -> MemData = AuxData
rule_16909: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_16910: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16911: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_16912: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16913: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16914: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_16915: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16916: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_16917: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_16918: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16919: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_16920: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16921: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_16922: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16923: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16924: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_16925: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16926: ShrSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16927: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16928: Cache[NODE_2].State != E & MemData != AuxData -> ExGntd = true
rule_16929: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_16930: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_16931: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16932: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16933: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_16934: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_16935: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16936: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_16937: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16938: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16939: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_16940: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_16941: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_16942: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16943: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16944: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_16945: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16946: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16947: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16948: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_16949: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16950: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16951: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16952: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_16953: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_16954: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_16955: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16956: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16957: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16958: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16959: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_16960: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16961: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16962: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_16963: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16964: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16965: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_16966: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_16967: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16968: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16969: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_16970: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16971: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_16972: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16973: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_16974: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_16975: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_16976: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_16977: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16978: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16979: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_16980: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_16981: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_16982: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16983: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16984: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_16985: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_16986: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16987: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16988: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16989: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16990: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_16991: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16992: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16993: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16994: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_16995: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16996: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_16997: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16998: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16999: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17000: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17001: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_17002: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_17003: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_17004: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_17005: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17006: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_17007: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17008: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17009: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_17010: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17011: ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
rule_17012: Cache[NODE_1].State != I & CurCmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_17013: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_17014: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17015: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17016: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_17017: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17018: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17019: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_17020: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_17021: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17022: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17023: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_17024: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17025: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_17026: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17027: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17028: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_17029: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17030: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_17031: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_17032: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_17033: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_17034: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17035: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_17036: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_17037: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17038: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17039: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_17040: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_17041: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_17042: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17043: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_17044: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17045: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17046: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_17047: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_17048: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_17049: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17050: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17051: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_17052: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_17053: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17054: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17055: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17056: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17057: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17058: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17059: Cache[NODE_2].State = E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_17060: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17061: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17062: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17063: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17064: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_17065: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17066: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17067: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_17068: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17069: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17070: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_17071: Cache[NODE_1].State = S & CurCmd = ReqS -> ExGntd = false
rule_17072: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17073: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17074: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_17075: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17076: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_17077: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_17078: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17079: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_17080: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_17081: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_17082: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17083: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17084: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17085: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17086: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17087: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_17088: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17089: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_17090: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17091: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17092: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_17093: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_17094: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17095: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_17096: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_17097: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17098: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_17099: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_17100: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17101: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_17102: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_17103: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17104: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17105: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_17106: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17107: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17108: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_17109: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17110: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_17111: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_17112: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_17113: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17114: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17115: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_17116: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_17117: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17118: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17119: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_17120: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17121: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_17122: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17123: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17124: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_17125: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_17126: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17127: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_17128: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_17129: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_17130: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17131: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_17132: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17133: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17134: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_17135: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17136: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17137: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_17138: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17139: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_17140: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_17141: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_17142: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17143: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17144: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17145: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_17146: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_17147: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_17148: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_17149: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_17150: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17151: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17152: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17153: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_17154: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17155: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17156: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17157: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17158: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17159: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_17160: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17161: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17162: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17163: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17164: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_17165: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17166: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17167: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_17168: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17169: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_17170: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17171: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17172: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_17173: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_17174: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17175: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17176: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17177: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17178: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17179: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_17180: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State = I
rule_17181: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_17182: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_17183: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_17184: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_17185: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_17186: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17187: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17188: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17189: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17190: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17191: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_17192: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17193: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_17194: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_17195: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_17196: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_17197: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_17198: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_17199: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17200: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17201: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_17202: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_17203: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17204: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17205: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17206: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_17207: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_17208: Cache[NODE_1].State = I & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_17209: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_17210: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_17211: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17212: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17213: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_17214: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_17215: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17216: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> CurCmd != Empty
rule_17217: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17218: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17219: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_17220: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17221: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17222: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_17223: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17224: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17225: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17226: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_17227: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17228: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_17229: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> CurCmd = ReqE
rule_17230: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_17231: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_17232: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17233: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17234: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_17235: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17236: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_17237: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17238: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_17239: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17240: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17241: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17242: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17243: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_17244: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_17245: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17246: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_17247: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17248: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_17249: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_17250: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17251: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_17252: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17253: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_17254: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17255: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17256: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_17257: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17258: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17259: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17260: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_17261: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17262: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17263: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17264: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_17265: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17266: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17267: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_17268: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_17269: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State = E
rule_17270: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_17271: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_17272: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17273: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17274: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17275: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_17276: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17277: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_17278: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17279: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_17280: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17281: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17282: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17283: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17284: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_17285: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_17286: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17287: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17288: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
rule_17289: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17290: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_17291: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_17292: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17293: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17294: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17295: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17296: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_17297: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17298: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_17299: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17300: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_17301: MemData != AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17302: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_17303: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17304: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17305: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17306: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17307: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17308: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_17309: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_17310: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17311: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17312: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_17313: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_17314: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17315: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_17316: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17317: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_17318: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17319: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_17320: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_17321: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_17322: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_17323: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_17324: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17325: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_17326: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17327: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_17328: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_17329: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17330: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_17331: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17332: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17333: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_17334: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17335: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17336: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17337: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17338: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_17339: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17340: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_17341: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17342: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17343: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17344: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_17345: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_17346: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_17347: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_17348: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17349: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_17350: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17351: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_17352: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_17353: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_17354: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17355: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_17356: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17357: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_17358: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17359: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_17360: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17361: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_17362: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17363: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17364: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17365: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_17366: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17367: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_17368: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17369: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_17370: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_17371: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_17372: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17373: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17374: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_17375: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17376: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17377: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17378: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17379: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17380: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17381: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_17382: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17383: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_17384: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_17385: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_17386: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_17387: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17388: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_17389: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_17390: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17391: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_17392: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17393: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_17394: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17395: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = E
rule_17396: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17397: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17398: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_17399: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_17400: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17401: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_17402: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17403: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17404: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_17405: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17406: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_17407: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17408: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_17409: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17410: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_17411: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17412: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17413: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_17414: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17415: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_17416: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_17417: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17418: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17419: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_17420: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17421: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17422: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_17423: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17424: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_17425: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17426: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17427: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17428: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17429: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17430: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17431: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_17432: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_17433: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17434: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_17435: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17436: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17437: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_17438: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17439: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_17440: Cache[NODE_1].State != S & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_17441: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_17442: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17443: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_17444: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17445: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17446: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17447: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> MemData = AuxData
rule_17448: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17449: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17450: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_17451: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17452: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_17453: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_17454: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_17455: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17456: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_17457: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17458: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_17459: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_17460: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_17461: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17462: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_17463: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17464: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_17465: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_17466: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17467: Cache[NODE_1].State = S & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_17468: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17469: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17470: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17471: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17472: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17473: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
rule_17474: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_17475: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17476: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17477: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_17478: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17479: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17480: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17481: CurCmd = Empty & ExGntd = false -> MemData = AuxData
rule_17482: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17483: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17484: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17485: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17486: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != Empty
rule_17487: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17488: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_17489: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_17490: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17491: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_17492: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_17493: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_17494: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17495: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17496: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_17497: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17498: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_17499: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_17500: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_17501: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_17502: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17503: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17504: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_17505: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17506: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_17507: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_17508: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17509: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17510: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17511: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = InvAck
rule_17512: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17513: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_17514: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_17515: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = false
rule_17516: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17517: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17518: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_17519: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17520: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17521: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17522: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_17523: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_17524: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_17525: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17526: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17527: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17528: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_17529: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_17530: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_17531: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17532: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_17533: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17534: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17535: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_17536: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17537: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17538: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17539: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_17540: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_17541: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_17542: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_17543: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_17544: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_17545: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_17546: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17547: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_17548: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_17549: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17550: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_17551: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17552: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17553: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17554: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17555: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17556: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_17557: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17558: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17559: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17560: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_17561: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_17562: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17563: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_17564: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17565: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17566: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17567: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17568: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_17569: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17570: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17571: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17572: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17573: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17574: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17575: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17576: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_17577: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17578: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17579: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_17580: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_17581: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17582: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != E
rule_17583: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17584: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17585: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17586: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_17587: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17588: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17589: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_17590: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17591: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_17592: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17593: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17594: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17595: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17596: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_17597: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17598: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_17599: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17600: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17601: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17602: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_17603: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_17604: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_17605: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17606: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17607: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_17608: CurCmd != ReqS & CurCmd != Empty -> CurCmd = ReqE
rule_17609: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_17610: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_17611: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_17612: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_17613: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_17614: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17615: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_17616: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_17617: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17618: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17619: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17620: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_17621: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_17622: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_17623: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17624: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17625: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17626: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17627: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17628: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_17629: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_17630: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_17631: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17632: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17633: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17634: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17635: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_17636: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17637: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17638: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_17639: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17640: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17641: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17642: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_17643: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_17644: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17645: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17646: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_17647: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_17648: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17649: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17650: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_17651: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_17652: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_17653: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_17654: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_17655: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17656: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != S
rule_17657: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17658: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17659: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_17660: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_17661: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_17662: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17663: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_17664: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_17665: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17666: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_17667: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_17668: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_17669: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_17670: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17671: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_17672: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17673: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17674: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17675: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17676: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_17677: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17678: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17679: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_17680: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_17681: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17682: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_17683: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_17684: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17685: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_17686: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17687: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_17688: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_17689: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_17690: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17691: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_17692: Cache[NODE_2].State = S & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_17693: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_17694: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17695: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17696: Cache[NODE_1].State = S & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_17697: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17698: Cache[NODE_1].State = S & CurCmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_17699: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_17700: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_17701: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17702: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_17703: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17704: Cache[NODE_2].State = S & CurCmd != ReqE -> ExGntd = false
rule_17705: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_17706: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_17707: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17708: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_17709: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_17710: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17711: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17712: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17713: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17714: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17715: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17716: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17717: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17718: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_17719: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17720: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_17721: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_17722: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != Empty
rule_17723: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_17724: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17725: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17726: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17727: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_17728: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_17729: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17730: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17731: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17732: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17733: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17734: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17735: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_17736: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_17737: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_17738: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17739: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17740: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17741: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_17742: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17743: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17744: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17745: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_17746: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17747: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17748: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_17749: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_17750: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17751: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_17752: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_17753: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17754: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17755: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_17756: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17757: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_17758: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17759: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17760: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17761: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17762: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_17763: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17764: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_17765: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_17766: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_17767: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17768: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_17769: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_17770: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17771: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17772: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17773: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_17774: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17775: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17776: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17777: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_17778: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_17779: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17780: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17781: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17782: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17783: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_17784: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_17785: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_17786: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17787: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17788: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17789: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17790: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_17791: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_17792: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17793: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17794: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_17795: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_17796: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17797: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17798: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17799: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17800: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_17801: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_17802: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17803: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17804: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_17805: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17806: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_17807: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17808: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_17809: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_17810: MemData = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_17811: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17812: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17813: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17814: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17815: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17816: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17817: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17818: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17819: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17820: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17821: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17822: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_17823: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_17824: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17825: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17826: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17827: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_17828: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17829: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17830: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17831: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_17832: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17833: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17834: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17835: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_17836: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17837: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17838: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_17839: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State = E
rule_17840: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17841: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17842: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17843: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17844: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17845: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_17846: Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_17847: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17848: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_17849: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_17850: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_17851: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_17852: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17853: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_17854: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17855: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17856: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17857: CurCmd = Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_17858: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_17859: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17860: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_17861: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_17862: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_17863: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_17864: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_17865: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17866: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_17867: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17868: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17869: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17870: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17871: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17872: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17873: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17874: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17875: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_17876: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17877: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_17878: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_17879: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17880: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17881: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17882: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17883: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_17884: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_17885: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_17886: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17887: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_17888: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17889: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17890: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17891: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_17892: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17893: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != Empty
rule_17894: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_17895: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17896: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17897: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_17898: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17899: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_17900: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17901: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17902: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17903: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_17904: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17905: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17906: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_17907: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_17908: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17909: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_17910: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_17911: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17912: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_17913: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17914: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_17915: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17916: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_17917: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_17918: ShrSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_17919: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_17920: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != I
rule_17921: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_17922: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17923: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17924: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_17925: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17926: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17927: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17928: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17929: CurCmd = ReqE & ExGntd = false -> CurCmd != ReqS
rule_17930: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_17931: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_17932: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_17933: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17934: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17935: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17936: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_17937: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17938: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17939: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_17940: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17941: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17942: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17943: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17944: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17945: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_17946: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17947: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17948: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17949: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17950: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17951: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17952: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17953: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17954: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_17955: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17956: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_17957: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17958: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17959: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17960: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17961: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17962: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_17963: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_17964: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_17965: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17966: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17967: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17968: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_17969: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_17970: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_17971: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17972: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_17973: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17974: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_17975: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_17976: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17977: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17978: ExGntd = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_17979: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_17980: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_17981: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_17982: Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17983: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17984: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_17985: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17986: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17987: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_17988: MemData != AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17989: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17990: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17991: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_17992: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17993: Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_17994: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17995: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_17996: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17997: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17998: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_17999: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18000: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18001: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18002: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18003: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_18004: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18005: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18006: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_18007: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18008: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18009: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18010: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18011: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18012: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18013: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18014: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_18015: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18016: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18017: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18018: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18019: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18020: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_18021: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18022: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18023: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_18024: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_18025: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18026: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_18027: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_18028: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_18029: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_18030: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_18031: MemData = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_18032: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_18033: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18034: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18035: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_18036: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18037: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_18038: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18039: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_18040: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18041: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18042: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18043: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18044: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18045: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18046: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18047: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18048: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18049: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_18050: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_18051: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_18052: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18053: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_18054: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18055: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18056: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18057: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_18058: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18059: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18060: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_18061: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_18062: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18063: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18064: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_18065: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18066: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18067: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_18068: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18069: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18070: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18071: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_18072: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18073: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_18074: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18075: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_18076: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18077: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18078: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_18079: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18080: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_18081: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18082: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18083: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_18084: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_18085: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd = ReqE
rule_18086: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18087: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_18088: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_18089: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_18090: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18091: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_18092: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18093: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18094: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_18095: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18096: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18097: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18098: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18099: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18100: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18101: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18102: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18103: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18104: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18105: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18106: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_18107: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18108: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_18109: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_18110: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18111: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18112: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18113: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_18114: ShrSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_18115: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_18116: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_18117: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_18118: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18119: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18120: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18121: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18122: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_18123: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18124: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18125: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_18126: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18127: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_18128: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18129: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_18130: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18131: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18132: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_18133: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_18134: Cache[NODE_2].State = I & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_18135: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_18136: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_18137: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_18138: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_18139: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
rule_18140: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> MemData = AuxData
rule_18141: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_18142: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18143: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18144: ShrSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_18145: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = E
rule_18146: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_18147: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_18148: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_18149: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18150: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_18151: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18152: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18153: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_18154: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18155: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18156: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_18157: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_18158: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_18159: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18160: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_18161: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18162: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18163: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18164: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18165: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_18166: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18167: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18168: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_18169: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18170: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_18171: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_18172: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18173: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_18174: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_18175: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18176: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18177: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18178: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18179: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_18180: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_18181: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18182: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18183: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_18184: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18185: Cache[NODE_2].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18186: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_18187: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_18188: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_18189: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18190: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18191: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18192: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18193: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18194: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18195: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18196: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18197: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18198: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18199: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18200: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18201: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_18202: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18203: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_18204: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18205: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18206: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_18207: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_18208: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18209: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18210: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18211: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18212: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_18213: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18214: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_18215: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18216: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_18217: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18218: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18219: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_18220: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18221: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18222: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18223: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18224: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_18225: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18226: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_18227: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_18228: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18229: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18230: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18231: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_18232: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18233: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ExGntd = false
rule_18234: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18235: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18236: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18237: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18238: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_18239: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_18240: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18241: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18242: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18243: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_18244: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_18245: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18246: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_18247: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18248: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_18249: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18250: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18251: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_18252: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_18253: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_18254: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18255: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_18256: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_18257: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_18258: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18259: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18260: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_18261: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18262: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18263: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18264: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_18265: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18266: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18267: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18268: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_18269: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18270: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_18271: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18272: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_18273: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18274: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18275: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18276: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_18277: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18278: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18279: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18280: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18281: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18282: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18283: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_18284: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18285: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18286: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18287: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18288: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_18289: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_18290: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18291: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18292: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18293: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18294: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18295: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18296: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_18297: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_18298: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_18299: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> MemData = AuxData
rule_18300: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18301: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18302: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18303: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_18304: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_18305: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_18306: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18307: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18308: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_18309: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_18310: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18311: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18312: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_18313: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18314: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_18315: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
rule_18316: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18317: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18318: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18319: CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != Empty
rule_18320: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18321: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_18322: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_18323: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_18324: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18325: Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_18326: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_18327: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> ShrSet[NODE_1] = true
rule_18328: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18329: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18330: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18331: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18332: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_18333: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18334: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_1] = false
rule_18335: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != Empty
rule_18336: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18337: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18338: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18339: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_18340: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_18341: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_18342: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_18343: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18344: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18345: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18346: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18347: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18348: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_18349: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18350: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_18351: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18352: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_18353: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18354: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18355: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18356: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18357: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18358: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_18359: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_18360: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18361: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18362: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18363: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18364: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_18365: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_18366: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18367: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18368: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_18369: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18370: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18371: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18372: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18373: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_18374: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18375: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18376: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18377: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18378: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18379: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18380: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_18381: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18382: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
rule_18383: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = InvAck
rule_18384: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18385: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18386: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_18387: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18388: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18389: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18390: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_18391: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_18392: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18393: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18394: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18395: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18396: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_18397: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18398: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_18399: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_18400: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_18401: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_18402: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18403: Cache[NODE_2].State = S & CurCmd != ReqS -> ExGntd = false
rule_18404: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_18405: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18406: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_18407: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_18408: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18409: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18410: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18411: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_18412: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_18413: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_18414: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18415: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_18416: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18417: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18418: MemData = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18419: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18420: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18421: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_18422: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_18423: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18424: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18425: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18426: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18427: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18428: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18429: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18430: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18431: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_18432: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18433: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18434: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18435: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18436: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18437: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_18438: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_18439: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18440: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18441: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18442: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_18443: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18444: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18445: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_18446: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18447: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = false
rule_18448: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18449: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18450: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != I
rule_18451: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18452: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_18453: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_18454: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18455: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_18456: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_18457: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18458: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18459: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18460: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18461: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_18462: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> ExGntd = true
rule_18463: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
rule_18464: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18465: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18466: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_18467: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18468: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18469: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18470: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_18471: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_18472: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_18473: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18474: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_18475: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_18476: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18477: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18478: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_18479: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18480: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18481: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18482: MemData = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_18483: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_18484: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_18485: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_18486: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_18487: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18488: Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18489: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18490: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18491: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18492: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18493: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_18494: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18495: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18496: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18497: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_18498: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18499: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18500: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18501: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18502: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18503: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_18504: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_18505: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_18506: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18507: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_18508: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_18509: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_18510: CurCmd = ReqE & ExGntd = true -> CurCmd != ReqS
rule_18511: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18512: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_18513: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18514: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_18515: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18516: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_18517: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_18518: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_18519: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18520: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_18521: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18522: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18523: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18524: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18525: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_18526: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18527: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != I
rule_18528: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_18529: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_18530: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_18531: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18532: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18533: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_18534: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18535: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_18536: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_18537: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18538: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18539: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18540: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18541: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_18542: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_18543: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18544: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18545: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18546: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18547: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_18548: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18549: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18550: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18551: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18552: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_18553: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18554: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18555: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_18556: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18557: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_18558: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18559: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18560: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18561: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18562: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_18563: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18564: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18565: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18566: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18567: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18568: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18569: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_18570: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18571: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18572: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_18573: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18574: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_18575: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_18576: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_18577: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_18578: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18579: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_18580: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18581: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18582: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_18583: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18584: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_18585: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_18586: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_18587: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_18588: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> CurCmd != ReqS
rule_18589: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_18590: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_18591: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18592: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18593: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18594: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18595: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18596: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18597: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18598: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18599: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18600: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_18601: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_18602: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_18603: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_18604: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18605: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_18606: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18607: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> MemData = AuxData
rule_18608: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_18609: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_18610: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_18611: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18612: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_18613: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18614: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_18615: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18616: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18617: MemData = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18618: CurCmd = Empty & MemData != AuxData -> ExGntd = true
rule_18619: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18620: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_18621: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18622: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_18623: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18624: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18625: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_18626: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].State != I
rule_18627: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_18628: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_18629: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18630: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_18631: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_18632: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_18633: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_18634: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18635: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18636: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_18637: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_18638: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_18639: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> MemData = AuxData
rule_18640: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_18641: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_18642: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_18643: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18644: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18645: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18646: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_18647: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18648: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_18649: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18650: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18651: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != S
rule_18652: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_18653: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18654: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18655: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18656: CurCmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18657: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_18658: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18659: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18660: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18661: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18662: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18663: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18664: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18665: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_18666: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_18667: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18668: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18669: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18670: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_18671: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_18672: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_18673: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18674: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_18675: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_18676: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18677: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18678: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_18679: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18680: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18681: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18682: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18683: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_18684: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_18685: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18686: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18687: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_18688: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18689: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18690: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18691: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_18692: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18693: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_18694: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_18695: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18696: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18697: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18698: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18699: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_18700: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18701: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_18702: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_18703: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18704: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18705: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18706: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18707: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_18708: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18709: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_18710: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18711: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_18712: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18713: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18714: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18715: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_18716: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18717: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18718: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18719: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_18720: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18721: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State = I
rule_18722: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_18723: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18724: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18725: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18726: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18727: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18728: Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18729: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_18730: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_18731: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18732: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18733: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_18734: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18735: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_18736: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18737: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_18738: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18739: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_18740: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18741: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18742: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_18743: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18744: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18745: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_18746: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18747: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = true
rule_18748: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18749: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18750: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_18751: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18752: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_18753: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_18754: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18755: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18756: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_18757: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18758: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18759: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_18760: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_18761: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18762: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_18763: MemData = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_18764: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18765: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18766: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18767: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18768: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_18769: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_18770: Chan2[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18771: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18772: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18773: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18774: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18775: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_18776: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18777: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18778: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18779: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_18780: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_18781: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_18782: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18783: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18784: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18785: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
rule_18786: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18787: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18788: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18789: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18790: ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18791: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18792: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18793: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18794: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18795: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18796: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_18797: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_18798: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_18799: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_18800: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_18801: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18802: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18803: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18804: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18805: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
rule_18806: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18807: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_18808: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18809: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_18810: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18811: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18812: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18813: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18814: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18815: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_18816: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18817: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18818: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_18819: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_18820: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_18821: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18822: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_18823: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18824: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18825: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18826: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_18827: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18828: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18829: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18830: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18831: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_18832: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18833: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18834: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_18835: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18836: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_18837: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18838: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18839: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_18840: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18841: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18842: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18843: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_18844: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18845: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_18846: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_18847: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_18848: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18849: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18850: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18851: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18852: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18853: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_18854: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_18855: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18856: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18857: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18858: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_18859: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18860: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_18861: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_18862: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18863: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_18864: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18865: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18866: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18867: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_18868: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18869: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18870: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18871: CurCmd = ReqE & ExGntd = true -> CurCmd != Empty
rule_18872: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18873: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18874: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18875: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_18876: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18877: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18878: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18879: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18880: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_18881: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18882: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18883: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18884: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18885: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_18886: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18887: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18888: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_18889: ShrSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_18890: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18891: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_18892: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18893: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18894: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18895: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18896: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18897: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18898: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18899: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_18900: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_18901: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_18902: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_18903: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18904: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18905: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18906: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18907: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18908: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = InvAck
rule_18909: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18910: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18911: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_18912: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_18913: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_18914: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18915: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18916: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18917: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18918: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18919: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18920: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18921: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18922: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_18923: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18924: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18925: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18926: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18927: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_18928: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18929: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18930: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_18931: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> ExGntd = true
rule_18932: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18933: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_18934: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18935: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18936: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18937: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18938: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_18939: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18940: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_18941: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18942: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_18943: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_18944: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> MemData = AuxData
rule_18945: Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18946: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18947: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_18948: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18949: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18950: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18951: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18952: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18953: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_18954: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18955: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_18956: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18957: Cache[NODE_2].State != I & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_18958: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18959: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_18960: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18961: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18962: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_18963: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18964: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18965: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18966: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18967: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18968: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18969: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18970: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18971: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_18972: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_18973: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_18974: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_18975: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_18976: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18977: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18978: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_18979: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18980: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18981: MemData = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_18982: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18983: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18984: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18985: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18986: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18987: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18988: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_18989: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_18990: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18991: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_18992: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_18993: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_18994: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18995: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_18996: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_18997: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_18998: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_18999: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19000: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19001: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19002: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_19003: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_19004: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19005: Cache[NODE_2].State = E & CurCmd != Empty -> ExGntd = true
rule_19006: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_19007: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19008: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19009: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19010: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19011: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19012: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19013: Cache[NODE_2].State = S & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_19014: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19015: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19016: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_19017: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_19018: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_19019: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_19020: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19021: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_19022: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_19023: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_19024: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19025: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_19026: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19027: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19028: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19029: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19030: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19031: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_19032: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19033: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19034: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19035: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19036: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_19037: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_19038: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19039: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_19040: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_19041: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19042: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_19043: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_19044: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_19045: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19046: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19047: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19048: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_19049: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_19050: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19051: CurCmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_19052: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19053: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_19054: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_19055: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_19056: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_19057: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_19058: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19059: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_19060: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_19061: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19062: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_19063: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19064: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_19065: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19066: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_19067: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_19068: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_19069: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19070: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_19071: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19072: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19073: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_19074: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19075: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19076: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19077: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_19078: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19079: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19080: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19081: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> MemData = AuxData
rule_19082: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19083: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19084: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_19085: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19086: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19087: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_19088: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19089: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19090: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19091: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19092: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19093: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19094: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19095: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19096: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_19097: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_19098: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_19099: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_19100: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_19101: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State = I
rule_19102: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19103: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19104: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != Empty
rule_19105: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19106: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19107: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19108: Cache[NODE_1].State = S & Cache[NODE_1].State != E -> MemData = AuxData
rule_19109: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_19110: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_19111: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19112: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19113: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19114: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_19115: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_19116: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19117: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19118: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19119: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19120: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_19121: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_19122: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = true
rule_19123: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_19124: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19125: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_19126: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19127: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19128: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_19129: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19130: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_19131: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_19132: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19133: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19134: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19135: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19136: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_19137: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19138: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_19139: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_19140: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19141: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_19142: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19143: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19144: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19145: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19146: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19147: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_19148: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_19149: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_19150: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19151: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_19152: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19153: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19154: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_19155: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19156: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_19157: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19158: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19159: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_19160: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19161: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19162: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_19163: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19164: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19165: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19166: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19167: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19168: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19169: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != Empty
rule_19170: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19171: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19172: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_19173: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_19174: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19175: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19176: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19177: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19178: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_19179: MemData != AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_19180: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_19181: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19182: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19183: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_19184: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19185: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_19186: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19187: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_19188: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19189: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19190: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19191: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19192: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19193: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19194: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19195: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19196: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19197: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_19198: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_19199: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_19200: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19201: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_19202: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19203: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19204: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_19205: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_19206: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_19207: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19208: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19209: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19210: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_19211: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19212: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19213: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19214: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_19215: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19216: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_19217: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_19218: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_19219: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19220: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19221: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19222: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19223: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19224: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19225: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19226: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19227: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_19228: CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19229: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_19230: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19231: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19232: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_19233: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19234: Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_19235: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = true
rule_19236: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_19237: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19238: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19239: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19240: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19241: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19242: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19243: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19244: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19245: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_19246: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_19247: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19248: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19249: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_19250: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19251: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19252: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ExGntd = true
rule_19253: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_19254: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19255: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19256: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_19257: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19258: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_19259: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19260: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19261: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19262: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
rule_19263: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_19264: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19265: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_19266: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_19267: Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_19268: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19269: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_19270: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19271: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19272: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19273: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19274: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_19275: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19276: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_19277: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19278: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19279: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19280: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19281: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_19282: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19283: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19284: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_19285: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19286: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19287: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19288: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19289: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19290: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_19291: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_19292: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19293: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19294: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> CurCmd != Empty
rule_19295: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19296: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19297: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_19298: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19299: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19300: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19301: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19302: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_19303: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19304: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19305: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19306: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19307: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_19308: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_19309: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_19310: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_19311: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_19312: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19313: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_19314: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19315: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19316: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19317: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19318: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_19319: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_19320: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19321: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_19322: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19323: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19324: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19325: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_19326: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_19327: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_19328: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_19329: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19330: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19331: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19332: MemData != AuxData & Cache[NODE_1].State != I -> CurCmd != Empty
rule_19333: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19334: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19335: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19336: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_19337: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19338: Cache[NODE_2].State = E & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_19339: Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_19340: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_19341: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_19342: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_19343: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19344: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19345: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_19346: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19347: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_19348: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19349: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_19350: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19351: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19352: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19353: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19354: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19355: CurCmd = Empty & CurCmd != ReqE -> CurCmd != ReqS
rule_19356: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19357: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19358: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19359: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19360: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_19361: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_19362: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19363: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19364: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19365: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_19366: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19367: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19368: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_19369: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_19370: Cache[NODE_1].State = S & CurCmd != Empty -> ExGntd = false
rule_19371: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19372: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19373: MemData != AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19374: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19375: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19376: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19377: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19378: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_19379: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19380: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_19381: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_19382: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_19383: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_19384: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_19385: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_19386: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19387: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19388: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19389: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_19390: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_19391: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19392: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19393: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_19394: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> MemData = AuxData
rule_19395: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_19396: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19397: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_19398: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19399: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19400: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19401: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19402: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_19403: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19404: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19405: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_19406: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19407: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19408: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> CurCmd != Empty
rule_19409: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> CurCmd != Empty
rule_19410: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_19411: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19412: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_19413: ExGntd = true & CurCmd = ReqS -> CurCmd != ReqE
rule_19414: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_19415: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19416: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_19417: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_19418: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_19419: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19420: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19421: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19422: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19423: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_19424: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19425: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_19426: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19427: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19428: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19429: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19430: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19431: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_19432: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19433: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19434: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_19435: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19436: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19437: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19438: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_19439: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19440: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19441: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_19442: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19443: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19444: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_19445: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19446: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_19447: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19448: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_19449: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19450: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19451: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19452: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_19453: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19454: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19455: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19456: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19457: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19458: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_19459: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_19460: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19461: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_19462: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_19463: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_19464: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19465: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_19466: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19467: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19468: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19469: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19470: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19471: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_19472: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_19473: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_19474: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19475: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_19476: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19477: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19478: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19479: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_19480: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_19481: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19482: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_19483: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_19484: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19485: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_19486: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_19487: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19488: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19489: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19490: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19491: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19492: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19493: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_19494: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19495: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19496: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_19497: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19498: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_19499: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19500: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19501: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_19502: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19503: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_19504: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_19505: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != E
rule_19506: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19507: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_19508: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_19509: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19510: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_19511: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_19512: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_19513: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19514: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19515: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19516: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_19517: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != I
rule_19518: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_19519: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_19520: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_19521: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19522: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19523: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_19524: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_19525: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19526: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_19527: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19528: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19529: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_19530: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_19531: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_19532: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_19533: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19534: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19535: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19536: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_19537: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_19538: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_19539: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_19540: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19541: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19542: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19543: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19544: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19545: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_19546: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19547: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_19548: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19549: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_19550: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_19551: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19552: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_19553: MemData != AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_19554: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19555: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19556: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != Empty
rule_19557: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_19558: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19559: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19560: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_19561: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_19562: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_19563: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19564: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_19565: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_19566: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19567: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19568: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_19569: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19570: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19571: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19572: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_19573: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_19574: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_19575: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_19576: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19577: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_19578: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19579: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19580: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_19581: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19582: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_19583: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19584: Chan2[NODE_1].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19585: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19586: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_19587: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19588: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19589: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19590: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_19591: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_19592: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_19593: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_19594: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_19595: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19596: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_19597: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_19598: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_19599: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19600: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19601: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19602: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_19603: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19604: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19605: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19606: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19607: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19608: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_19609: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_19610: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19611: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19612: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19613: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19614: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_19615: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19616: CurCmd = Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_19617: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_19618: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19619: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19620: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19621: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19622: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19623: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19624: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19625: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_19626: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19627: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_19628: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19629: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_19630: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19631: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_19632: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_19633: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_19634: MemData = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19635: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19636: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19637: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_19638: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19639: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19640: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19641: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19642: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19643: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19644: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19645: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_19646: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_19647: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != I
rule_19648: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_19649: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19650: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19651: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19652: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_19653: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19654: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19655: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19656: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_19657: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19658: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_19659: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19660: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19661: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_19662: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19663: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19664: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_19665: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_19666: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19667: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_19668: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19669: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19670: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19671: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19672: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_19673: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19674: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19675: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19676: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_19677: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19678: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19679: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_19680: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_19681: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19682: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19683: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_19684: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19685: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_19686: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19687: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19688: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19689: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_19690: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_19691: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_19692: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19693: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19694: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != Empty
rule_19695: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19696: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19697: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19698: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19699: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_19700: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_19701: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19702: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19703: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_19704: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19705: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_19706: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_19707: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19708: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19709: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_19710: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19711: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19712: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19713: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_19714: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19715: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19716: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_19717: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19718: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_19719: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_19720: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19721: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_19722: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_19723: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19724: Chan2[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_19725: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_19726: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19727: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19728: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_19729: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19730: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_19731: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19732: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19733: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
rule_19734: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19735: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19736: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19737: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_19738: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19739: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19740: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19741: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19742: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19743: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19744: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19745: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_19746: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_19747: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19748: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_19749: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19750: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_19751: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19752: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19753: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_19754: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_19755: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19756: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19757: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_19758: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19759: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19760: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_19761: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19762: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_19763: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19764: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19765: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_19766: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_19767: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_19768: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19769: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_19770: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19771: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_19772: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19773: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_19774: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_19775: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_19776: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19777: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_19778: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19779: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19780: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_19781: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_19782: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19783: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_19784: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_19785: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != I
rule_19786: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_19787: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19788: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19789: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19790: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_19791: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_19792: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19793: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_19794: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19795: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19796: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19797: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19798: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_19799: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19800: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_19801: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19802: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_19803: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_19804: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19805: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_19806: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19807: Cache[NODE_1].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19808: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19809: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19810: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_19811: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19812: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19813: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19814: ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19815: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19816: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19817: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != Empty
rule_19818: Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_19819: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19820: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_19821: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19822: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19823: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19824: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_19825: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_19826: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19827: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19828: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19829: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19830: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_19831: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19832: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19833: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_19834: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19835: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19836: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_19837: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19838: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_19839: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_19840: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_19841: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19842: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_19843: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_19844: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_19845: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19846: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19847: MemData != AuxData & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_19848: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19849: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19850: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_19851: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_19852: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19853: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19854: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_19855: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_19856: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19857: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_19858: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19859: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19860: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19861: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19862: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_19863: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19864: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_19865: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19866: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_19867: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_19868: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19869: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_19870: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_19871: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_19872: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19873: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_19874: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_19875: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19876: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19877: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_19878: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_19879: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19880: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19881: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19882: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19883: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_19884: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_19885: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_19886: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_19887: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_19888: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_19889: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19890: CurCmd = ReqS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_19891: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_19892: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19893: ExGntd = true -> Cache[NODE_2].State != S
rule_19894: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_19895: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19896: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_19897: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19898: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19899: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_19900: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_19901: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19902: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19903: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19904: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19905: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19906: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_19907: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19908: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19909: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_19910: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19911: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19912: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_19913: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19914: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19915: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19916: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19917: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19918: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19919: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19920: MemData != AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19921: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19922: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19923: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19924: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = ReqS
rule_19925: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19926: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_19927: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_19928: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19929: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19930: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_19931: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19932: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_19933: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19934: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19935: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19936: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_19937: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_19938: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19939: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19940: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19941: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19942: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19943: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_19944: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19945: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19946: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19947: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_19948: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19949: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_19950: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19951: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19952: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_19953: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19954: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_19955: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19956: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19957: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19958: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19959: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_19960: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19961: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19962: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19963: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19964: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_19965: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_19966: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19967: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19968: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_19969: Chan3[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19970: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19971: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_19972: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19973: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_19974: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19975: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19976: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_19977: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19978: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19979: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19980: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_19981: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19982: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19983: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19984: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19985: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_19986: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19987: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19988: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_19989: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_19990: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_19991: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19992: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_19993: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19994: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_19995: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_19996: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_19997: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_19998: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19999: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20000: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20001: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_20002: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20003: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20004: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20005: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20006: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_20007: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_20008: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_20009: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20010: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20011: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20012: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd = Empty
rule_20013: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20014: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20015: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20016: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_20017: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_20018: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20019: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20020: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20021: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20022: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20023: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_20024: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20025: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20026: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20027: MemData = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20028: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_20029: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_20030: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20031: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_20032: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_20033: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_20034: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20035: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20036: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20037: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20038: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20039: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_20040: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_20041: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_20042: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20043: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_20044: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_20045: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_20046: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20047: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20048: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_20049: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_20050: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_20051: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20052: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_20053: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_20054: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_20055: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20056: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20057: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_20058: MemData != AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_20059: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_20060: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20061: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_20062: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20063: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20064: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_20065: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20066: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_20067: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20068: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_20069: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20070: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_20071: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20072: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20073: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20074: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20075: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20076: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20077: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_20078: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20079: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20080: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20081: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20082: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20083: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20084: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_20085: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20086: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_20087: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20088: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_20089: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20090: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20091: Cache[NODE_1].State = S & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20092: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20093: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20094: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20095: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20096: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20097: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20098: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_20099: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20100: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20101: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20102: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_20103: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20104: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20105: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20106: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_20107: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20108: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_20109: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20110: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20111: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20112: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20113: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20114: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20115: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20116: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20117: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
rule_20118: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20119: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20120: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_20121: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_20122: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20123: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20124: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_20125: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_20126: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20127: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20128: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20129: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20130: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20131: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20132: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_20133: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_20134: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_20135: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_20136: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != Empty
rule_20137: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_20138: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20139: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20140: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20141: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_20142: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20143: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_20144: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20145: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
rule_20146: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_20147: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20148: Chan2[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20149: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20150: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20151: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20152: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_20153: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20154: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20155: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20156: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20157: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_20158: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20159: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20160: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_20161: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_20162: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20163: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20164: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20165: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20166: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_20167: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_20168: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20169: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20170: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_20171: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20172: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20173: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20174: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20175: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20176: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_20177: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20178: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_20179: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20180: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20181: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20182: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20183: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_20184: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_20185: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_20186: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20187: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_20188: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_20189: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20190: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_20191: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_20192: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20193: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20194: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20195: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20196: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20197: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20198: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20199: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20200: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20201: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20202: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_20203: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20204: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_20205: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_20206: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_20207: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_20208: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> MemData = AuxData
rule_20209: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20210: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20211: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_20212: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_20213: Cache[NODE_1].State = E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_20214: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20215: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_20216: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20217: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_20218: CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20219: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20220: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20221: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20222: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20223: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20224: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20225: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20226: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20227: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20228: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20229: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_20230: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20231: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_20232: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20233: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20234: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_20235: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20236: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_20237: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20238: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_20239: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20240: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20241: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_20242: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20243: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_20244: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20245: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20246: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_20247: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20248: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_20249: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20250: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_20251: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20252: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_20253: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20254: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20255: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20256: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20257: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_20258: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_20259: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20260: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20261: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_20262: Cache[NODE_2].State != E & MemData != AuxData -> InvSet[NODE_2] = false
rule_20263: MemData != AuxData & Cache[NODE_1].State = I -> ExGntd = true
rule_20264: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20265: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20266: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_20267: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20268: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20269: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20270: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20271: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20272: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20273: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20274: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20275: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20276: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20277: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20278: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_20279: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
rule_20280: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_20281: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_20282: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_20283: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20284: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20285: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20286: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20287: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20288: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20289: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20290: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20291: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_20292: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_20293: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_20294: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20295: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20296: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_20297: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20298: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_20299: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20300: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_20301: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_20302: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_20303: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_20304: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_20305: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_20306: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_20307: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20308: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20309: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20310: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_20311: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20312: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20313: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20314: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_20315: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20316: Chan1[NODE_1].Cmd = ReqE & CurCmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20317: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20318: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20319: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_20320: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_20321: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_20322: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20323: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20324: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_20325: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20326: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_20327: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20328: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_20329: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20330: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_20331: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20332: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20333: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_20334: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20335: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20336: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_20337: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20338: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_20339: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_20340: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_20341: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20342: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_20343: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_20344: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_20345: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20346: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20347: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_20348: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20349: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_20350: Cache[NODE_1].State = S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20351: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20352: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20353: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
rule_20354: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20355: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_20356: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20357: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20358: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20359: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20360: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_20361: MemData != AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20362: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20363: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_20364: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20365: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20366: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_20367: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20368: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20369: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20370: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_20371: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20372: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_20373: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_20374: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20375: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20376: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20377: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20378: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_20379: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20380: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20381: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20382: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20383: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_20384: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_20385: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20386: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20387: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_20388: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20389: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20390: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_20391: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_20392: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_20393: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_20394: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_20395: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_20396: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_20397: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_20398: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20399: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20400: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_20401: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20402: MemData = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20403: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20404: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_20405: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_20406: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20407: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_20408: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20409: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20410: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20411: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20412: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20413: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20414: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20415: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20416: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_20417: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_20418: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_20419: MemData != AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20420: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20421: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20422: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20423: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_20424: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20425: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Empty
rule_20426: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20427: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_20428: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20429: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_20430: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_20431: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20432: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20433: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20434: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20435: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20436: Cache[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20437: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20438: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20439: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20440: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_20441: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20442: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20443: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20444: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20445: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20446: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20447: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20448: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20449: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20450: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_20451: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_20452: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_20453: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_20454: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_20455: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20456: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20457: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20458: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_20459: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20460: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20461: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_20462: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20463: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20464: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20465: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_20466: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20467: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_20468: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_20469: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20470: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20471: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_20472: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_20473: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20474: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_20475: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20476: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_20477: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20478: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_20479: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_20480: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_20481: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20482: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_20483: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20484: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20485: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_20486: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_20487: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20488: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20489: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20490: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20491: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_20492: CurCmd = Empty -> CurCmd != ReqE
rule_20493: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20494: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20495: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_20496: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20497: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20498: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20499: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_20500: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20501: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20502: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_20503: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20504: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20505: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20506: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20507: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20508: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20509: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20510: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20511: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_20512: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20513: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_20514: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != E
rule_20515: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_20516: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_20517: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_20518: Cache[NODE_2].State = S & CurCmd = ReqS -> CurCmd != ReqE
rule_20519: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_20520: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_20521: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_20522: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20523: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20524: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20525: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20526: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20527: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20528: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20529: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_20530: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20531: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_20532: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20533: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20534: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_20535: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20536: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_20537: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_20538: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_20539: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_20540: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_20541: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20542: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_20543: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20544: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20545: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20546: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20547: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20548: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20549: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20550: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20551: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20552: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20553: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20554: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20555: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_20556: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20557: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_20558: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_20559: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20560: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20561: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20562: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_20563: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20564: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20565: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_20566: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20567: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_20568: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20569: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_20570: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_20571: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_20572: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20573: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20574: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20575: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20576: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20577: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20578: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_20579: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20580: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_20581: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20582: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_20583: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20584: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_20585: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20586: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_20587: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_20588: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_20589: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_20590: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20591: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20592: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20593: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20594: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20595: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_20596: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20597: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_20598: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_20599: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20600: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_20601: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20602: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_20603: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20604: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_20605: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20606: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20607: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20608: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_20609: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20610: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20611: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20612: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20613: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_20614: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20615: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20616: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20617: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20618: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_20619: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20620: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20621: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_20622: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20623: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20624: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_20625: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_20626: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20627: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20628: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20629: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_20630: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20631: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20632: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20633: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20634: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20635: Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_20636: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20637: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20638: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_20639: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_20640: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20641: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_20642: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20643: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_20644: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20645: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20646: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_20647: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20648: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_20649: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20650: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20651: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_20652: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_20653: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20654: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_20655: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_20656: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20657: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20658: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20659: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20660: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20661: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20662: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20663: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_20664: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_20665: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20666: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_20667: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20668: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20669: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20670: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20671: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_20672: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20673: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_20674: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_20675: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_20676: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20677: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_20678: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20679: ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20680: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20681: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_20682: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20683: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20684: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20685: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20686: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20687: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20688: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20689: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20690: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_20691: Cache[NODE_1].State != I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_20692: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20693: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_20694: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20695: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20696: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_20697: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_20698: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20699: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20700: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20701: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20702: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20703: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20704: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20705: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_20706: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20707: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20708: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_20709: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_20710: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20711: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20712: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20713: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20714: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_20715: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20716: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20717: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_20718: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20719: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_20720: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20721: MemData != AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_20722: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20723: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20724: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20725: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20726: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20727: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_20728: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_20729: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20730: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20731: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20732: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20733: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20734: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20735: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_20736: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20737: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20738: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20739: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_20740: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20741: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20742: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_20743: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_20744: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_20745: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20746: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20747: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20748: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20749: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20750: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_20751: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20752: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_20753: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20754: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_20755: MemData != AuxData & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_20756: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20757: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20758: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20759: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20760: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20761: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20762: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_20763: InvSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_20764: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_20765: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20766: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20767: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_20768: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20769: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20770: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20771: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_20772: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20773: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20774: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20775: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20776: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_20777: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20778: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20779: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_20780: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20781: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_20782: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20783: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20784: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_20785: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20786: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_20787: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_20788: Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20789: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].State != I
rule_20790: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_20791: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20792: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20793: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20794: Chan3[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20795: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_20796: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20797: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_20798: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_20799: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_20800: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_20801: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_20802: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20803: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20804: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_20805: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20806: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20807: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20808: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_20809: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20810: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20811: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_20812: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_20813: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20814: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20815: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_20816: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_20817: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_20818: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20819: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20820: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_20821: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_20822: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_20823: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_20824: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_20825: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20826: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_20827: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20828: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20829: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_20830: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20831: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20832: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20833: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_20834: Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_20835: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20836: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20837: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20838: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20839: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_20840: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20841: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_20842: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20843: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20844: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20845: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20846: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20847: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20848: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_20849: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_20850: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20851: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20852: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_20853: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_20854: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_20855: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20856: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20857: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_20858: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20859: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20860: Cache[NODE_2].State = E & CurCmd = Empty -> ExGntd = true
rule_20861: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_20862: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_20863: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20864: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20865: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_20866: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_20867: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_20868: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_20869: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_20870: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20871: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20872: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20873: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_20874: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20875: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20876: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20877: ExGntd = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_20878: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20879: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20880: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_20881: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_20882: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20883: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_20884: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20885: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20886: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_20887: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_20888: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20889: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_20890: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_20891: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20892: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_20893: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_20894: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20895: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_20896: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_20897: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20898: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20899: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20900: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20901: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20902: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_20903: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20904: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20905: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_20906: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20907: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_20908: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20909: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20910: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20911: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_20912: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_20913: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_20914: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20915: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20916: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_20917: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_20918: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_20919: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20920: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20921: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20922: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_20923: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_20924: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_20925: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20926: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20927: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20928: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20929: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20930: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20931: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_20932: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20933: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_20934: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_20935: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_20936: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_20937: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_20938: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_20939: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_20940: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_20941: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20942: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_20943: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20944: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20945: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20946: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20947: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20948: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20949: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20950: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_20951: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20952: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_20953: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_20954: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20955: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20956: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20957: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20958: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20959: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20960: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20961: Cache[NODE_2].State = S & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_20962: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20963: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20964: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_20965: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_20966: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20967: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_20968: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20969: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20970: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20971: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20972: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != ReqS
rule_20973: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20974: Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_20975: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20976: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_20977: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20978: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20979: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_20980: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20981: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20982: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20983: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_20984: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20985: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_20986: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20987: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20988: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_20989: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20990: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_20991: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20992: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_20993: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_20994: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20995: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_20996: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_20997: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20998: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20999: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21000: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21001: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21002: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21003: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21004: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21005: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_21006: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21007: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21008: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21009: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_21010: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21011: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21012: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_21013: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21014: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21015: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21016: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_21017: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_21018: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21019: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21020: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_21021: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_21022: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_21023: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21024: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_21025: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_21026: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_21027: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_21028: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21029: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_21030: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_21031: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_21032: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_21033: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21034: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_21035: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_21036: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21037: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_21038: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21039: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21040: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_21041: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21042: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_21043: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21044: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_21045: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21046: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21047: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_21048: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21049: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_21050: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_21051: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21052: Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_21053: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21054: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21055: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_21056: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21057: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_21058: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_21059: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21060: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21061: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21062: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21063: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21064: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21065: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_21066: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_21067: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21068: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_21069: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21070: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_21071: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_21072: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21073: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_21074: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21075: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_21076: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21077: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21078: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_21079: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21080: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_21081: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_21082: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_21083: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21084: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21085: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_21086: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21087: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_21088: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_21089: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21090: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_21091: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21092: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21093: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_21094: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21095: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21096: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21097: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21098: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21099: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21100: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21101: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21102: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_21103: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21104: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_21105: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_21106: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_21107: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_21108: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_21109: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21110: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_21111: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_21112: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_21113: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_21114: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_21115: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_21116: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_21117: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21118: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21119: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21120: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21121: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_21122: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21123: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21124: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21125: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21126: MemData != AuxData & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_21127: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21128: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_21129: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21130: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_21131: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21132: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_21133: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21134: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21135: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21136: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21137: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_21138: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21139: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_21140: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_21141: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21142: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_21143: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21144: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21145: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21146: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21147: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21148: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_21149: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21150: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_21151: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21152: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21153: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_21154: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21155: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21156: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_21157: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21158: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_21159: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21160: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21161: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_21162: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_21163: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_21164: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_21165: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_21166: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_21167: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21168: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_21169: InvSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_21170: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21171: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_21172: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd != Empty
rule_21173: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_21174: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_21175: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State != E
rule_21176: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_21177: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21178: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_21179: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_21180: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_21181: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21182: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_21183: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21184: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21185: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_21186: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21187: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_21188: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_21189: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_21190: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_21191: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21192: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21193: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21194: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21195: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_21196: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21197: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21198: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21199: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21200: MemData != AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21201: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21202: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
