{"version":"1.1.0","info":[["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/csa_with_cla.sv",[[[[[["fir4csa",[[4,0],[11,2]],[[4,7],[4,14]],[],["module"]],[64,9]],[[["w",[[5,4],[5,20]],[[5,14],[5,15]],["fir4csa"],["parameter-port","parameter"]],["clk",[[7,4],[7,28]],[[7,25],[7,28]],["fir4csa"],["port","input"]],["reset",[[8,4],[8,9]],[[8,4],[8,9]],["fir4csa"],["port","clk"]],["a",[[9,4],[9,26]],[[9,25],[9,26]],["fir4csa"],["port","input"]],["s",[[10,4],[10,26]],[[10,25],[10,26]],["fir4csa"],["port","logic"]],["ar",[[13,2],[13,25]],[[13,23],[13,25]],["fir4csa"],["variable","signed"]],["br",[[13,2],[13,29]],[[13,27],[13,29]],["fir4csa"],["variable","ar"]],["cr",[[13,2],[13,33]],[[13,31],[13,33]],["fir4csa"],["variable","br"]],["dr",[[13,2],[13,37]],[[13,35],[13,37]],["fir4csa"],["variable","cr"]],["csa4_s",[[16,2],[16,22]],[[16,16],[16,22]],["fir4csa"],["variable","logic"]],["csa4_c",[[17,2],[17,22]],[[17,16],[17,22]],["fir4csa"],["variable","logic"]],["csa5_s",[[18,2],[18,22]],[[18,16],[18,22]],["fir4csa"],["variable","logic"]],["csa5_c",[[19,2],[19,22]],[[19,16],[19,22]],["fir4csa"],["variable","logic"]],["sum",[[20,2],[20,19]],[[20,16],[20,19]],["fir4csa"],["variable","logic"]],["p",[[21,2],[21,17]],[[21,16],[21,17]],["fir4csa"],["variable","logic"]],["g",[[22,2],[22,17]],[[22,16],[22,17]],["fir4csa"],["variable","logic"]],["c",[[23,2],[23,17]],[[23,16],[23,17]],["fir4csa"],["variable","logic"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/fir4c_fig11_42.sv",[[[[[["fir4c_fig11_42",[[4,0],[8,26]],[[4,7],[4,21]],[],["module"]],[49,8]],[[["w",[[4,24],[4,38]],[[4,34],[4,35]],["fir4c_fig11_42"],["parameter-port","parameter"]],["clk",[[5,2],[5,33]],[[5,30],[5,33]],["fir4c_fig11_42"],["port","input"]],["reset",[[6,30],[6,35]],[[6,30],[6,35]],["fir4c_fig11_42"],["port","clk"]],["a",[[7,2],[7,24]],[[7,23],[7,24]],["fir4c_fig11_42"],["port","input"]],["s",[[8,2],[8,24]],[[8,23],[8,24]],["fir4c_fig11_42"],["port","logic"]],["ar",[[10,2],[10,32]],[[10,30],[10,32]],["fir4c_fig11_42"],["variable","signed"]],["br",[[10,2],[10,36]],[[10,34],[10,36]],["fir4c_fig11_42"],["variable","ar"]],["cr",[[10,2],[10,40]],[[10,38],[10,40]],["fir4c_fig11_42"],["variable","br"]],["dr",[[10,2],[10,44]],[[10,42],[10,44]],["fir4c_fig11_42"],["variable","cr"]],["csa4_s",[[13,2],[13,30]],[[13,24],[13,30]],["fir4c_fig11_42"],["variable","logic"]],["csa4_c",[[14,2],[14,30]],[[14,24],[14,30]],["fir4c_fig11_42"],["variable","logic"]],["csa5_s",[[15,2],[15,30]],[[15,24],[15,30]],["fir4c_fig11_42"],["variable","logic"]],["csa5_c",[[16,2],[16,30]],[[16,24],[16,30]],["fir4c_fig11_42"],["variable","logic"]],["sum",[[17,2],[17,27]],[[17,24],[17,27]],["fir4c_fig11_42"],["variable","logic"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/fir4rca_cas_u.sv",[[[[[["fir4rca_cas_u",[[5,0],[9,27]],[[5,7],[5,20]],[],["module"]],[69,9]],[[["w",[[5,23],[5,37]],[[5,33],[5,34]],["fir4rca_cas_u"],["parameter-port","parameter"]],["clk",[[6,2],[6,32]],[[6,29],[6,32]],["fir4rca_cas_u"],["port","input"]],["reset",[[7,29],[7,34]],[[7,29],[7,34]],["fir4rca_cas_u"],["port","clk"]],["a",[[8,2],[8,25]],[[8,24],[8,25]],["fir4rca_cas_u"],["port","input"]],["s",[[9,2],[9,25]],[[9,24],[9,25]],["fir4rca_cas_u"],["port","logic"]],["ar",[[11,2],[11,26]],[[11,24],[11,26]],["fir4rca_cas_u"],["variable","logic"]],["br",[[11,2],[11,30]],[[11,28],[11,30]],["fir4rca_cas_u"],["variable","ar"]],["cr",[[11,2],[11,34]],[[11,32],[11,34]],["fir4rca_cas_u"],["variable","br"]],["dr",[[11,2],[11,38]],[[11,36],[11,38]],["fir4rca_cas_u"],["variable","cr"]],["rca1_s",[[15,2],[15,30]],[[15,24],[15,30]],["fir4rca_cas_u"],["variable","logic"]],["rca2_s",[[16,2],[16,30]],[[16,24],[16,30]],["fir4rca_cas_u"],["variable","logic"]],["rca3_s",[[17,2],[17,30]],[[17,24],[17,30]],["fir4rca_cas_u"],["variable","logic"]],["rc1",[[18,2],[18,27]],[[18,24],[18,27]],["fir4rca_cas_u"],["variable","logic"]],["cr2",[[19,2],[19,27]],[[19,24],[19,27]],["fir4rca_cas_u"],["variable","logic"]],["rc2",[[20,2],[20,27]],[[20,24],[20,27]],["fir4rca_cas_u"],["variable","logic"]],["dr3",[[21,2],[21,27]],[[21,24],[21,27]],["fir4rca_cas_u"],["variable","logic"]],["rca1_co",[[22,2],[22,31]],[[22,24],[22,31]],["fir4rca_cas_u"],["variable","logic"]],["rca2_co",[[23,2],[23,31]],[[23,24],[23,31]],["fir4rca_cas_u"],["variable","logic"]],["rca3_co",[[24,2],[24,31]],[[24,24],[24,31]],["fir4rca_cas_u"],["variable","logic"]],["sum",[[26,2],[26,27]],[[26,24],[26,27]],["fir4rca_cas_u"],["variable","logic"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/fir4rca_u.sv",[[[[[["fir4rca_u",[[4,0],[8,27]],[[4,7],[4,16]],[],["module"]],[51,9]],[[["w",[[4,19],[4,33]],[[4,29],[4,30]],["fir4rca_u"],["parameter-port","parameter"]],["clk",[[5,2],[5,32]],[[5,29],[5,32]],["fir4rca_u"],["port","input"]],["reset",[[6,29],[6,34]],[[6,29],[6,34]],["fir4rca_u"],["port","clk"]],["a",[[7,2],[7,25]],[[7,24],[7,25]],["fir4rca_u"],["port","input"]],["s",[[8,2],[8,25]],[[8,24],[8,25]],["fir4rca_u"],["port","logic"]],["ar",[[10,2],[10,26]],[[10,24],[10,26]],["fir4rca_u"],["variable","logic"]],["br",[[10,2],[10,30]],[[10,28],[10,30]],["fir4rca_u"],["variable","ar"]],["cr",[[10,2],[10,34]],[[10,32],[10,34]],["fir4rca_u"],["variable","br"]],["dr",[[10,2],[10,38]],[[10,36],[10,38]],["fir4rca_u"],["variable","cr"]],["rca1_s",[[14,2],[14,30]],[[14,24],[14,30]],["fir4rca_u"],["variable","logic"]],["rca2_s",[[14,2],[14,39]],[[14,33],[14,39]],["fir4rca_u"],["variable","rca1_s"]],["rca1_co",[[15,2],[15,31]],[[15,24],[15,31]],["fir4rca_u"],["variable","logic"]],["rca2_co",[[15,2],[15,40]],[[15,33],[15,40]],["fir4rca_u"],["variable","rca1_co"]],["sum",[[17,2],[17,27]],[[17,24],[17,27]],["fir4rca_u"],["variable","logic"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/medianFilt.sv",[[[[[["medianFiltBench",[[8,0],[8,23]],[[8,7],[8,22]],[],["module"]],[107,0]],[[["clk",[[10,0],[10,12]],[[10,9],[10,12]],["medianFiltBench"],["variable","bit"]],["rst_n",[[10,0],[11,14]],[[11,9],[11,14]],["medianFiltBench"],["variable","clk"]],["dI",[[12,0],[12,11]],[[12,9],[12,11]],["medianFiltBench"],["variable","bit"]],["ctr",[[13,0],[13,12]],[[13,9],[13,12]],["medianFiltBench"],["variable","bit"]],["Hist",[[14,0],[14,16]],[[14,9],[14,13]],["medianFiltBench"],["variable","bit"]],["sortedHist",[[15,0],[15,22]],[[15,9],[15,19]],["medianFiltBench"],["variable","bit"]],["tap",[[16,0],[16,14]],[[16,11],[16,14]],["medianFiltBench"],["variable","wire"]],["mf",[[18,0],[18,17]],[[18,11],[18,13]],["medianFiltBench"],["instance","medianFilt"]],["mfb",[[19,0],[19,20]],[[19,13],[19,16]],["medianFiltBench"],["instance","medianFiltSB"]],["dff",[[40,4],[78,21]],[[78,13],[78,16]],["medianFiltBench"],["variable","logic"]],["dffSort",[[40,4],[78,35]],[[78,23],[78,30]],["medianFiltBench"],["variable","dff"]],["lt01",[[79,0],[79,33]],[[79,13],[79,17]],["medianFiltBench"],["variable","logic"]],["lt02",[[80,0],[80,33]],[[80,13],[80,17]],["medianFiltBench"],["variable","logic"]],["lt03",[[81,0],[81,33]],[[81,13],[81,17]],["medianFiltBench"],["variable","logic"]],["lt04",[[82,0],[82,33]],[[82,13],[82,17]],["medianFiltBench"],["variable","logic"]],["lt12",[[83,0],[83,33]],[[83,13],[83,17]],["medianFiltBench"],["variable","logic"]],["lt13",[[84,0],[84,33]],[[84,13],[84,17]],["medianFiltBench"],["variable","logic"]],["lt14",[[85,0],[85,33]],[[85,13],[85,17]],["medianFiltBench"],["variable","logic"]],["lt23",[[86,0],[86,33]],[[86,13],[86,17]],["medianFiltBench"],["variable","logic"]],["lt24",[[87,0],[87,33]],[[87,13],[87,17]],["medianFiltBench"],["variable","logic"]],["lt34",[[88,0],[88,33]],[[88,13],[88,17]],["medianFiltBench"],["variable","logic"]],["p",[[89,0],[89,19]],[[89,13],[89,14]],["medianFiltBench"],["variable","logic"]]]]],[[["medianFilt",[[108,0],[112,18]],[[108,7],[108,17]],[],["module"]],[158,0]],[[["clk",[[109,1],[109,16]],[[109,13],[109,16]],["medianFilt"],["port","input"]],["rst_n",[[110,13],[110,18]],[[110,13],[110,18]],["medianFilt"],["port","clk"]],["dI",[[111,1],[111,15]],[[111,13],[111,15]],["medianFilt"],["port","input"]],["tap",[[112,1],[112,16]],[[112,13],[112,16]],["medianFilt"],["port","output"]],["dff",[[114,0],[114,21]],[[114,13],[114,16]],["medianFilt"],["variable","logic"]],["oi",[[123,0],[123,18]],[[123,11],[123,13]],["medianFilt"],["variable","logic"]],["ni",[[123,0],[124,18]],[[124,11],[124,13]],["medianFilt"],["variable","oi"]],["nd",[[123,0],[125,18]],[[125,11],[125,13]],["medianFilt"],["variable","ni"]],["oo",[[123,0],[126,18]],[[126,11],[126,13]],["medianFilt"],["variable","nd"]],["no",[[123,0],[127,18]],[[127,11],[127,13]],["medianFilt"],["variable","oo"]],["sd",[[123,0],[128,18]],[[128,11],[128,13]],["medianFilt"],["variable","no"]],["px",[[130,0],[130,9]],[[130,7],[130,9]],["medianFilt"],["variable","genvar"]],["mF",[[133,4],[134,41]],[[133,11],[133,13]],["medianFilt"],["instance","mFcell"]],["mF5",[[141,0],[141,59]],[[141,8],[141,11]],["medianFilt"],["instance","mFcellL"]],["kx",[[148,0],[148,9]],[[148,7],[148,9]],["medianFilt"],["variable","genvar"]]]]],[[["mFcellL",[[160,0],[168,24]],[[160,7],[160,14]],[],["module"]],[189,0]],[[["clk",[[161,2],[161,11]],[[161,8],[161,11]],["mFcellL"],["port","input"]],["rst_n",[[162,2],[162,13]],[[162,8],[162,13]],["mFcellL"],["port","input"]],["oi",[[163,2],[163,15]],[[163,13],[163,15]],["mFcellL"],["port","input"]],["ni",[[164,2],[164,15]],[[164,13],[164,15]],["mFcellL"],["port","input"]],["nd",[[165,2],[165,15]],[[165,13],[165,15]],["mFcellL"],["port","input"]],["oo",[[166,2],[166,16]],[[166,14],[166,16]],["mFcellL"],["port","output"]],["no",[[167,2],[167,16]],[[167,14],[167,16]],["mFcellL"],["port","output"]],["sd",[[168,2],[168,22]],[[168,20],[168,22]],["mFcellL"],["port","logic"]],["od",[[170,0],[170,13]],[[170,11],[170,13]],["mFcellL"],["variable","logic"]]]]],[[["mFcell",[[191,0],[199,24]],[[191,7],[191,13]],[],["module"]],[230,8]],[[["clk",[[192,2],[192,11]],[[192,8],[192,11]],["mFcell"],["port","input"]],["rst_n",[[193,2],[193,13]],[[193,8],[193,13]],["mFcell"],["port","input"]],["oi",[[194,2],[194,15]],[[194,13],[194,15]],["mFcell"],["port","input"]],["ni",[[195,2],[195,15]],[[195,13],[195,15]],["mFcell"],["port","input"]],["nd",[[196,2],[196,15]],[[196,13],[196,15]],["mFcell"],["port","input"]],["oo",[[197,2],[197,16]],[[197,14],[197,16]],["mFcell"],["port","output"]],["no",[[198,2],[198,22]],[[198,20],[198,22]],["mFcell"],["port","logic"]],["sd",[[199,2],[199,22]],[[199,20],[199,22]],["mFcell"],["port","logic"]],["od",[[201,0],[201,13]],[[201,11],[201,13]],["mFcell"],["variable","logic"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/test benches/project_tb2_tc.sv",[[[[[["project_tb2_u",[[3,0],[3,21]],[[3,7],[3,20]],[],["module"]],[57,0]],[[["w",[[4,2],[4,33]],[[4,22],[4,23]],["project_tb2_u"],["parameter"]],["clk",[[5,2],[5,33]],[[5,22],[5,25]],["project_tb2_u"],["variable","logic"]],["reset",[[5,2],[6,33]],[[6,22],[6,27]],["project_tb2_u"],["variable","clk"]],["a",[[7,2],[7,24]],[[7,23],[7,24]],["project_tb2_u"],["variable","signed"]],["s",[[8,2],[8,24]],[[8,23],[8,24]],["project_tb2_u"],["variable","signed"]],["dif1",[[9,2],[9,25]],[[9,21],[9,25]],["project_tb2_u"],["variable","signed"]],["s_b1",[[10,2],[10,27]],[[10,23],[10,27]],["project_tb2_u"],["variable","signed"]],["ar",[[11,2],[11,25]],[[11,23],[11,25]],["project_tb2_u"],["variable","signed"]],["br",[[11,2],[12,25]],[[12,23],[12,25]],["project_tb2_u"],["variable","ar"]],["cr",[[11,2],[13,25]],[[13,23],[13,25]],["project_tb2_u"],["variable","br"]],["dr",[[51,6],[51,25]],[[51,23],[51,25]],["project_tb2_u"],["variable","cr"]],["f1",[[19,2],[19,32]],[[19,26],[19,28]],["project_tb2_u"],["instance","fir4c_fig11_42"]],["a",[[47,6],[47,15]],[[47,14],[47,15]],["project_tb2_u"],["variable","ar"]],["ar",[[48,6],[48,16]],[[48,14],[48,16]],["project_tb2_u"],["variable","br"]],["br",[[49,6],[49,16]],[[49,14],[49,16]],["project_tb2_u"],["variable","cr"]],["cr",[[50,6],[50,16]],[[50,14],[50,16]],["project_tb2_u"],["variable","dr"]]]]]]],null,0]],["/Users/downeyflyfan/My Drive/Course/ECE_260A/labs/Lab3/test benches/project_tb2_u.sv",[[[[[["project_tb2_u",[[3,0],[3,21]],[[3,7],[3,20]],[],["module"]],[57,0]],[[["w",[[4,2],[4,29]],[[4,22],[4,23]],["project_tb2_u"],["parameter"]],["clk",[[5,2],[5,31]],[[5,22],[5,25]],["project_tb2_u"],["variable","logic"]],["reset",[[5,2],[6,33]],[[6,22],[6,27]],["project_tb2_u"],["variable","clk"]],["a",[[7,2],[7,18]],[[7,17],[7,18]],["project_tb2_u"],["variable","logic"]],["s",[[8,2],[8,18]],[[8,17],[8,18]],["project_tb2_u"],["variable","wire"]],["dif1",[[9,2],[9,25]],[[9,21],[9,25]],["project_tb2_u"],["variable","signed"]],["s_b1",[[10,2],[10,21]],[[10,17],[10,21]],["project_tb2_u"],["variable","logic"]],["ar",[[11,2],[11,19]],[[11,17],[11,19]],["project_tb2_u"],["variable","logic"]],["br",[[11,2],[12,19]],[[12,17],[12,19]],["project_tb2_u"],["variable","ar"]],["cr",[[11,2],[13,19]],[[13,17],[13,19]],["project_tb2_u"],["variable","br"]],["dr",[[51,6],[51,25]],[[51,23],[51,25]],["project_tb2_u"],["variable","cr"]],["f1",[[19,2],[19,32]],[[19,26],[19,28]],["project_tb2_u"],["instance","fir4c_fig11_42"]],["a",[[47,6],[47,14]],[[47,13],[47,14]],["project_tb2_u"],["variable","ar"]],["ar",[[48,6],[48,15]],[[48,13],[48,15]],["project_tb2_u"],["variable","br"]],["br",[[49,6],[49,15]],[[49,13],[49,15]],["project_tb2_u"],["variable","cr"]],["cr",[[50,6],[50,15]],[[50,13],[50,15]],["project_tb2_u"],["variable","dr"]]]]]]],null,0]]]}