  <architecture>

  <!-- jluu and ken: ODIN II specific config -->
  <models>
    <model name="multiply">
      <input_ports>
      <port name="a"/>
      <port name="b"/>
      </input_ports>
      <output_ports>
      <port name="out"/>
      </output_ports>
    </model>

    <model name="single_port_ram">
      <input_ports>
      <port name="we"/>     <!-- control -->
      <port name="addr"/>  <!-- address lines -->
      <port name="data"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="dual_port_ram">
      <input_ports>
      <port name="we1"/>     <!-- write enable -->
      <port name="we2"/>     <!-- write enable -->
      <port name="addr1"/>  <!-- address lines -->
      <port name="addr2"/>  <!-- address lines -->
      <port name="data1"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="data2"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out1"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      <port name="out2"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>
  </models>
  <!-- jluu and ken: ODIN II specific config ends -->

  <!-- jluu and ken: Physical descriptions begin -->
<!-- <layout width="20" height="20"/> -->
<layout auto="1.0"/>
    <device>
      <sizing R_minW_nmos="5726.870117" R_minW_pmos="15491.700195" ipin_mux_trans_size="1.000000"/>
      <timing C_ipin_cblock="1.191000e-14" T_ipin_cblock="1.482000e-10"/>
      <area grid_logic_tile_area="30000.000000"/>
      <chan_width_distr>
        <io width="1.000000"/>
        <x distr="uniform" peak="1.000000"/>
        <y distr="uniform" peak="1.000000"/>
      </chan_width_distr>
      <switch_block type="wilton" fs="3"/>
    </device>
    <switchlist>
      <switch type="mux" name="0" R="94.841003" Cin="1.537000e-14" Cout="2.194000e-13" Tdel="6.562000e-11" mux_trans_size="10.000000" buf_size="1"/>
    </switchlist>
    <segmentlist>
      <segment freq="1.000000" length="4" type="unidir" Rmetal="11.064550" Cmetal="4.727860e-14">
        <mux name="0"/>
        <sb type="pattern">1 1 1 1 1</sb>
        <cb type="pattern">1 1 1 1</cb>
      </segment>
    </segmentlist>
    <typelist>
      <io capacity="7" t_inpad="7.734000e-11" t_outpad="4.395000e-11">
        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>
      </io>

      <!-- Describe general-purpose complex block -->
      <type name="clb">
        <pb_type>
          <input name="I" num_pins="22"/>
          <output name="O" num_pins="10"/>
          <clock name="clk" num_pins="1"/>

          <!-- Describe basic logic element -->
          <pb_type name="ble" num_pb="10">
            <input name="in" num_pins="4"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>

            <pb_type name="lut_4" blif_model=".names" num_pb="1" class="lut" area="65">
              <input name="in" num_pins="4" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>

              <!-- LUT timing using delay matrix -->
              <delay_matrix type="max" in_port="in" out_port="out">
                1.25e-11
                1.35e-11
                1.45e-11
                1.55e-11
              </delay_matrix>
              <delay_matrix type="min" in_port="in" out_port="out">
                1.25e-12
                1.35e-12
                1.45e-12
                1.55e-12
              </delay_matrix>
              <C_matrix in_port="in" out_port="out">
                3.25e-12
                8.35e-13
                1.45e-12
                5.5e-14
              </C_matrix>
            </pb_type>
            <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop" area="13">
              <input name="D" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="1.23e-12" port="D" clock="clk"/>
              <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="Q" clock="clk"/>
              <T_hold value="1.04e-12" port="D" clock="clk"/>
              <C_constant in_port="D" C="2e-13"/>
              <C_constant out_port="Q" C="2e-13"/>
              <C_constant in_port="clk" C="2e-13"/>
            </pb_type>

            <!-- jedit hack must put all same element names in order (ie. direct direct mux, not direct mux direct, otherwise the parser miscounts children -->
            <interconnect>
              <direct name="lut2ff" input="lut_4.out" output="ff.D">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="lut_4.out" out_port="ff.D"/>
                <C_constant C="1.89e-13" in_port="lut_4.out" out_port="ff.D"/>
              </direct>
              <direct name="ble2lut" input="ble.in" output="lut_4.in">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="ble.in" out_port="lut_4.in"/>
                <C_constant C="1.89e-13" in_port="ble.in" out_port="lut_4.in"/>
              </direct>
              <direct name="ffclk" input="ble.clk" output="ff.clk">
                <delay_constant max="8.38e-14" min="4.59e-14" in_port="ble.clk" out_port="ff.clk"/>
                <C_constant C="4.59e-14" in_port="ble.clk" out_port="ff.clk"/>
              </direct>
              <mux name="bleout" input="ff.Q lut_4.out" output="ble.out" area="4">
                <delay_constant max="5.38e-13" min="4.59e-13" in_port="ff.Q lut_4.out" out_port="ble.out"/>
                <C_constant C="4.59e-13" in_port="ff.Q lut_4.out" out_port="ble.out"/>
              </mux>
            </interconnect>
          </pb_type>

          <interconnect>
            <complete name="crossbar" input="clb.I ble[9:0].out" output="ble[9:0].in" area="375">
              <delay_matrix type="max" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" >
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
              2.80e-12	3.08e-12	3.39e-12	3.73e-12	4.10e-12	4.51e-12	4.96e-12	5.46e-12	6.00e-12	6.60e-12
              2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
              2.00e-13	2.20e-13	2.42e-13	2.66e-13	2.93e-13	3.22e-13	3.54e-13	3.90e-13	4.29e-13	4.72e-13
              3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
              1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
              1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
              8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
              </delay_matrix>
              <delay_constant min="1.32e-14" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" />
              <C_constant C="3.e-14" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" />
            </complete>
            <complete name="clks" input="clb.clk" output="ble[9:0].clk">
              <delay_constant max="6.3e-14" min="4.59e-14" in_port="clb.clk" out_port="ble[9:0].clk"/>
              <C_constant C="4.59e-14" in_port="clb.clk" out_port="ble[9:0].clk"/>
            </complete>
            <direct name="clbouts" input="ble[9:0].out" output="clb.O">
              <delay_constant max="6.3e-13" min="4.59e-13" in_port="ble[9:0].out" out_port ="clb.O"/>
              <C_constant C="4.59e-13" in_port="ble[9:0].out" out_port="clb.O"/>
            </direct>
          </interconnect>
        </pb_type>

        <!-- jluu New proposal method (END) -->

        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>
        <pinclasses>
          <class type="in">0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 </class>
          <class type="out">22 23 24 25 26 27 28 29 30 31 </class>
          <class type="global">32 </class>
        </pinclasses>
        <pinlocations>
          <loc side="left">1 5 9 13 17 21 23 27 31 </loc>
          <loc side="right">3 7 11 15 19 25 29 </loc>
          <loc side="top">2 6 10 14 18 24 28 32 </loc>
          <loc side="bottom">0 4 8 12 16 20 22 26 30 </loc>
        </pinlocations>
        <gridlocations>
          <loc type="fill" priority="1"/>
        </gridlocations>
      </type>

      <type name="spmemory">
        <!-- jluu New proposal method part 2 (BEGIN) -->
        <!-- Memory block with varying size and port abilities -->
        <pb_type>
          <input name="addr" num_pins="11"/>
          <input name="din" num_pins="4"/>
          <input name="we" num_pins="1"/>
          <output name="dout" num_pins="4"/>
          <clock name="clk" num_pins="1"/>

            <!-- Declare a 512x4 memory type -->
            <mode name="mem_512x4_mode">
              <pb_type name="mem_512x4" blif_model=".subckt single_port_ram" class="memory" num_pb="1" area="500">
                <input name="addr" num_pins="9" port_class="address"/>
                <input name="data" num_pins="4" port_class="data_in"/>
                <input name="we" num_pins="1" port_class="write_en"/>
                <output name="out" num_pins="4" port_class="data_out"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="1.23e-12" port="{addr data we}" clock="clk"/>
                <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="out" clock="clk"/>
                <T_hold value="1.04e-12" port="{addr data we}" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct name="address" input="spmemory.addr[8:0]" output="mem_512x4.addr">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.addr[8:0]" out_port ="mem_512x4.addr"/>
                  <C_constant C="1.89e-13" in_port="spmemory.addr[8:0]" out_port="mem_512x4.addr"/>
                </direct>
                <direct name="datain" input="spmemory.din[3:0]" output="mem_512x4.data">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.din[3:0]" out_port="mem_512x4.data"/>
                  <C_constant C="1.89e-13" in_port="spmemory.din[3:0]" out_port="mem_512x4.data"/>
                </direct>
                <direct name="writeen" input="spmemory.we" output="mem_512x4.we">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.we" out_port="mem_512x4.we"/>
                  <C_constant C="1.89e-13" in_port="spmemory.we" out_port="mem_512x4.we"/>
                </direct>
                <direct name="clk" input="spmemory.clk" output="mem_512x4.clk">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.clk" out_port ="mem_512x4.clk"/>
                  <C_constant C="1.89e-13" in_port="spmemory.clk" out_port="mem_512x4.clk"/>
                </direct>
                <direct name="dout" input="mem_512x4.out" output="spmemory.dout[3:0]">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_512x4.out" out_port ="spmemory.dout[3:0]"/>
                  <C_constant C="1.89e-13" in_port="mem_512x4.out" out_port="spmemory.dout[3:0]"/>
                </direct>
              </interconnect>
            </mode>

            <!-- Declare a 1024x2 memory type -->
            <mode name="mem_1024x2_mode">
              <pb_type name="mem_1024x2" blif_model=".subckt single_port_ram" class="memory" num_pb="1" area="500">
                <input name="addr" num_pins="10" port_class="address"/>
                <input name="data" num_pins="2" port_class="data_in"/>
                <input name="we" num_pins="1" port_class="write_en"/>
                <output name="out" num_pins="2" port_class="data_out"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="1.23e-12" port="{addr data we}" clock="clk"/>
                <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="out" clock="clk"/>
                <T_hold value="1.04e-12" port="{addr data we}" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct name="address" input="spmemory.addr[9:0]" output="mem_1024x2.addr">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.addr[9:0]" out_port ="mem_1024x2.addr"/>
                  <C_constant C="1.89e-13" in_port="spmemory.addr[9:0]" out_port="mem_1024x2.addr"/>
                </direct>
                <direct name="datain" input="spmemory.din[1:0]" output="mem_1024x2.data">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.din[1:0]" out_port="mem_1024x2.data"/>
                  <C_constant C="1.89e-13" in_port="spmemory.din[1:0]" out_port="mem_1024x2.data"/>
                </direct>
                <direct name="writeen" input="spmemory.we" output="mem_1024x2.we">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.we" out_port="mem_1024x2.we"/>
                  <C_constant C="1.89e-13" in_port="spmemory.we" out_port="mem_1024x2.we"/>
                </direct>
                <direct name="clk" input="spmemory.clk" output="mem_1024x2.clk">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.clk" out_port ="mem_1024x2.clk"/>
                  <C_constant C="1.89e-13" in_port="spmemory.clk" out_port="mem_1024x2.clk"/>
                </direct>
                <direct name="dataout" input="mem_1024x2.out" output="spmemory.dout[1:0]">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_1024x2.out" out_port="spmemory.dout[1:0]"/>
                  <C_constant C="1.89e-13" in_port="mem_1024x2.out" out_port="spmemory.dout[1:0]"/>
                </direct>
              </interconnect>
            </mode>

            <!-- Declare a 2048x1 memory type -->
            <mode name="mem_2048x1_mode">
              <pb_type name="mem_2048x1" blif_model=".subckt single_port_ram" class="memory" num_pb="1" area="500">
                <input name="addr" num_pins="11" port_class="address"/>
                <input name="data" num_pins="1" port_class="data_in"/>
                <input name="we" num_pins="1" port_class="write_en"/>
                <output name="out" num_pins="1" port_class="data_out"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="1.23e-12" port="{addr data we}" clock="clk"/>
                <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="out" clock="clk"/>
                <T_hold value="1.04e-12" port="{addr data we}" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct name="address" input="spmemory.addr[10:0]" output="mem_2048x1.addr">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.addr[10:0]" out_port="mem_2048x1.addr"/>
                  <C_constant C="1.89e-13" in_port="spmemory.addr[10:0]" out_port="mem_2048x1.addr"/>
                </direct>
                <direct name="datain" input="spmemory.din[0:0]" output="mem_2048x1.data">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.din[0:0]" out_port="mem_2048x1.data"/>
                  <C_constant C="1.89e-13" in_port="spmemory.din[0:0]" out_port="mem_2048x1.data"/>
                </direct>
                <direct name="writeen" input="spmemory.we" output="mem_2048x1.we">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.we" out_port="mem_2048x1.we"/>
                  <C_constant C="1.89e-13" in_port="spmemory.we" out_port="mem_2048x1.we"/>
                </direct>
                <direct name="clk" input="spmemory.clk" output="mem_2048x1.clk">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="spmemory.clk" out_port ="mem_2048x1.clk"/>
                  <C_constant C="1.89e-13" in_port="spmemory.clk" out_port="mem_2048x1.clk"/>
                </direct>
                <direct name="dataout" input="mem_2048x1.out" output="spmemory.dout[0:0]">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_2048x1.out" out_port="spmemory.dout[0:0]"/>
                  <C_constant C="1.89e-13" in_port="mem_2048x1.out" out_port="spmemory.dout[0:0]"/>
                </direct>
              </interconnect>
            </mode>

        </pb_type>

        <!-- jluu New proposal method part 2 (END) -->
        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>
        <pinclasses>
          <class type="in">0</class>
          <class type="in">1</class>
          <class type="in">2</class>
          <class type="in">3</class>
          <class type="in">4</class>
          <class type="in">5</class>
          <class type="in">6</class>
          <class type="in">7</class>
          <class type="in">8</class>
          <class type="in">9</class>
          <class type="in">10</class>
          <class type="in">11</class>
          <class type="in">12</class>
          <class type="in">13</class>
          <class type="in">14</class>
          <class type="in">15</class>
          <class type="out">16</class>
          <class type="out">17</class>
          <class type="out">18</class>
          <class type="out">19</class>
          <class type="global">20</class>
        </pinclasses>
        <pinlocations>
          <loc side="left">1 5 9 13 17 </loc>
          <loc side="right">3 7 11 15 19 </loc>
          <loc side="top">2 6 10 14 18 </loc>
          <loc side="bottom">0 4 8 12 16 20 </loc>
        </pinlocations>
        <gridlocations>
          <loc type="col" start="4" repeat="15" priority="3"/>
          <loc type="rel" pos="0.4"  priority="5"/>
        </gridlocations>
      </type>


      <type name="dpmemory" height="2">
        <!-- jluu New proposal method part 2 (BEGIN) -->
        <!-- Memory block with varying size and port abilities -->
        <pb_type>
          <input name="addr1" num_pins="11"/>
          <input name="addr2" num_pins="11"/>
          <input name="data1" num_pins="16"/>
          <input name="data2" num_pins="16"/>
          <input name="we1" num_pins="1"/>
          <input name="we2" num_pins="1"/>
          <output name="out1" num_pins="16"/>
          <output name="out2" num_pins="16"/>
          <clock name="clk" num_pins="1"/>

          <!-- Declare a 256x16 memory type -->
          <mode name="mem_256x16_mode">
            <pb_type name="mem_256x16" blif_model=".subckt dual_port_ram" class="memory" num_pb="1" area="1000">
              <input name="addr1" num_pins="8" port_class="address1"/>
              <input name="addr2" num_pins="8" port_class="address2"/>
              <input name="data1" num_pins="16" port_class="data_in1"/>
              <input name="data2" num_pins="16" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="16" port_class="data_out1"/>
              <output name="out2" num_pins="16" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="1.23e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
              <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="{out1 out2}" clock="clk"/>
              <T_hold value="1.04e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="dpmemory.addr1[7:0]" output="mem_256x16.addr1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr1[7:0]" out_port="mem_256x16.addr1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr1[7:0]" out_port="mem_256x16.addr1"/>
              </direct>
              <direct name="address2" input="dpmemory.addr2[7:0]" output="mem_256x16.addr2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr2[7:0]" out_port="mem_256x16.addr2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr2[7:0]" out_port="mem_256x16.addr2"/>
              </direct>
              <direct name="data1" input="dpmemory.data1[15:0]" output="mem_256x16.data1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data1[15:0]" out_port ="mem_256x16.data1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data1[15:0]" out_port="mem_256x16.data1"/>
              </direct>
              <direct name="data2" input="dpmemory.data2[15:0]" output="mem_256x16.data2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data2[15:0]" out_port ="mem_256x16.data2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data2[15:0]" out_port="mem_256x16.data2"/>
              </direct>
              <direct name="writeen1" input="dpmemory.we1" output="mem_256x16.we1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we1" out_port ="mem_256x16.we1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we1" out_port="mem_256x16.we1"/>
              </direct>
              <direct name="writeen2" input="dpmemory.we2" output="mem_256x16.we2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we2" out_port ="mem_256x16.we2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we2" out_port="mem_256x16.we2"/>
              </direct>
              <direct name="dataout1" input="mem_256x16.out1" output="dpmemory.out1[15:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_256x16.out1" out_port ="dpmemory.out1[15:0]"/>
                <C_constant C="1.89e-13" in_port="mem_256x16.out1" out_port="dpmemory.out1[15:0]"/>
              </direct>
              <direct name="dataout2" input="mem_256x16.out2" output="dpmemory.out2[15:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_256x16.out2" out_port ="dpmemory.out2[15:0]"/>
                <C_constant C="1.89e-13" in_port="mem_256x16.out2" out_port="dpmemory.out2[15:0]"/>
              </direct>
              <direct name="clk" input="dpmemory.clk" output="mem_256x16.clk">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.clk" out_port ="mem_256x16.clk"/>
                <C_constant C="1.89e-13" in_port="dpmemory.clk" out_port="mem_256x16.clk"/>
              </direct>
            </interconnect>
          </mode>


          <!-- Declare a 512x8 memory type -->
          <mode name="mem_512x8_mode">
            <pb_type name="mem_512x8" blif_model=".subckt dual_port_ram" class="memory" num_pb="1" area="1000">
              <input name="addr1" num_pins="9" port_class="address1"/>
              <input name="addr2" num_pins="9" port_class="address2"/>
              <input name="data1" num_pins="8" port_class="data_in1"/>
              <input name="data2" num_pins="8" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="8" port_class="data_out1"/>
              <output name="out2" num_pins="8" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="1.23e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
              <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="{out1 out2}" clock="clk"/>
              <T_hold value="1.04e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="dpmemory.addr1[8:0]" output="mem_512x8.addr1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr1[8:0]" out_port="mem_512x8.addr1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr1[8:0]" out_port="mem_512x8.addr1"/>
              </direct>
              <direct name="address2" input="dpmemory.addr2[8:0]" output="mem_512x8.addr2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr2[8:0]" out_port="mem_512x8.addr2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr2[8:0]" out_port="mem_512x8.addr2"/>
              </direct>
              <direct name="datain1" input="dpmemory.data1[7:0]" output="mem_512x8.data1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data1[7:0]" out_port="mem_512x8.data1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data1[7:0]" out_port="mem_512x8.data1"/>
              </direct>
              <direct name="datain2" input="dpmemory.data2[7:0]" output="mem_512x8.data2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data2[7:0]" out_port="mem_512x8.data2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data2[7:0]" out_port="mem_512x8.data2"/>
              </direct>
              <direct name="writeen1" input="dpmemory.we1" output="mem_512x8.we1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we1" out_port ="mem_512x8.we1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we1" out_port="mem_512x8.we1"/>
              </direct>
              <direct name="writeen2" input="dpmemory.we2" output="mem_512x8.we2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we2" out_port ="mem_512x8.we2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we2" out_port="mem_512x8.we2"/>
              </direct>
              <direct name="dataout1" input="mem_512x8.out1" output="dpmemory.out1[7:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_512x8.out1" out_port="dpmemory.out1[7:0]"/>
                <C_constant C="1.89e-13" in_port="mem_512x8.out1" out_port="dpmemory.out1[7:0]"/>
              </direct>
              <direct name="dataout2" input="mem_512x8.out2" output="dpmemory.out2[7:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_512x8.out2" out_port="dpmemory.out2[7:0]"/>
                <C_constant C="1.89e-13" in_port="mem_512x8.out2" out_port="dpmemory.out2[7:0]"/>
              </direct>
              <direct name="clk" input="dpmemory.clk" output="mem_512x8.clk">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.clk" out_port ="mem_512x8.clk"/>
                <C_constant C="1.89e-13" in_port="dpmemory.clk" out_port="mem_512x8.clk"/>
              </direct>
            </interconnect>
          </mode>

          <!-- Declare a 1024x4 memory type -->
          <mode name="mem_1024x4_mode">
            <pb_type name="mem_1024x4" blif_model=".subckt dual_port_ram" class="memory" num_pb="1" area="1000">
              <input name="addr1" num_pins="10" port_class="address1"/>
              <input name="addr2" num_pins="10" port_class="address2"/>
              <input name="data1" num_pins="4" port_class="data_in1"/>
              <input name="data2" num_pins="4" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="4" port_class="data_out1"/>
              <output name="out2" num_pins="4" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="1.23e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
              <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="{out1 out2}" clock="clk"/>
              <T_hold value="1.04e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="dpmemory.addr1[9:0]" output="mem_1024x4.addr1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr1[9:0]" out_port="mem_1024x4.addr1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr1[9:0]" out_port="mem_1024x4.addr1"/>
              </direct>
              <direct name="address2" input="dpmemory.addr2[9:0]" output="mem_1024x4.addr2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr2[9:0]" out_port="mem_1024x4.addr2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr2[9:0]" out_port="mem_1024x4.addr2"/>
              </direct>
              <direct name="datain1" input="dpmemory.data1[3:0]" output="mem_1024x4.data1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data1[3:0]" out_port="mem_1024x4.data1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data1[3:0]" out_port="mem_1024x4.data1"/>
              </direct>
              <direct name="datain2" input="dpmemory.data2[3:0]" output="mem_1024x4.data2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data2[3:0]" out_port="mem_1024x4.data2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data2[3:0]" out_port="mem_1024x4.data2"/>
              </direct>
              <direct name="writeen1" input="dpmemory.we1" output="mem_1024x4.we1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we1" out_port ="mem_1024x4.we1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we1" out_port="mem_1024x4.we1"/>
              </direct>
              <direct name="writeen2" input="dpmemory.we2" output="mem_1024x4.we2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we2" out_port ="mem_1024x4.we2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we2" out_port="mem_1024x4.we2"/>
              </direct>
              <direct name="dataout1" input="mem_1024x4.out1" output="dpmemory.out1[3:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_1024x4.out1" out_port ="dpmemory.out1[3:0]"/>
                <C_constant C="1.89e-13" in_port="mem_1024x4.out1" out_port="dpmemory.out1[3:0]"/>
              </direct>
              <direct name="dataou2" input="mem_1024x4.out2" output="dpmemory.out2[3:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_1024x4.out2" out_port ="dpmemory.out2[3:0]"/>
                <C_constant C="1.89e-13" in_port="mem_1024x4.out2" out_port="dpmemory.out2[3:0]"/>
              </direct>
              <direct name="clk" input="dpmemory.clk" output="mem_1024x4.clk">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.clk" out_port ="mem_1024x4.clk"/>
                <C_constant C="1.89e-13" in_port="dpmemory.clk" out_port="mem_1024x4.clk"/>
              </direct>
            </interconnect>
          </mode>

          <!-- Declare a 2048x2 memory type -->
          <mode name="mem_2048x2_mode">
            <pb_type name="mem_2048x2" blif_model=".subckt dual_port_ram" class="memory" num_pb="1" area="1000">
              <input name="addr1" num_pins="11" port_class="address1"/>
              <input name="addr2" num_pins="11" port_class="address2"/>
              <input name="data1" num_pins="2" port_class="data_in1"/>
              <input name="data2" num_pins="2" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="2" port_class="data_out1"/>
              <output name="out2" num_pins="2" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="1.23e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
              <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="{out1 out2}" clock="clk"/>
              <T_hold value="1.04e-12" port="{addr1 addr2 data1 data2 we1 we2}" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="dpmemory.addr1" output="mem_2048x2.addr1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr1" out_port ="mem_2048x2.addr1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr1" out_port="mem_2048x2.addr1"/>
              </direct>
              <direct name="address2" input="dpmemory.addr2" output="mem_2048x2.addr2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.addr2" out_port ="mem_2048x2.addr2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.addr2" out_port="mem_2048x2.addr2"/>
              </direct>
              <direct name="datain1" input="dpmemory.data1[1:0]" output="mem_2048x2.data1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data1[1:0]" out_port="mem_2048x2.data1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data1[1:0]" out_port="mem_2048x2.data1"/>
              </direct>
              <direct name="datain2" input="dpmemory.data2[1:0]" output="mem_2048x2.data2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.data2[1:0]" out_port="mem_2048x2.data2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.data2[1:0]" out_port="mem_2048x2.data2"/>
              </direct>
              <direct name="writeen1" input="dpmemory.we1" output="mem_2048x2.we1">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we1" out_port ="mem_2048x2.we1"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we1" out_port="mem_2048x2.we1"/>
              </direct>
              <direct name="writeen2" input="dpmemory.we2" output="mem_2048x2.we2">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.we2" out_port ="mem_2048x2.we2"/>
                <C_constant C="1.89e-13" in_port="dpmemory.we2" out_port="mem_2048x2.we2"/>
              </direct>
              <direct name="dataout1" input="mem_2048x2.out1" output="dpmemory.out1[1:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_2048x2.out1" out_port ="dpmemory.out1[1:0]"/>
                <C_constant C="1.89e-13" in_port="mem_2048x2.out1" out_port="dpmemory.out1[1:0]"/>
              </direct>
              <direct name="dataout2" input="mem_2048x2.out2" output="dpmemory.out2[1:0]">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mem_2048x2.out2" out_port ="dpmemory.out2[1:0]"/>
                <C_constant C="1.89e-13" in_port="mem_2048x2.out2" out_port="dpmemory.out2[1:0]"/>
              </direct>
              <direct name="clk" input="dpmemory.clk" output="mem_2048x2.clk">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="dpmemory.clk" out_port ="mem_2048x2.clk"/>
                <C_constant C="1.89e-13" in_port="dpmemory.clk" out_port="mem_2048x2.clk"/>
              </direct>
            </interconnect>
          </mode>

        </pb_type>

        <!-- jluu New proposal method part 2 (END) -->
        <fc_in type="frac">0.250000</fc_in>
        <fc_out type="frac">1.000000</fc_out>
        <pinclasses>
          <class type="in">0</class>
          <class type="in">1</class>
          <class type="in">2</class>
          <class type="in">3</class>
          <class type="in">4</class>
          <class type="in">5</class>
          <class type="in">6</class>
          <class type="in">7</class>
          <class type="in">8</class>
          <class type="in">9</class>
          <class type="in">10</class>
          <class type="in">11</class>
          <class type="in">12</class>
          <class type="in">13</class>
          <class type="in">14</class>
          <class type="in">15</class>
          <class type="in">16</class>
          <class type="in">17</class>
          <class type="in">18</class>
          <class type="in">19</class>
          <class type="in">20</class>
          <class type="in">21</class>
          <class type="in">22</class>
          <class type="in">23</class>
          <class type="in">24</class>
          <class type="in">25</class>
          <class type="in">26</class>
          <class type="in">27</class>
          <class type="in">28</class>
          <class type="in">29</class>
          <class type="in">30</class>
          <class type="in">31</class>
          <class type="in">32</class>
          <class type="in">33</class>
          <class type="in">34</class>
          <class type="in">35</class>
          <class type="in">36</class>
          <class type="in">37</class>
          <class type="in">38</class>
          <class type="in">39</class>
          <class type="in">40</class>
          <class type="in">41</class>
          <class type="in">42</class>
          <class type="in">43</class>
          <class type="in">44</class>
          <class type="in">45</class>
          <class type="in">46</class>
          <class type="in">47</class>
          <class type="in">48</class>
          <class type="in">49</class>
          <class type="in">50</class>
          <class type="in">51</class>
          <class type="in">52</class>
          <class type="in">53</class>
          <class type="in">54</class>
          <class type="in">55</class>
          <class type="out">56</class>
          <class type="out">57</class>
          <class type="out">58</class>
          <class type="out">59</class>
          <class type="out">60</class>
          <class type="out">61</class>
          <class type="out">62</class>
          <class type="out">63</class>
          <class type="out">64</class>
          <class type="out">65</class>
          <class type="out">66</class>
          <class type="out">67</class>
          <class type="out">68</class>
          <class type="out">69</class>
          <class type="out">70</class>
          <class type="out">71</class>
          <class type="out">72</class>
          <class type="out">73</class>
          <class type="out">74</class>
          <class type="out">75</class>
          <class type="out">76</class>
          <class type="out">77</class>
          <class type="out">78</class>
          <class type="out">79</class>
          <class type="out">80</class>
          <class type="out">81</class>
          <class type="out">82</class>
          <class type="out">83</class>
          <class type="out">84</class>
          <class type="out">85</class>
          <class type="out">86</class>
          <class type="out">87</class>
          <class type="global">88</class>
        </pinclasses>
        <pinlocations>

        <loc side="left"> 0 6 12 18 24 30 36 42 48 54 60 66 72 78 84 </loc>
        <loc side="left" offset="1"> 1 7 13 19 25 31 37 43 49 55 61 67 73 79 85 </loc>
        <loc side="right" offset="1"> 2 8 14 20 26 32 38 44 50 56 62 68 74 80 86 </loc>
        <loc side="right"> 3 9 15 21 27 33 39 45 51 57 63 69 75 81 87 </loc>
        <loc side="top" offset="1"> 4 10 16 22 28 34 40 46 52 58 64 70 76 82 88 </loc>
        <loc side="bottom"> 5 11 17 23 29 35 41 47 53 59 65 71 77 83 </loc>

        </pinlocations>
        <gridlocations>
          <loc type="col" start="6" repeat="9" priority="7"/>
        </gridlocations>
      </type>

      <!-- This is the 36*36 uniform mult -->
      <type name="mult_36" height="3">
        <pb_type>
          <input name="a" num_pins="36"/>
          <input name="b" num_pins="36"/>
          <output name="out" num_pins="72"/>

          <mode name="two_divisible_mult_18x18">
            <pb_type name="divisible_mult_18x18" num_pb="2">
              <input name="a" num_pins="18"/>
              <input name="b" num_pins="18"/>
              <output name="out" num_pins="36"/>

              <mode name="two_mult_9x9">
                <pb_type name="mult_9x9_slice" num_pb="2">
                  <input name="A_cfg" num_pins="9"/>
                  <input name="B_cfg" num_pins="9"/>
                  <output name="OUT_cfg" num_pins="18"/>

                  <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1" area="300">
                    <input name="a" num_pins="9"/>
                    <input name="b" num_pins="9"/>
                    <output name="out" num_pins="18"/>
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
                  </pb_type>

                  <interconnect>
                    <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice.A_cfg" out_port="mult_9x9.a"/>
                      <C_constant C="1.89e-13" in_port="mult_9x9_slice.A_cfg" out_port="mult_9x9.a"/>
                    </direct>
                    <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice.B_cfg" out_port="mult_9x9.b"/>
                      <C_constant C="1.89e-13" in_port="mult_9x9_slice.B_cfg" out_port="mult_9x9.b"/>
                    </direct>
                    <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9.out" out_port="mult_9x9_slice.OUT_cfg"/>
                      <C_constant C="1.89e-13" in_port="mult_9x9.out" out_port="mult_9x9_slice.OUT_cfg"/>
                    </direct>
                  </interconnect>
                </pb_type>
                <interconnect>
                  <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_9x9_slice[1:0].A_cfg"/>
                    <C_constant C="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_9x9_slice[1:0].A_cfg"/>
                  </direct>
                  <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_9x9_slice[1:0].B_cfg"/>
                    <C_constant C="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_9x9_slice[1:0].B_cfg"/>
                  </direct>
                  <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice[1:0].OUT_cfg" out_port ="divisible_mult_18x18.out"/>
                    <C_constant C="1.89e-13" in_port="mult_9x9_slice[1:0].OUT_cfg" out_port="divisible_mult_18x18.out"/>
                  </direct>
                </interconnect>
              </mode>

              <mode name="mult_18x18">
                <pb_type name="mult_18x18_slice" num_pb="1">
                  <input name="A_cfg" num_pins="18"/>
                  <input name="B_cfg" num_pins="18"/>
                  <output name="OUT_cfg" num_pins="36"/>

                  <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1"  area="1000">
                    <input name="a" num_pins="18"/>
                    <input name="b" num_pins="18"/>
                    <output name="out" num_pins="36"/>
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
                  </pb_type>

                  <interconnect>
                    <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.A_cfg" out_port="mult_18x18.a"/>
                      <C_constant C="1.89e-13" in_port="mult_18x18_slice.A_cfg" out_port="mult_18x18.a"/>
                    </direct>
                    <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.B_cfg" out_port="mult_18x18.b"/>
                      <C_constant C="1.89e-13" in_port="mult_18x18_slice.B_cfg" out_port="mult_18x18.b"/>
                    </direct>
                    <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                      <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18.out" out_port="mult_18x18_slice.OUT_cfg"/>
                      <C_constant C="1.89e-13" in_port="mult_18x18.out" out_port="mult_18x18_slice.OUT_cfg"/>
                    </direct>
                  </interconnect>
                </pb_type>
                <interconnect>
                  <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_18x18_slice.A_cfg"/>
                    <C_constant C="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_18x18_slice.A_cfg"/>
                  </direct>
                  <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_18x18_slice.B_cfg"/>
                    <C_constant C="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_18x18_slice.B_cfg"/>
                  </direct>
                  <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.OUT_cfg" out_port="divisible_mult_18x18.out"/>
                    <C_constant C="1.89e-13" in_port="mult_18x18_slice.OUT_cfg" out_port="divisible_mult_18x18.out"/>
                  </direct>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
                <C_constant C="1.89e-13" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
              </direct>
              <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].a">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].a"/>
                <C_constant C="1.89e-13" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].a"/>
              </direct>
              <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18[1:0].out" out_port ="mult_36.out"/>
                <C_constant C="1.89e-13" in_port="divisible_mult_18x18[1:0].out" out_port="mult_36.out"/>
              </direct>
            </interconnect>
          </mode>

          <mode name="mult_36x36">
            <pb_type name="mult_36x36_slice" num_pb="1">
              <input name="A_cfg" num_pins="36"/>
              <input name="B_cfg" num_pins="36"/>
              <output name="OUT_cfg" num_pins="72"/>

              <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1" area="4000">
                <input name="a" num_pins="36"/>
                <input name="b" num_pins="36"/>
                <output name="out" num_pins="72"/>
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
              </pb_type>

              <interconnect>
                <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.A_cfg" out_port="mult_36x36.a"/>
                  <C_constant C="1.89e-13" in_port="mult_36x36_slice.A_cfg" out_port="mult_36x36.a"/>
                </direct>
                <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.B_cfg" out_port="mult_36x36.b"/>
                  <C_constant C="1.89e-13" in_port="mult_36x36_slice.B_cfg" out_port="mult_36x36.b"/>
                </direct>
                <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36.out" out_port="mult_36x36_slice.OUT_cfg"/>
                  <C_constant C="1.89e-13" in_port="mult_36x36.out" out_port="mult_36x36_slice.OUT_cfg"/>
                </direct>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
                <C_constant C="1.89e-13" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
              </direct>
              <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
                <C_constant C="1.89e-13" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
              </direct>
              <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
                <C_constant C="1.89e-13" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>



        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>
        <pinclasses>
          <class type="in">0</class>
          <class type="in">1</class>
          <class type="in">2</class>
          <class type="in">3</class>
          <class type="in">4</class>
          <class type="in">5</class>
          <class type="in">6</class>
          <class type="in">7</class>
          <class type="in">8</class>
          <class type="in">9</class>
          <class type="in">10</class>
          <class type="in">11</class>
          <class type="in">12</class>
          <class type="in">13</class>
          <class type="in">14</class>
          <class type="in">15</class>
          <class type="in">16</class>
          <class type="in">17</class>
          <class type="in">18</class>
          <class type="in">19</class>
          <class type="in">20</class>
          <class type="in">21</class>
          <class type="in">22</class>
          <class type="in">23</class>
          <class type="in">24</class>
          <class type="in">25</class>
          <class type="in">26</class>
          <class type="in">27</class>
          <class type="in">28</class>
          <class type="in">29</class>
          <class type="in">30</class>
          <class type="in">31</class>
          <class type="in">32</class>
          <class type="in">33</class>
          <class type="in">34</class>
          <class type="in">35</class>
          <class type="in">36</class>
          <class type="in">37</class>
          <class type="in">38</class>
          <class type="in">39</class>
          <class type="in">40</class>
          <class type="in">41</class>
          <class type="in">42</class>
          <class type="in">43</class>
          <class type="in">44</class>
          <class type="in">45</class>
          <class type="in">46</class>
          <class type="in">47</class>
          <class type="in">48</class>
          <class type="in">49</class>
          <class type="in">50</class>
          <class type="in">51</class>
          <class type="in">52</class>
          <class type="in">53</class>
          <class type="in">54</class>
          <class type="in">55</class>
          <class type="in">56</class>
          <class type="in">57</class>
          <class type="in">58</class>
          <class type="in">59</class>
          <class type="in">60</class>
          <class type="in">61</class>
          <class type="in">62</class>
          <class type="in">63</class>
          <class type="in">64</class>
          <class type="in">65</class>
          <class type="in">66</class>
          <class type="in">67</class>
          <class type="in">68</class>
          <class type="in">69</class>
          <class type="in">70</class>
          <class type="in">71</class>
          <class type="out">72</class>
          <class type="out">73</class>
          <class type="out">74</class>
          <class type="out">75</class>
          <class type="out">76</class>
          <class type="out">77</class>
          <class type="out">78</class>
          <class type="out">79</class>
          <class type="out">80</class>
          <class type="out">81</class>
          <class type="out">82</class>
          <class type="out">83</class>
          <class type="out">84</class>
          <class type="out">85</class>
          <class type="out">86</class>
          <class type="out">87</class>
          <class type="out">88</class>
          <class type="out">89</class>
          <class type="out">90</class>
          <class type="out">91</class>
          <class type="out">92</class>
          <class type="out">93</class>
          <class type="out">94</class>
          <class type="out">95</class>
          <class type="out">96</class>
          <class type="out">97</class>
          <class type="out">98</class>
          <class type="out">99</class>
          <class type="out">100</class>
          <class type="out">101</class>
          <class type="out">102</class>
          <class type="out">103</class>
          <class type="out">104</class>
          <class type="out">105</class>
          <class type="out">106</class>
          <class type="out">107</class>
          <class type="out">108</class>
          <class type="out">109</class>
          <class type="out">110</class>
          <class type="out">111</class>
          <class type="out">112</class>
          <class type="out">113</class>
          <class type="out">114</class>
          <class type="out">115</class>
          <class type="out">116</class>
          <class type="out">117</class>
          <class type="out">118</class>
          <class type="out">119</class>
          <class type="out">120</class>
          <class type="out">121</class>
          <class type="out">122</class>
          <class type="out">123</class>
          <class type="out">124</class>
          <class type="out">125</class>
          <class type="out">126</class>
          <class type="out">127</class>
          <class type="out">128</class>
          <class type="out">129</class>
          <class type="out">130</class>
          <class type="out">131</class>
          <class type="out">132</class>
          <class type="out">133</class>
          <class type="out">134</class>
          <class type="out">135</class>
          <class type="out">136</class>
          <class type="out">137</class>
          <class type="out">138</class>
          <class type="out">139</class>
          <class type="out">140</class>
          <class type="out">141</class>
          <class type="out">142</class>
          <class type="out">143</class>
        </pinclasses>

        <pinlocations>
          <loc side="left">0 8 16 24 32 40 48 56 64 65 73 74 75 76 77 78 79 80 81 82</loc>
          <loc side="left" offset="1">1 9 17 25 33 41 49 57 66 83 84 85 86 87 88 89 90 91 92</loc>
          <loc side="left" offset="2">2 10 18 26 34 42 50 58 67 93 94 95 96 97 98 99 100 101 102</loc>
          <loc side="top" offset="2">3 11 19 27 35 43 51 59 68 103 104 105 106 107 108 109 110 111 112</loc>
          <loc side="right">4 12 20 28 36 44 52 60 69 113 114 115 116 117 118 119 120 121 122</loc>
          <loc side="right" offset="1">5 13 21 29 37 45 53 61 70 123 124 125 126 127 128 129 130 131 132</loc>
          <loc side="right" offset="2">6 14 22 30 38 46 54 62 71 133 134 135 136 137 138 139 140 141 142</loc>
          <loc side="bottom">7 15 23 31 39 47 55 63 72 143</loc>
        </pinlocations>

        <gridlocations>
          <loc type="col" start="2" repeat="5" priority="2"/>
          <loc type="rel" pos="0.5"  priority="3"/>
        </gridlocations>
      </type>
    </typelist>
  </architecture>
