$comment
	File created using the following command:
		vcd file ALUCOMPLETA.msim.vcd -direction
$end
$date
	Mon Feb 28 17:49:41 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALUCOMPLETA_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) S0 $end
$var reg 1 * S1 $end
$var reg 1 + S2 $end
$var wire 1 , C4 $end
$var wire 1 - K0 $end
$var wire 1 . K1 $end
$var wire 1 / K2 $end
$var wire 1 0 K3 $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 inst|b2v_inst2|b2v_inst|SYNTHESIZED_WIRE_10~combout $end
$var wire 1 9 inst|b2v_inst|X1~combout $end
$var wire 1 : inst|b2v_inst4|b2v_inst3|Cout~0_combout $end
$var wire 1 ; inst|b2v_inst4|b2v_inst7|b2v_inst1|Suma~combout $end
$var wire 1 < B2~input_o $end
$var wire 1 = A3~input_o $end
$var wire 1 > K0~output_o $end
$var wire 1 ? K1~output_o $end
$var wire 1 @ K2~output_o $end
$var wire 1 A K3~output_o $end
$var wire 1 B C4~output_o $end
$var wire 1 C S0~input_o $end
$var wire 1 D S1~input_o $end
$var wire 1 E inst|b2v_inst3|SYNTHESIZED_WIRE_12~0_combout $end
$var wire 1 F B3~input_o $end
$var wire 1 G inst|b2v_inst2|b2v_inst|SYNTHESIZED_WIRE_5~combout $end
$var wire 1 H inst|b2v_inst|X3~combout $end
$var wire 1 I inst|b2v_inst4|b2v_inst|Cout~0_combout $end
$var wire 1 J A0~input_o $end
$var wire 1 K B0~input_o $end
$var wire 1 L inst2|Y0~0_combout $end
$var wire 1 M S2~input_o $end
$var wire 1 N inst|b2v_inst5|b2v_inst7|b2v_inst1|Suma~0_combout $end
$var wire 1 O inst2|Y0~1_combout $end
$var wire 1 P inst2|Y1~2_combout $end
$var wire 1 Q inst|b2v_inst5|b2v_inst7|b2v_inst|Acarreo~combout $end
$var wire 1 R inst2|Y1~3_combout $end
$var wire 1 S B1~input_o $end
$var wire 1 T A1~input_o $end
$var wire 1 U inst2|Y1~1_combout $end
$var wire 1 V inst2|Y1~0_combout $end
$var wire 1 W inst2|Y1~4_combout $end
$var wire 1 X A2~input_o $end
$var wire 1 Y inst2|Y2~0_combout $end
$var wire 1 Z inst|b2v_inst|X2~0_combout $end
$var wire 1 [ inst|b2v_inst2|Y0~0_combout $end
$var wire 1 \ inst|b2v_inst2|Y1~0_combout $end
$var wire 1 ] inst|b2v_inst|X0~combout $end
$var wire 1 ^ inst|b2v_inst4|b2v_inst5|Cout~0_combout $end
$var wire 1 _ inst|b2v_inst4|b2v_inst3|b2v_inst|Suma~2_combout $end
$var wire 1 ` inst|b2v_inst4|b2v_inst5|b2v_inst|Suma~combout $end
$var wire 1 a inst|b2v_inst5|b2v_inst5|Cout~0_combout $end
$var wire 1 b inst2|Y2~1_combout $end
$var wire 1 c inst2|Y2~2_combout $end
$var wire 1 d inst|b2v_inst5|b2v_inst3|Cout~0_combout $end
$var wire 1 e inst|b2v_inst4|b2v_inst|b2v_inst|Suma~combout $end
$var wire 1 f inst2|Y3~0_combout $end
$var wire 1 g inst2|Y3~1_combout $end
$var wire 1 h inst|b2v_inst5|b2v_inst|Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
0'
0(
1)
0*
0+
1,
0-
1.
1/
00
x1
02
13
x4
15
16
17
08
09
1:
0;
0<
0=
0>
1?
1@
0A
1B
1C
0D
0E
0F
0G
1H
1I
0J
0K
0L
0M
1N
0O
0P
1Q
1R
1S
1T
0U
1V
1W
0X
1Y
1Z
1[
1\
1]
0^
1_
0`
1a
1b
1c
0d
0e
1f
0g
1h
$end
#1000000
