Warning (10273): Verilog HDL warning at seg7.v(18): extended using "x" or "z" File: C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/seg7.v Line: 18
Warning (10268): Verilog HDL information at reaction2.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v Line: 13
