# JK--FlipFlop
◦ Implemented a JK flip-flop at structural level and the behavioral level & its testbench using Verilog HDL
◦ Implemented a 4-bit synchronous up counter using JK flip-flop at the behavioural level & its testbench using Verilog HDL
