
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency bit_count[1]$_SDFFE_PN0P_/CK ^
  -0.07 target latency bit_count[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   13.93    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    3.59    0.01    0.09    0.16 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         net23 (net)
                  0.01    0.00    0.16 v _333_/A (INV_X1)
     1    1.77    0.01    0.01    0.17 ^ _333_/ZN (INV_X1)
                                         _135_ (net)
                  0.01    0.00    0.17 ^ _334_/B1 (OAI21_X1)
     1    1.33    0.01    0.01    0.18 v _334_/ZN (OAI21_X1)
                                         _030_ (net)
                  0.01    0.00    0.18 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   13.93    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   13.37    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.09    0.01    0.12    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.20 ^ _356_/A (HA_X1)
     1    3.50    0.01    0.04    0.23 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.23 ^ _205_/A (BUF_X4)
     5   17.23    0.01    0.03    0.26 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.26 ^ _206_/A3 (NAND3_X2)
     4   11.05    0.02    0.03    0.29 v _206_/ZN (NAND3_X2)
                                         _189_ (net)
                  0.02    0.00    0.29 v _358_/B (HA_X1)
     3    5.28    0.02    0.07    0.36 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.02    0.00    0.36 v _267_/A1 (NOR2_X1)
     1    1.05    0.01    0.02    0.38 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.38 ^ _269_/A3 (AND4_X1)
     3    7.05    0.02    0.07    0.46 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.46 ^ _302_/A1 (NAND3_X1)
     3    3.80    0.02    0.03    0.49 v _302_/ZN (NAND3_X1)
                                         _112_ (net)
                  0.02    0.00    0.49 v _308_/A3 (NOR3_X1)
     1    2.57    0.03    0.06    0.55 ^ _308_/ZN (NOR3_X1)
                                         _117_ (net)
                  0.03    0.00    0.55 ^ _309_/S (MUX2_X1)
     1    1.17    0.01    0.06    0.61 v _309_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.61 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.61   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.56    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.68    0.01    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   13.37    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.09    0.01    0.12    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.20 ^ _356_/A (HA_X1)
     1    3.50    0.01    0.04    0.23 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.23 ^ _205_/A (BUF_X4)
     5   17.23    0.01    0.03    0.26 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.26 ^ _206_/A3 (NAND3_X2)
     4   11.05    0.02    0.03    0.29 v _206_/ZN (NAND3_X2)
                                         _189_ (net)
                  0.02    0.00    0.29 v _358_/B (HA_X1)
     3    5.28    0.02    0.07    0.36 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.02    0.00    0.36 v _267_/A1 (NOR2_X1)
     1    1.05    0.01    0.02    0.38 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.38 ^ _269_/A3 (AND4_X1)
     3    7.05    0.02    0.07    0.46 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.46 ^ _302_/A1 (NAND3_X1)
     3    3.80    0.02    0.03    0.49 v _302_/ZN (NAND3_X1)
                                         _112_ (net)
                  0.02    0.00    0.49 v _308_/A3 (NOR3_X1)
     1    2.57    0.03    0.06    0.55 ^ _308_/ZN (NOR3_X1)
                                         _117_ (net)
                  0.03    0.00    0.55 ^ _309_/S (MUX2_X1)
     1    1.17    0.01    0.06    0.61 v _309_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.61 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.61   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.56    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.80    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.68    0.01    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14691093564033508

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7400

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.685445785522461

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8295

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.23 ^ _356_/CO (HA_X1)
   0.03    0.26 ^ _205_/Z (BUF_X4)
   0.03    0.29 v _206_/ZN (NAND3_X2)
   0.07    0.36 v _358_/S (HA_X1)
   0.02    0.38 ^ _267_/ZN (NOR2_X1)
   0.07    0.46 ^ _269_/ZN (AND4_X1)
   0.03    0.49 v _302_/ZN (NAND3_X1)
   0.06    0.55 ^ _308_/ZN (NOR3_X1)
   0.06    0.61 v _309_/Z (MUX2_X1)
   0.00    0.61 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.09    0.16 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
   0.01    0.17 ^ _333_/ZN (INV_X1)
   0.01    0.18 v _334_/ZN (OAI21_X1)
   0.00    0.18 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0708

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0711

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6057

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4293

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
70.876672

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.46e-04   4.32e-06   2.83e-06   2.53e-04  56.2%
Combinational          3.25e-05   2.73e-05   5.26e-06   6.50e-05  14.4%
Clock                  5.52e-05   7.69e-05   1.81e-07   1.32e-04  29.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.33e-04   1.09e-04   8.28e-06   4.50e-04 100.0%
                          74.1%      24.1%       1.8%
