#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 22:19:42 2025
# Process ID         : 23208
# Current directory  : D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19912 D:\WorkStations\ASIC\Whac-A-Mole\sim\FSM\FSM.xpr
# Log file           : D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/vivado.log
# Journal file       : D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM\vivado.jou
# Running On         : cosmos
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16781 MB
# Swap memory        : 13980 MB
# Total Virtual      : 30762 MB
# Available Virtual  : 4242 MB
#-----------------------------------------------------------
start_gui
open_project D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/WorkStations/ASIC/Whac-A-Mole/src/GAME_CONTROLLER.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Apps/Manual/Vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/GAME_CONTROLLER.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v] -no_script -reset -force -quiet
remove_files  {D:/WorkStations/ASIC/Whac-A-Mole/src/GAME_CONTROLLER.v D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v}
add_files -norecurse D:/WorkStations/ASIC/Whac-A-Mole/src/PARAM.vh
add_files -norecurse {D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Apps/Manual/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OVERALL_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:75]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rst_n' is not permitted [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Apps/Manual/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OVERALL_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OVERALL_FSM_tb_behav -key {Behavioral:sim_1:Functional:OVERALL_FSM_tb} -tclbatch {OVERALL_FSM_tb.tcl} -view {D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/OVERALL_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/OVERALL_FSM_tb_behav.wcfg
source OVERALL_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:  300000000 | Gen Interval:  150000000
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OVERALL_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1322.715 ; gain = 28.598
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Apps/Manual/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OVERALL_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_1' is redefined [../../../../../../src/PARAM.vh:73]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_2' is redefined [../../../../../../src/PARAM.vh:74]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_3' is redefined [../../../../../../src/PARAM.vh:75]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_4' is redefined [../../../../../../src/PARAM.vh:76]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_1' is redefined [../../../../../../src/PARAM.vh:77]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_2' is redefined [../../../../../../src/PARAM.vh:78]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_3' is redefined [../../../../../../src/PARAM.vh:79]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_4' is redefined [../../../../../../src/PARAM.vh:80]
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.715 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_1' is redefined [../../../../../../src/PARAM.vh:73]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_2' is redefined [../../../../../../src/PARAM.vh:74]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_3' is redefined [../../../../../../src/PARAM.vh:75]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_4' is redefined [../../../../../../src/PARAM.vh:76]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_1' is redefined [../../../../../../src/PARAM.vh:77]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_2' is redefined [../../../../../../src/PARAM.vh:78]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_3' is redefined [../../../../../../src/PARAM.vh:79]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_4' is redefined [../../../../../../src/PARAM.vh:80]
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:76]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2359.316 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_1' is redefined [../../../../../../src/PARAM.vh:73]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_2' is redefined [../../../../../../src/PARAM.vh:74]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_3' is redefined [../../../../../../src/PARAM.vh:75]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_4' is redefined [../../../../../../src/PARAM.vh:76]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_1' is redefined [../../../../../../src/PARAM.vh:77]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_2' is redefined [../../../../../../src/PARAM.vh:78]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_3' is redefined [../../../../../../src/PARAM.vh:79]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_4' is redefined [../../../../../../src/PARAM.vh:80]
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.488 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Apps/Manual/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OVERALL_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_1' is redefined [../../../../../../src/PARAM.vh:73]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_2' is redefined [../../../../../../src/PARAM.vh:74]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_3' is redefined [../../../../../../src/PARAM.vh:75]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_4' is redefined [../../../../../../src/PARAM.vh:76]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_1' is redefined [../../../../../../src/PARAM.vh:77]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_2' is redefined [../../../../../../src/PARAM.vh:78]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_3' is redefined [../../../../../../src/PARAM.vh:79]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_4' is redefined [../../../../../../src/PARAM.vh:80]
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OVERALL_FSM_tb_behav -key {Behavioral:sim_1:Functional:OVERALL_FSM_tb} -tclbatch {OVERALL_FSM_tb.tcl} -view {D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/OVERALL_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/OVERALL_FSM_tb_behav.wcfg
source OVERALL_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OVERALL_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.465 ; gain = 0.000
run all
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OVERALL_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_1' is redefined [../../../../../../src/PARAM.vh:73]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_2' is redefined [../../../../../../src/PARAM.vh:74]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_3' is redefined [../../../../../../src/PARAM.vh:75]
WARNING: [VRFC 10-9157] macro 'LIFE_SPAN_4' is redefined [../../../../../../src/PARAM.vh:76]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_1' is redefined [../../../../../../src/PARAM.vh:77]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_2' is redefined [../../../../../../src/PARAM.vh:78]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_3' is redefined [../../../../../../src/PARAM.vh:79]
WARNING: [VRFC 10-9157] macro 'GEN_INTERVAL_4' is redefined [../../../../../../src/PARAM.vh:80]
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GAME_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOLE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OVERALL_FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OVERALL_FSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/FSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Apps/Manual/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OVERALL_FSM_tb_behav xil_defaultlib.OVERALL_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'timer' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/FSM.v" Line 2. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/GAME_CONTROLLER.v" Line 2. Module GAME_CONTROLLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/MOLE.v" Line 2. Module MOLE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/WorkStations/ASIC/Whac-A-Mole/src/GAME/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.MOLE
Compiling module xil_defaultlib.GAME_CONTROLLER
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.OVERALL_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OVERALL_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time: 0 | State: 00 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
Time: 25000 | State: 01 | Score:    0 | Level:  1 | Life Span:         60 | Gen Interval:         30
$finish called at time : 130 ns : File "D:/WorkStations/ASIC/Whac-A-Mole/tb/OVERALL_FSM_tb.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.871 ; gain = 0.000
run all
Time: 645000 | State: 01 | Score:    1 | Level:  1 | Life Span:         60 | Gen Interval:         30
Time: 2505000 | State: 01 | Score:    2 | Level:  1 | Life Span:         60 | Gen Interval:         30
Time: 3415000 | State: 01 | Score:    2 | Level:  2 | Life Span:         40 | Gen Interval:         15
Time: 3995000 | State: 10 | Score:    2 | Level:  2 | Life Span:         40 | Gen Interval:         15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\GAME\MOLE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\tb\OVERALL_FSM_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {D:/WorkStations/ASIC/Whac-A-Mole/sim/FSM/OVERALL_FSM_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 23:12:45 2025...
