@INPROCEEDINGS{rekhi2019,
  author={Rekhi, Angad S. and Zimmer, Brian and Nedovic, Nikola and Liu, Ningxi and Venkatesan, Rangharajan and Wang, Miaorong and Khailany, Brucek and Dally, William J. and Gray, C. Thomas},
  booktitle={2019 56th ACM/IEEE Design Automation Conference (DAC)}, 
  title={Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference}, 
  year={2019},
  volume={},
  number={},
  pages={1-6},
  doi={}}
@INPROCEEDINGS{chih2021,
  author={Chih, Yu-Der and Lee, Po-Hao and Fujiwara, Hidehiro and Shih, Yi-Chun and Lee, Chia-Fu and Naous, Rawan and Chen, Yu-Lin and Lo, Chieh-Pu and Lu, Cheng-Han and Mori, Haruki and Zhao, Wei-Chang and Sun, Dar and Sinangil, Mahmut E. and Chen, Yen-Huei and Chou, Tan-Li and Akarvardar, Kerem and Liao, Hung-Jen and Wang, Yih and Chang, Meng-Fan and Chang, Tsung-Yung Jonathan},
  booktitle={2021 IEEE International Solid- State Circuits Conference (ISSCC)}, 
  title={16.4 An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications}, 
  year={2021},
  volume={64},
  number={},
  pages={252-254},
  doi={10.1109/ISSCC42613.2021.9365766}}
@ARTICLE{kim2021,
  author={Kim, Hyunjoon and Yoo, Taegeun and Kim, Tony Tae-Hyoung and Kim, Bongjin},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks}, 
  year={2021},
  volume={},
  number={},
  pages={1-1},
  doi={10.1109/JSSC.2021.3061508}}
@INPROCEEDINGS{kim2019,
  author={Kim, Hyunjoon and Chen, Qian and Yoo, Taegeun and Kim, Tony Tae-Hyoung and Kim, Bongjin},
  booktitle={2019 International SoC Design Conference (ISOCC)}, 
  title={A Bit-Precision Reconfigurable Digital In-Memory Computing Macro for Energy-Efficient Processing of Artificial Neural Networks}, 
  year={2019},
  volume={},
  number={},
  pages={166-167},
  doi={10.1109/ISOCC47750.2019.9027679}}
@INPROCEEDINGS{chen2021,
  author={Chen, Zhengyu and Chen, Xi and Gu, Jie},
  booktitle={2021 IEEE International Solid- State Circuits Conference (ISSCC)}, 
  title={15.3 A 65nm 3T Dynamic Analog RAM-Based Computing-in-Memory Macro and CNN Accelerator with Retention Enhancement, Adaptive Analog Sparsity and 44TOPS/W System Energy Efficiency}, 
  year={2021},
  volume={64},
  number={},
  pages={240-242},
  doi={10.1109/ISSCC42613.2021.9366045}}
@INPROCEEDINGS{yoon2021,
  author={Yoon, Jong-Hyeok and Chang, Muya and Khwa, Win-San and Chih, Yu-Der and Chang, Meng-Fan and Raychowdhury, Arijit},
  booktitle={2021 IEEE International Solid- State Circuits Conference (ISSCC)}, 
  title={29.1 A 40nm 64Kb 56.67TOPS/W Read-Disturb-Tolerant Compute-in-Memory/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification}, 
  year={2021},
  volume={64},
  number={},
  pages={404-406},
  doi={10.1109/ISSCC42613.2021.9365926}}
@INPROCEEDINGS{xue2021,
  author={Xue, Cheng-Xin and Hung, Je-Min and Kao, Hui-Yao and Huang, Yen-Hsiang and Huang, Sheng-Po and Chang, Fu-Chun and Chen, Peng and Liu, Ta-Wei and Jhang, Chuan-Jia and Su, Chin-I and Khwa, Win-San and Lo, Chung-Chuan and Liu, Ren-Shuo and Hsieh, Chih-Cheng and Tang, Kea-Tiong and Chih, Yu-Der and Chang, Tsung-Yung Jonathan and Chang, Meng-Fan},
  booktitle={2021 IEEE International Solid- State Circuits Conference (ISSCC)}, 
  title={16.1 A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS/W for Tiny AI Edge Devices}, 
  year={2021},
  volume={64},
  number={},
  pages={245-247},
  doi={10.1109/ISSCC42613.2021.9365769}}
@ARTICLE{sayal2020,
  author={Sayal, Aseem and Nibhanupudi, S. S. Teja and Fathima, Shirin and Kulkarni, Jaydeep P.},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing}, 
  year={2020},
  volume={55},
  number={1},
  pages={60-75},
  doi={10.1109/JSSC.2019.2939888}}
@article{genc2019gemmini,
  title={Gemmini: An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures},
  author={Genc, Hasan and Haj-Ali, Ameer and Iyer, Vighnesh and Amid, Alon and Mao, Howard and Wright, John and Schmidt, Colin and Zhao, Jerry and Ou, Albert and Banister, Max and Shao, Yakun Sophia and Nikolic, Borivoje and Stoica, Ion and Asanovic, Krste},
  journal={arXiv preprint arXiv:1911.09925},
  year={2019}
}