#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  2 01:34:37 2022
# Process ID: 9380
# Current directory: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1
# Command line: vivado.exe -log top_module_teclado.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_teclado.tcl
# Log file: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/top_module_teclado.vds
# Journal file: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module_teclado.tcl -notrace
Command: synth_design -top top_module_teclado -part xc7a12ticsg325-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK.xci

INFO: [IP_Flow 19-2162] IP 'WCLK' is locked:
* Current project part 'xc7a12ticsg325-1L' and the part 'xc7a100tcsg324-1' used to customize the IP 'WCLK' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 671.727 ; gain = 178.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_teclado' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:23]
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-9380-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-9380-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_clock_catodo' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
	Parameter COUNT_CATODO bound to: 5000 - type: integer 
	Parameter BITS_CATODO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'module_clock_catodo' (2#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_2bit_counter' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_2bit_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_2bit_counter' (3#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_2bit_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_debouncer' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_DFF' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_DFF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_DFF' (4#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_DFF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_clock_catodo__parameterized0' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
	Parameter COUNT_CATODO bound to: 12500000 - type: integer 
	Parameter BITS_CATODO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'module_clock_catodo__parameterized0' (4#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_debouncer' (5#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'key_detector' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/key_detector.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'key_detector' (6#1) [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/key_detector.sv:23]
WARNING: [Synth 8-7023] instance 'nolabel_line102' of module 'key_detector' has 6 connections declared, but only 5 given [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:102]
INFO: [Synth 8-6157] synthesizing module 'module_key_encoding' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_key_encoding.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_key_encoding' (7#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_key_encoding.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module_teclado' (8#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:23]
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 736.426 ; gain = 243.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 736.426 ; gain = 243.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 736.426 ; gain = 243.277
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Finished Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc:198]
Finished Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_teclado_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/constrs_1/imports/Constraints/constraints_teclado.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_teclado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_teclado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 849.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 849.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for generate_clock_10Mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_clock_catodo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module module_2bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module module_DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module module_clock_catodo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module key_detector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module module_key_encoding 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port led_det_o[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_clock_10Mhz/CLK_10MHZ' to pin 'generate_clock_10Mhz/bbstub_CLK_10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 849.727 ; gain = 356.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |WCLK   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT3   |     3|
|5     |LUT4   |     7|
|6     |LUT5   |     1|
|7     |LUT6   |    25|
|8     |FDRE   |    32|
|9     |IBUF   |     3|
|10    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------------+------+
|      |Instance  |Module              |Cells |
+------+----------+--------------------+------+
|1     |top       |                    |    90|
|2     |  KE      |module_key_encoding |     1|
|3     |  en10kHz |module_clock_catodo |    64|
|4     |  ffc0    |module_DFF          |     1|
|5     |  ffc1    |module_DFF_0        |     1|
|6     |  ffe1    |module_DFF_1        |     1|
|7     |  ffe2    |module_DFF_2        |     1|
|8     |  u1      |module_2bit_counter |     6|
+------+----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 853.398 ; gain = 246.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 853.398 ; gain = 360.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 866.453 ; gain = 575.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/top_module_teclado.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_teclado_utilization_synth.rpt -pb top_module_teclado_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  2 01:35:17 2022...
