$comment
	File created using the following command:
		vcd file registrador_4_bits.msim.vcd -direction
$end
$date
	Fri Sep 30 21:59:29 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module registrador_4_bits_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLR $end
$var reg 1 # LD $end
$var reg 4 $ x [3:0] $end
$var wire 1 % q [3] $end
$var wire 1 & q [2] $end
$var wire 1 ' q [1] $end
$var wire 1 ( q [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 LD~combout $end
$var wire 1 1 CLK~combout $end
$var wire 1 2 CLK~clkctrl_outclk $end
$var wire 1 3 CLR~combout $end
$var wire 1 4 inst|inst13~0_combout $end
$var wire 1 5 inst12|inst13~0_combout $end
$var wire 1 6 inst|inst~regout $end
$var wire 1 7 inst10|inst13~0_combout $end
$var wire 1 8 inst10|inst~regout $end
$var wire 1 9 inst11|inst13~0_combout $end
$var wire 1 : inst11|inst~regout $end
$var wire 1 ; inst12|inst13~1_combout $end
$var wire 1 < inst12|inst~regout $end
$var wire 1 = x~combout [3] $end
$var wire 1 > x~combout [2] $end
$var wire 1 ? x~combout [1] $end
$var wire 1 @ x~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0@
0?
0>
0=
$end
#125000
1!
11
12
0)
#175000
1#
10
1)
15
#250000
0!
01
02
0)
#315000
b1 $
1@
1)
1;
#375000
1!
11
12
0)
1<
1(
#500000
0!
01
02
1)
#625000
1!
11
12
0)
#630000
b11 $
b10 $
0@
1?
1)
0;
19
#700000
0#
00
0)
05
#750000
0!
01
02
1)
#800000
1#
10
0)
15
#875000
1!
11
12
1)
0<
1:
0(
1'
#945000
b11 $
1@
0)
1;
#1000000
0!
01
02
1)
#1125000
1!
11
12
0)
1<
1(
#1250000
0!
01
02
1)
#1260000
b111 $
b101 $
b100 $
0@
0?
1>
0)
0;
09
17
#1320000
0#
00
1)
05
#1375000
1!
11
12
0)
#1500000
0!
01
02
1)
#1575000
b101 $
1#
1@
10
0)
1;
15
#1625000
1!
11
12
1)
0:
18
0'
1&
#1750000
0#
0!
00
01
02
0)
05
#1800000
1"
13
1)
0;
07
15
#1875000
1!
11
12
0)
0<
08
0(
0&
#1890000
b111 $
b110 $
0@
1?
1)
#1925000
1#
10
0)
#2000000
0!
01
02
1)
#2100000
0#
00
0)
#2125000
1!
11
12
1)
#2205000
b111 $
1@
0)
#2250000
0!
01
02
1)
#2275000
1#
10
0)
#2375000
1!
11
12
1)
#2450000
0#
00
0)
#2500000
0!
01
02
1)
#2520000
b1111 $
b1011 $
b1001 $
b1000 $
0@
0?
0>
1=
0)
#2625000
1#
1!
10
11
12
1)
#2750000
0!
01
02
0)
#2800000
0#
00
1)
#2835000
b1001 $
1@
0)
#2875000
1!
11
12
1)
#2975000
1#
10
0)
#3000000
0!
01
02
1)
#3125000
1!
11
12
0)
#3150000
b1011 $
b1010 $
0#
0@
1?
00
1)
#3200000
0"
03
0)
19
05
14
#3250000
0!
01
02
1)
#3325000
1#
10
0)
15
#3375000
1!
11
12
1)
1:
16
1'
1%
#3465000
b1011 $
1@
0)
1;
#3500000
0#
0!
00
01
02
1)
05
#3625000
1!
11
12
0)
#3675000
1#
10
1)
15
#3750000
0!
01
02
0)
#3780000
b1111 $
b1101 $
b1100 $
0@
0?
1>
1)
0;
09
17
#3850000
0#
00
0)
05
#3875000
1!
11
12
1)
#4000000
0!
01
02
0)
#4025000
1#
10
1)
15
#4095000
b1101 $
1@
0)
1;
#4125000
1!
11
12
1)
1<
0:
18
1(
0'
1&
#4200000
0#
00
0)
05
#4250000
0!
01
02
1)
#4375000
1#
1!
10
11
12
0)
15
#4410000
b1111 $
b1110 $
0@
1?
1)
0;
19
#4500000
0!
01
02
0)
#4550000
0#
00
1)
05
#4625000
1!
11
12
0)
#4725000
b1111 $
1#
1@
10
1)
1;
15
#4750000
0!
01
02
0)
#4875000
1!
11
12
1)
1:
1'
#4900000
0#
00
0)
05
#5000000
