#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Jan 25 01:58:25 2025
# Process ID: 8040
# Current directory: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20440 C:\Users\power\Documents\WSU\2024-25\Spring_25\EE_416\Git_testing\FPGA_Audio\Audio_Proj\Audio_Proj.xpr
# Log file: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/vivado.log
# Journal file: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj\vivado.jou
# Running On        :pwr_asus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :16507 MB
# Swap memory       :8321 MB
# Total Virtual     :24829 MB
# Available Virtual :14017 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
add_files -norecurse C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Audio_Pipeline.v
export_ip_user_files -of_objects  [get_files C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V] -no_script -reset -force -quiet
remove_files  C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/audio_pipeline_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/audio_pipeline_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
