#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jun 04 18:42:48 2018
# Process ID: 61512
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47472 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
update_compile_order -fileset sources_1
launch_simulation
source test.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source test.tcl
run all
restart
run all
relaunch_sim
run all
restart
run 1950 ns
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 74
run all
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 74
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 74
run all
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 74
step
step
step
step
step
step
step
add_wave {{/test/uut/sccpu/DIV_inst/ready}} 
relaunch_sim
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/M_PC_E1}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/M_PC_E0}} 
relaunch_sim
run all
restart
run 1950 ns
run 50 ns
run 50 ns
run 50 ns
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 74
run all
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 74
step
step
step
add_wave {{/test/uut/sccpu/M_PC/oZ}} 
relaunch_sim
restart
run 1950 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
add_wave {{/test/uut/sccpu/M_PC/iC4}} 
add_wave {{/test/uut/sccpu/M_PC/iS2}} 
add_wave {{/test/uut/sccpu/M_PC/iS1}} 
add_wave {{/test/uut/sccpu/M_PC/iS0}} 
relaunch_sim
restart
run 1950 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sccomp_dataflow [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1 -noclean_dir 
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source test.tcl
run all
add_wave {{/test/uut/sccpu/Status_inst/Q}} 
relaunch_sim
run all
reset_run synth_1
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/wsta}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/exc}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/mtc0}} 
relaunch_sim
run all
add_wave {{/test/uut/sccpu/Cause_inst/Q}} 
add_wave {{/test/uut/sccpu/Epc_inst/Q}} 
relaunch_sim
run 1950 ns
relaunch_sim
restart
run all
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1600} CONFIG.data_width {32} CONFIG.coefficient_file {C:/Users/GavinCJ/Desktop/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_run -jobs 2 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts -ip_user_files_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files -ipstatic_source_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test.tcl
relaunch_sim
restart
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
