$date
	Thu Jun 27 21:36:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module AND2X1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Y $end
$upscope $end
$scope module AND2X2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & Y $end
$upscope $end
$scope module AOI21X1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * I0_out $end
$var wire 1 + I1_out $end
$var wire 1 , Y $end
$upscope $end
$scope module AOI22X1 $end
$var wire 1 - A $end
$var wire 1 . B $end
$var wire 1 / C $end
$var wire 1 0 D $end
$var wire 1 1 I0_out $end
$var wire 1 2 I1_out $end
$var wire 1 3 I2_out $end
$var wire 1 4 Y $end
$upscope $end
$scope module BUFX2 $end
$var wire 1 5 A $end
$var wire 1 6 Y $end
$upscope $end
$scope module BUFX4 $end
$var wire 1 7 A $end
$var wire 1 8 Y $end
$upscope $end
$scope module CLKBUF1 $end
$var wire 1 9 A $end
$var wire 1 : Y $end
$upscope $end
$scope module CLKBUF2 $end
$var wire 1 ; A $end
$var wire 1 < Y $end
$upscope $end
$scope module CLKBUF3 $end
$var wire 1 = A $end
$var wire 1 > Y $end
$upscope $end
$scope module DFFNEGX1 $end
$var wire 1 ? CLK $end
$var wire 1 @ D $end
$var wire 1 A DS0000 $end
$var wire 1 B I0_CLOCK $end
$var wire 1 C P0002 $end
$var wire 1 D Q $end
$var reg 1 E NOTIFIER $end
$upscope $end
$scope module DFFPOSX1 $end
$var wire 1 F CLK $end
$var wire 1 G D $end
$var wire 1 H DS0000 $end
$var wire 1 I P0002 $end
$var wire 1 J Q $end
$var reg 1 K NOTIFIER $end
$upscope $end
$scope module DFFSR $end
$var wire 1 L CLK $end
$var wire 1 M D $end
$var wire 1 N \D&S $end
$var wire 1 O D_ $end
$var wire 1 P I0_CLEAR $end
$var wire 1 Q I0_SET $end
$var wire 1 R I7_out $end
$var wire 1 S P0002 $end
$var wire 1 T P0003 $end
$var wire 1 U Q $end
$var wire 1 V R $end
$var wire 1 W S $end
$var wire 1 X \S&R $end
$var wire 1 Y \~D&R $end
$var reg 1 Z NOTIFIER $end
$upscope $end
$scope module FAX1 $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 ] C $end
$var wire 1 ^ I0_out $end
$var wire 1 _ I1_out $end
$var wire 1 ` I3_out $end
$var wire 1 a I5_out $end
$var wire 1 b YC $end
$var wire 1 c YS $end
$upscope $end
$scope module FILL $end
$upscope $end
$scope module HAX1 $end
$var wire 1 d A $end
$var wire 1 e B $end
$var wire 1 f YC $end
$var wire 1 g YS $end
$upscope $end
$scope module INVX1 $end
$var wire 1 h A $end
$var wire 1 i Y $end
$upscope $end
$scope module INVX2 $end
$var wire 1 j A $end
$var wire 1 k Y $end
$upscope $end
$scope module INVX4 $end
$var wire 1 l A $end
$var wire 1 m Y $end
$upscope $end
$scope module INVX8 $end
$var wire 1 n A $end
$var wire 1 o Y $end
$upscope $end
$scope module LATCH $end
$var wire 1 p CLK $end
$var wire 1 q D $end
$var wire 1 r DS0000 $end
$var wire 1 s P0000 $end
$var wire 1 t Q $end
$var reg 1 u NOTIFIER $end
$upscope $end
$scope module MUX2X1 $end
$var wire 1 v A $end
$var wire 1 w B $end
$var wire 1 x I0_out $end
$var wire 1 y S $end
$var wire 1 z Y $end
$upscope $end
$scope module NAND2X1 $end
$var wire 1 { A $end
$var wire 1 | B $end
$var wire 1 } I0_out $end
$var wire 1 ~ Y $end
$upscope $end
$scope module NAND3X1 $end
$var wire 1 !" A $end
$var wire 1 "" B $end
$var wire 1 #" C $end
$var wire 1 $" I1_out $end
$var wire 1 %" Y $end
$upscope $end
$scope module NOR2X1 $end
$var wire 1 &" A $end
$var wire 1 '" B $end
$var wire 1 (" I0_out $end
$var wire 1 )" Y $end
$upscope $end
$scope module NOR3X1 $end
$var wire 1 *" A $end
$var wire 1 +" B $end
$var wire 1 ," C $end
$var wire 1 -" I1_out $end
$var wire 1 ." Y $end
$upscope $end
$scope module OAI21X1 $end
$var wire 1 /" A $end
$var wire 1 0" B $end
$var wire 1 1" C $end
$var wire 1 2" I0_out $end
$var wire 1 3" I1_out $end
$var wire 1 4" Y $end
$upscope $end
$scope module OAI22X1 $end
$var wire 1 5" A $end
$var wire 1 6" B $end
$var wire 1 7" C $end
$var wire 1 8" D $end
$var wire 1 9" I0_out $end
$var wire 1 :" I1_out $end
$var wire 1 ;" I2_out $end
$var wire 1 <" Y $end
$upscope $end
$scope module OR2X1 $end
$var wire 1 =" A $end
$var wire 1 >" B $end
$var wire 1 ?" Y $end
$upscope $end
$scope module OR2X2 $end
$var wire 1 @" A $end
$var wire 1 A" B $end
$var wire 1 B" Y $end
$upscope $end
$scope module TBUFX1 $end
$var wire 1 C" A $end
$var wire 1 D" EN $end
$var wire 1 E" I0_out $end
$var wire 1 F" Y $end
$upscope $end
$scope module TBUFX2 $end
$var wire 1 G" A $end
$var wire 1 H" EN $end
$var wire 1 I" I0_out $end
$var wire 1 J" Y $end
$upscope $end
$scope module XNOR2X1 $end
$var wire 1 K" A $end
$var wire 1 L" B $end
$var wire 1 M" I0_out $end
$var wire 1 N" Y $end
$upscope $end
$scope module XOR2X1 $end
$var wire 1 O" A $end
$var wire 1 P" B $end
$var wire 1 Q" Y $end
$upscope $end
$scope module tb $end
$var wire 4 R" DATA_OUT_e [3:0] $end
$var wire 12 S" SEL_B [11:0] $end
$var wire 4 T" SEL_AB [3:0] $end
$var wire 12 U" SEL_A [11:0] $end
$var wire 1 V" RESET_L $end
$var wire 4 W" DATA_OUT_c [3:0] $end
$var wire 32 X" DATA_B [31:0] $end
$var wire 32 Y" DATA_A [31:0] $end
$var wire 1 Z" CLK $end
$scope module nibble_cond $end
$var wire 12 [" SEL_B [11:0] $end
$var wire 4 \" SEL_AB [3:0] $end
$var wire 12 ]" SEL_A [11:0] $end
$var wire 1 V" RESET_L $end
$var wire 4 ^" NIBBLE_MAYOR [3:0] $end
$var wire 16 _" NIBBLES [15:0] $end
$var wire 32 `" DATA_B [31:0] $end
$var wire 32 a" DATA_A [31:0] $end
$var wire 1 Z" CLK $end
$var reg 4 b" DATA_OUT [3:0] $end
$scope module logica_seleccion $end
$var wire 12 c" SEL_B [11:0] $end
$var wire 4 d" SEL_AB [3:0] $end
$var wire 12 e" SEL_A [11:0] $end
$var wire 1 V" RESET_L $end
$var wire 16 f" NIBBLES [15:0] $end
$var wire 32 g" DATA_B [31:0] $end
$var wire 32 h" DATA_A [31:0] $end
$var wire 1 Z" CLK $end
$scope begin selectores[0] $end
$scope module seli $end
$var wire 1 i" sel $end
$var wire 3 j" selA [2:0] $end
$var wire 3 k" selB [2:0] $end
$var wire 1 V" reset_L $end
$var wire 32 l" dataB [31:0] $end
$var wire 32 m" dataA [31:0] $end
$var wire 1 Z" clk $end
$var reg 4 n" nibbleOut [3:0] $end
$upscope $end
$upscope $end
$scope begin selectores[1] $end
$scope module seli $end
$var wire 1 o" sel $end
$var wire 3 p" selA [2:0] $end
$var wire 3 q" selB [2:0] $end
$var wire 1 V" reset_L $end
$var wire 32 r" dataB [31:0] $end
$var wire 32 s" dataA [31:0] $end
$var wire 1 Z" clk $end
$var reg 4 t" nibbleOut [3:0] $end
$upscope $end
$upscope $end
$scope begin selectores[2] $end
$scope module seli $end
$var wire 1 u" sel $end
$var wire 3 v" selA [2:0] $end
$var wire 3 w" selB [2:0] $end
$var wire 1 V" reset_L $end
$var wire 32 x" dataB [31:0] $end
$var wire 32 y" dataA [31:0] $end
$var wire 1 Z" clk $end
$var reg 4 z" nibbleOut [3:0] $end
$upscope $end
$upscope $end
$scope begin selectores[3] $end
$scope module seli $end
$var wire 1 {" sel $end
$var wire 3 |" selA [2:0] $end
$var wire 3 }" selB [2:0] $end
$var wire 1 V" reset_L $end
$var wire 32 ~" dataB [31:0] $end
$var wire 32 !# dataA [31:0] $end
$var wire 1 Z" clk $end
$var reg 4 "# nibbleOut [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module nibble_mayor $end
$var wire 16 ## NIBBLES [15:0] $end
$var wire 4 $# out [3:0] $end
$var wire 4 %# nm_1 [3:0] $end
$var wire 4 &# nm_0 [3:0] $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 4 '# NIBBLE_MAYOR [3:0] $end
$scope module comp01 $end
$var wire 4 (# nm2_a [3:0] $end
$var wire 4 )# nm2_a_late_4CLK [3:0] $end
$var wire 4 *# nm2_b [3:0] $end
$var wire 4 +# nm2_b_late_4CLK [3:0] $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 4 ,# nm2_mayor [3:0] $end
$var reg 2 -# nm2_selector [1:0] $end
$var reg 1 .# nm2_selector_de_nibble $end
$scope begin comparadores_de_bit[0] $end
$scope module bit_mayor_i $end
$var wire 1 /# bm_a $end
$var wire 1 0# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 1# bm_distintos $end
$var reg 1 2# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[1] $end
$scope module bit_mayor_i $end
$var wire 1 3# bm_a $end
$var wire 1 4# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 5# bm_distintos $end
$var reg 1 6# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[2] $end
$scope module bit_mayor_i $end
$var wire 1 7# bm_a $end
$var wire 1 8# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 9# bm_distintos $end
$var reg 1 :# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[3] $end
$scope module bit_mayor_i $end
$var wire 1 ;# bm_a $end
$var wire 1 <# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 =# bm_distintos $end
$var reg 1 ># bm_selector $end
$upscope $end
$upscope $end
$upscope $end
$scope module comp02 $end
$var wire 4 ?# nm2_a [3:0] $end
$var wire 4 @# nm2_a_late_4CLK [3:0] $end
$var wire 4 A# nm2_b [3:0] $end
$var wire 4 B# nm2_b_late_4CLK [3:0] $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 4 C# nm2_mayor [3:0] $end
$var reg 2 D# nm2_selector [1:0] $end
$var reg 1 E# nm2_selector_de_nibble $end
$scope begin comparadores_de_bit[0] $end
$scope module bit_mayor_i $end
$var wire 1 F# bm_a $end
$var wire 1 G# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 H# bm_distintos $end
$var reg 1 I# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[1] $end
$scope module bit_mayor_i $end
$var wire 1 J# bm_a $end
$var wire 1 K# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 L# bm_distintos $end
$var reg 1 M# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[2] $end
$scope module bit_mayor_i $end
$var wire 1 N# bm_a $end
$var wire 1 O# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 P# bm_distintos $end
$var reg 1 Q# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[3] $end
$scope module bit_mayor_i $end
$var wire 1 R# bm_a $end
$var wire 1 S# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 T# bm_distintos $end
$var reg 1 U# bm_selector $end
$upscope $end
$upscope $end
$upscope $end
$scope module comp03 $end
$var wire 4 V# nm2_a [3:0] $end
$var wire 4 W# nm2_a_late_4CLK [3:0] $end
$var wire 4 X# nm2_b [3:0] $end
$var wire 4 Y# nm2_b_late_4CLK [3:0] $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 4 Z# nm2_mayor [3:0] $end
$var reg 2 [# nm2_selector [1:0] $end
$var reg 1 \# nm2_selector_de_nibble $end
$scope begin comparadores_de_bit[0] $end
$scope module bit_mayor_i $end
$var wire 1 ]# bm_a $end
$var wire 1 ^# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 _# bm_distintos $end
$var reg 1 `# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[1] $end
$scope module bit_mayor_i $end
$var wire 1 a# bm_a $end
$var wire 1 b# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 c# bm_distintos $end
$var reg 1 d# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[2] $end
$scope module bit_mayor_i $end
$var wire 1 e# bm_a $end
$var wire 1 f# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 g# bm_distintos $end
$var reg 1 h# bm_selector $end
$upscope $end
$upscope $end
$scope begin comparadores_de_bit[3] $end
$scope module bit_mayor_i $end
$var wire 1 i# bm_a $end
$var wire 1 j# bm_b $end
$var wire 1 V" RESET_L $end
$var wire 1 Z" CLK $end
$var reg 1 k# bm_distintos $end
$var reg 1 l# bm_selector $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module nibble_estr $end
$var wire 4 m# DATA_OUT [3:0] $end
$var wire 12 n# SEL_B [11:0] $end
$var wire 4 o# SEL_AB [3:0] $end
$var wire 12 p# SEL_A [11:0] $end
$var wire 1 V" RESET_L $end
$var wire 32 q# DATA_B [31:0] $end
$var wire 32 r# DATA_A [31:0] $end
$var wire 1 Z" CLK $end
$upscope $end
$scope module test01 $end
$var wire 4 s# DATA_OUT_c [3:0] $end
$var wire 4 t# DATA_OUT_e [3:0] $end
$var wire 1 u# check_data_out $end
$var reg 1 Z" CLK $end
$var reg 32 v# DATA_A [31:0] $end
$var reg 32 w# DATA_B [31:0] $end
$var reg 1 V" RESET_L $end
$var reg 12 x# SEL_A [11:0] $end
$var reg 4 y# SEL_AB [3:0] $end
$var reg 12 z# SEL_B [11:0] $end
$scope module c0 $end
$var wire 1 Z" CLK $end
$var wire 4 {# DATA_OUT_c [3:0] $end
$var wire 4 |# DATA_OUT_e [3:0] $end
$var wire 1 V" RESET_L $end
$var reg 1 u# check_data_out $end
$var reg 4 }# out_c [3:0] $end
$var reg 4 ~# out_e [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ~#
bx }#
b0 |#
bx {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
xu#
b0 t#
bx s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b0 !#
b0 ~"
b0 }"
b0 |"
0{"
bx z"
b0 y"
b0 x"
b0 w"
b0 v"
0u"
bx t"
b0 s"
b0 r"
b0 q"
b0 p"
0o"
bx n"
b0 m"
b0 l"
b0 k"
b0 j"
0i"
b0 h"
b0 g"
bx f"
b0 e"
b0 d"
b0 c"
bx b"
b0 a"
b0 `"
bx _"
bx ^"
b0 ]"
b0 \"
b0 ["
0Z"
b0 Y"
b0 X"
bx W"
0V"
b0 U"
b0 T"
b0 S"
b0 R"
xQ"
zP"
zO"
xN"
xM"
zL"
zK"
xJ"
zI"
zH"
zG"
xF"
zE"
zD"
zC"
xB"
zA"
z@"
x?"
z>"
z="
x<"
x;"
x:"
x9"
z8"
z7"
z6"
z5"
x4"
x3"
x2"
z1"
z0"
z/"
x."
x-"
z,"
z+"
z*"
x)"
x("
z'"
z&"
x%"
x$"
z#"
z""
z!"
x~
x}
z|
z{
zz
zy
zx
zw
zv
xu
zt
zs
zr
zq
zp
zo
zn
zm
zl
zk
zj
zi
zh
xg
xf
ze
zd
xc
xb
xa
x`
x_
x^
z]
z\
z[
xZ
xY
xX
zW
zV
zU
zT
zS
zR
zQ
zP
zO
xN
zM
zL
xK
zJ
zI
zH
zG
zF
xE
zD
zC
zB
zA
z@
z?
z>
z=
z<
z;
z:
z9
z8
z7
z6
z5
x4
x3
x2
x1
z0
z/
z.
z-
x,
x+
x*
z)
z(
z'
x&
z%
z$
x#
z"
z!
$end
#200
0/#
03#
07#
0;#
00#
04#
08#
0<#
0F#
0J#
0N#
0R#
0G#
0K#
0O#
0S#
b0 s#
b0 {#
b0 (#
b0 *#
b0 ?#
b0 A#
0]#
0a#
0e#
0i#
0^#
0b#
0f#
0j#
b0 n"
b0 t"
b0 z"
b0 _"
b0 f"
b0 ##
b0 "#
01#
02#
05#
06#
09#
0:#
0=#
0>#
b0 +#
b0 )#
b0 -#
0.#
b0 &#
b0 ,#
b0 V#
0H#
0I#
0L#
0M#
0P#
0Q#
0T#
0U#
b0 B#
b0 @#
b0 D#
0E#
b0 %#
b0 C#
b0 X#
0_#
0`#
0c#
0d#
0g#
0h#
0k#
0l#
b0 Y#
b0 W#
b0 [#
0\#
b0 $#
b0 Z#
b0 ^"
b0 '#
b0 W"
b0 b"
b0 ~#
b0 }#
1u#
1Z"
#400
0Z"
#600
1V"
1Z"
#800
0Z"
#1000
1Z"
#1200
0Z"
#1400
1{"
1o"
b111 }"
b100 w"
b10 q"
b1 k"
b111 |"
b100 v"
b10 p"
b1 j"
b1010 T"
b1010 \"
b1010 d"
b1010 o#
b1010 y#
b111100010001 S"
b111100010001 ["
b111100010001 c"
b111100010001 n#
b111100010001 z#
b111100010001 U"
b111100010001 ]"
b111100010001 e"
b111100010001 p#
b111100010001 x#
b10001001101010111100110111101111 X"
b10001001101010111100110111101111 `"
b10001001101010111100110111101111 g"
b10001001101010111100110111101111 l"
b10001001101010111100110111101111 r"
b10001001101010111100110111101111 x"
b10001001101010111100110111101111 ~"
b10001001101010111100110111101111 q#
b10001001101010111100110111101111 w#
b1001000110100010101100111 Y"
b1001000110100010101100111 a"
b1001000110100010101100111 h"
b1001000110100010101100111 m"
b1001000110100010101100111 s"
b1001000110100010101100111 y"
b1001000110100010101100111 !#
b1001000110100010101100111 r#
b1001000110100010101100111 v#
1Z"
#1600
0Z"
#1800
13#
17#
10#
18#
1<#
1F#
1J#
1S#
b110 (#
b1101 *#
b11 ?#
b1000 A#
b110 n"
b1101 t"
b11 z"
b1000001111010110 _"
b1000001111010110 f"
b1000001111010110 ##
b1000 "#
1Z"
#2000
0Z"
#2200
1T#
1U#
1L#
1H#
1=#
1>#
15#
11#
12#
1Z"
#2400
0Z"
#2600
b11 -#
b11 D#
1Z"
#2800
0Z"
#3000
b1000 B#
b11 @#
b1101 +#
b110 )#
1Z"
#3200
0Z"
#3400
1a#
1e#
1^#
1b#
b110 &#
b110 ,#
b110 V#
b11 %#
b11 C#
b11 X#
1Z"
#3600
0Z"
#3800
1g#
1_#
1`#
1Z"
#4000
0Z"
#4200
b10 [#
1Z"
#4400
0Z"
#4600
0{"
1u"
0o"
1i"
b101 }"
b10 w"
b1 q"
b111 k"
b11 |"
b101 v"
b110 p"
b0 j"
b101 T"
b101 \"
b101 d"
b101 o#
b101 y#
b101010001111 S"
b101010001111 ["
b101010001111 c"
b101010001111 n#
b101010001111 z#
b11101110000 U"
b11101110000 ]"
b11101110000 e"
b11101110000 p#
b11101110000 x#
b11111001111010001101011111000110 X"
b11111001111010001101011111000110 `"
b11111001111010001101011111000110 g"
b11111001111010001101011111000110 l"
b11111001111010001101011111000110 r"
b11111001111010001101011111000110 x"
b11111001111010001101011111000110 ~"
b11111001111010001101011111000110 q#
b11111001111010001101011111000110 w#
b10100000101100011100001011010011 Y"
b10100000101100011100001011010011 a"
b10100000101100011100001011010011 h"
b10100000101100011100001011010011 m"
b10100000101100011100001011010011 s"
b10100000101100011100001011010011 y"
b10100000101100011100001011010011 !#
b10100000101100011100001011010011 r#
b10100000101100011100001011010011 v#
b11 Y#
b110 W#
1Z"
#4800
0Z"
#5000
1/#
1;#
00#
08#
0<#
1N#
1O#
b1111 (#
b0 *#
b111 ?#
b1100 A#
b1111 n"
b0 t"
b111 z"
b1100011100001111 _"
b1100011100001111 f"
b1100011100001111 ##
b1100 "#
b110 $#
b110 Z#
1Z"
#5200
0Z"
#5400
b110 ^"
b110 '#
0>#
19#
02#
1Z"
#5600
0Z"
#5800
b110 s#
b110 {#
b110 W"
b110 b"
1Z"
#6000
0Z"
#6200
b110 }#
b1100 B#
b111 @#
b0 +#
b1111 )#
1Z"
#6400
0Z"
#6600
1]#
1i#
1f#
b1111 &#
b1111 ,#
b1111 V#
b111 %#
b111 C#
b111 X#
0u#
1Z"
#6800
0Z"
#7000
1k#
0g#
0_#
1Z"
#7200
0Z"
#7400
b11 [#
1Z"
#7600
0Z"
#7800
b111 Y#
b1111 W#
1Z"
#8000
0Z"
#8200
b1111 $#
b1111 Z#
1Z"
#8400
0Z"
#8600
b1111 ^"
b1111 '#
1Z"
#8800
0Z"
#9000
b1111 s#
b1111 {#
b1111 W"
b1111 b"
1Z"
#9200
0Z"
#9400
b1111 }#
1Z"
#9600
0Z"
#9800
1Z"
#10000
0Z"
#10200
1Z"
#10400
0Z"
#10600
1Z"
#10800
0Z"
#11000
0V"
1Z"
#11200
0Z"
#11400
0/#
03#
07#
0;#
0F#
0J#
0N#
0O#
0S#
b0 s#
b0 {#
b0 (#
b0 ?#
b0 A#
0]#
0a#
0e#
0i#
0^#
0b#
0f#
b0 n"
b0 z"
b0 _"
b0 f"
b0 ##
b0 "#
01#
05#
09#
0=#
b0 )#
b0 -#
b0 &#
b0 ,#
b0 V#
0H#
0L#
0T#
0U#
b0 B#
b0 @#
b0 D#
b0 %#
b0 C#
b0 X#
0`#
0k#
b0 Y#
b0 W#
b0 [#
b0 $#
b0 Z#
b0 ^"
b0 '#
b0 W"
b0 b"
b0 }#
1u#
1Z"
#11600
0Z"
#11800
1Z"
