{"use IEEE.std_logic_1164.all;", "use IEEE.std_logic_signed.all;", 
 "use IEEE.numeric_std.all;", "ENTITY loadregister IS", "PORT(", 
 "  Ck: IN STD_LOGIC;", "  CE : IN STD_LOGIC;", "  Rst : IN STD_LOGIC;", 
 "  ctl : IN  STD_LOGIC;", "  ValInit : IN  SIGNED (15 DOWNTO 0);", 
 "  result : OUT  SIGNED (15 DOWNTO 0)", ");", "END loadregister;", 
 "ARCHITECTURE behavioural OF loadregister IS", 
 "    SIGNAL s :  SIGNED (15 DOWNTO 0) := \"0000000000000000\";", 
 "    SIGNAL z :  SIGNED (15 DOWNTO 0) := \"0000000000000000\";", 
 "  -- Insert missing components here!---------", "BEGIN", 
 "    result <= z;", "    PROCESS(ck) BEGIN IF (ck = '1' AND ck'EVENT) THEN", 
 "      IF CE='1' THEN z <= s; END IF;", "                END IF;", 
 "    END PROCESS;", 
 "    s <= ValInit WHEN ctl = '1' ELSE \"0000000000000000\";", 
 "END behavioural;"}
