#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jan 26 16:09:51 2023
# Process ID: 36845
# Current directory: /home/lnc3770a/Cours/MASTER/Simul_archi_mat
# Command line: vivado
# Log file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.log
# Journal file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.jou
# Running On: pc-u3-305-05, OS: Linux, CPU Frequency: 2063.430 MHz, CPU Physical cores: 8, Host memory: 16484 MB
#-----------------------------------------------------------
start_gui
create_project zybo-tp1 /home/lnc3770a/Cours/MASTER/Simul_archi_mat/zybo-tp1 -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
set_property  ip_repo_paths  /nfs/xilinx/vivado-library [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
add_files -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/pulse_gen.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/test/test_pulse_gen.vhd
export_ip_user_files -of_objects  [get_files /home/lnc3770a/Cours/MASTER/Simul_archi_mat/pulse_gen.vhd] -no_script -reset -force -quiet
remove_files  /home/lnc3770a/Cours/MASTER/Simul_archi_mat/pulse_gen.vhd
add_files -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/code/pulse_gen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
source test_pulse_gen.tcl
close_sim
launch_simulation
source test_pulse_gen.tcl
restart
run 10 s
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/test/test_pulse_gen.vhd
launch_simulation
source test_pulse_gen.tcl
restart
run 10 s
close_sim
launch_simulation
source test_pulse_gen.tcl
restart
run 10 s
close_sim
launch_simulation
source test_pulse_gen.tcl
restart
run 10 s
restart
run 10 s
run 10 s
restart
run 10 s
restart
run 10 s
restart
run 10 s
restart
restart
run 10 s
restart
run 10 s
restart
run 10 s
restart
run 10 s
close_sim
launch_simulation
source test_pulse_gen.tcl
restart
run 10 s
restart
run 10 s
restart
restart
run 10 s
run 10 s
restart
run 10 s
restart
run 10 s
close_sim
