{
  "module_name": "phy.c",
  "hash_id": "1afbefbc921f941034f56c22d8f808c409eb858a937779099205fabd2ba0e481",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/phy.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../pci.h\"\n#include \"../ps.h\"\n#include \"../core.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"hw.h\"\n#include \"phy.h\"\n#include \"../rtl8192c/phy_common.h\"\n#include \"rf.h\"\n#include \"dm.h\"\n#include \"../rtl8192c/dm_common.h\"\n#include \"../rtl8192c/fw_common.h\"\n#include \"table.h\"\n\nstatic bool _rtl92c_phy_config_mac_with_headerfile(struct ieee80211_hw *hw);\n\nu32 rtl92c_phy_query_rf_reg(struct ieee80211_hw *hw,\n\t\t\t    enum radio_path rfpath, u32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 original_value, readback_value, bitshift;\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), rfpath(%#x), bitmask(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\tif (rtlphy->rf_mode != RF_OP_BY_FW) {\n\t\toriginal_value = _rtl92c_phy_rf_serial_read(hw,\n\t\t\t\t\t\t\t    rfpath, regaddr);\n\t} else {\n\t\toriginal_value = _rtl92c_phy_fw_rf_serial_read(hw,\n\t\t\t\t\t\t\t       rfpath, regaddr);\n\t}\n\n\tbitshift = calculate_bit_shift(bitmask);\n\treadback_value = (original_value & bitmask) >> bitshift;\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), rfpath(%#x), bitmask(%#x), original_value(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask, original_value);\n\n\treturn readback_value;\n}\n\nbool rtl92c_phy_mac_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool is92c = IS_92C_SERIAL(rtlhal->version);\n\tbool rtstatus = _rtl92c_phy_config_mac_with_headerfile(hw);\n\n\tif (is92c)\n\t\trtl_write_byte(rtlpriv, 0x14, 0x71);\n\telse\n\t\trtl_write_byte(rtlpriv, 0x04CA, 0x0A);\n\treturn rtstatus;\n}\n\nbool rtl92c_phy_bb_config(struct ieee80211_hw *hw)\n{\n\tbool rtstatus = true;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu16 regval;\n\tu32 regvaldw;\n\tu8 reg_hwparafile = 1;\n\n\t_rtl92c_phy_init_bb_rf_register_definition(hw);\n\tregval = rtl_read_word(rtlpriv, REG_SYS_FUNC_EN);\n\trtl_write_word(rtlpriv, REG_SYS_FUNC_EN,\n\t\t       regval | BIT(13) | BIT(0) | BIT(1));\n\trtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL, 0x83);\n\trtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL + 1, 0xdb);\n\trtl_write_byte(rtlpriv, REG_RF_CTRL, RF_EN | RF_RSTB | RF_SDMRSTB);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN,\n\t\t       FEN_PPLL | FEN_PCIEA | FEN_DIO_PCIE |\n\t\t       FEN_BB_GLB_RSTN | FEN_BBRSTB);\n\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL + 1, 0x80);\n\tregvaldw = rtl_read_dword(rtlpriv, REG_LEDCFG0);\n\trtl_write_dword(rtlpriv, REG_LEDCFG0, regvaldw | BIT(23));\n\tif (reg_hwparafile == 1)\n\t\trtstatus = _rtl92c_phy_bb8192c_config_parafile(hw);\n\treturn rtstatus;\n}\n\nvoid rtl92ce_phy_set_rf_reg(struct ieee80211_hw *hw,\n\t\t\t    enum radio_path rfpath,\n\t\t\t    u32 regaddr, u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tu32 original_value, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\tregaddr, bitmask, data, rfpath);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\tif (rtlphy->rf_mode != RF_OP_BY_FW) {\n\t\tif (bitmask != RFREG_OFFSET_MASK) {\n\t\t\toriginal_value = _rtl92c_phy_rf_serial_read(hw,\n\t\t\t\t\t\t\t\t    rfpath,\n\t\t\t\t\t\t\t\t    regaddr);\n\t\t\tbitshift = calculate_bit_shift(bitmask);\n\t\t\tdata =\n\t\t\t    ((original_value & (~bitmask)) |\n\t\t\t     (data << bitshift));\n\t\t}\n\n\t\t_rtl92c_phy_rf_serial_write(hw, rfpath, regaddr, data);\n\t} else {\n\t\tif (bitmask != RFREG_OFFSET_MASK) {\n\t\t\toriginal_value = _rtl92c_phy_fw_rf_serial_read(hw,\n\t\t\t\t\t\t\t\t       rfpath,\n\t\t\t\t\t\t\t\t       regaddr);\n\t\t\tbitshift = calculate_bit_shift(bitmask);\n\t\t\tdata =\n\t\t\t    ((original_value & (~bitmask)) |\n\t\t\t     (data << bitshift));\n\t\t}\n\t\t_rtl92c_phy_fw_rf_serial_write(hw, rfpath, regaddr, data);\n\t}\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\tregaddr, bitmask, data, rfpath);\n}\n\nstatic bool _rtl92c_phy_config_mac_with_headerfile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\tu32 arraylength;\n\tu32 *ptrarray;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Read Rtl819XMACPHY_Array\\n\");\n\tarraylength = MAC_2T_ARRAYLENGTH;\n\tptrarray = RTL8192CEMAC_2T_ARRAY;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Img:RTL8192CEMAC_2T_ARRAY\\n\");\n\tfor (i = 0; i < arraylength; i = i + 2)\n\t\trtl_write_byte(rtlpriv, ptrarray[i], (u8) ptrarray[i + 1]);\n\treturn true;\n}\n\nbool _rtl92ce_phy_config_bb_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t    u8 configtype)\n{\n\tint i;\n\tu32 *phy_regarray_table;\n\tu32 *agctab_array_table;\n\tu16 phy_reg_arraylen, agctab_arraylen;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_92C_SERIAL(rtlhal->version)) {\n\t\tagctab_arraylen = AGCTAB_2TARRAYLENGTH;\n\t\tagctab_array_table = RTL8192CEAGCTAB_2TARRAY;\n\t\tphy_reg_arraylen = PHY_REG_2TARRAY_LENGTH;\n\t\tphy_regarray_table = RTL8192CEPHY_REG_2TARRAY;\n\t} else {\n\t\tagctab_arraylen = AGCTAB_1TARRAYLENGTH;\n\t\tagctab_array_table = RTL8192CEAGCTAB_1TARRAY;\n\t\tphy_reg_arraylen = PHY_REG_1TARRAY_LENGTH;\n\t\tphy_regarray_table = RTL8192CEPHY_REG_1TARRAY;\n\t}\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tfor (i = 0; i < phy_reg_arraylen; i = i + 2) {\n\t\t\trtl_addr_delay(phy_regarray_table[i]);\n\t\t\trtl_set_bbreg(hw, phy_regarray_table[i], MASKDWORD,\n\t\t\t\t      phy_regarray_table[i + 1]);\n\t\t\tudelay(1);\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"The phy_regarray_table[0] is %x Rtl819XPHY_REGArray[1] is %x\\n\",\n\t\t\t\tphy_regarray_table[i],\n\t\t\t\tphy_regarray_table[i + 1]);\n\t\t}\n\t} else if (configtype == BASEBAND_CONFIG_AGC_TAB) {\n\t\tfor (i = 0; i < agctab_arraylen; i = i + 2) {\n\t\t\trtl_set_bbreg(hw, agctab_array_table[i], MASKDWORD,\n\t\t\t\t      agctab_array_table[i + 1]);\n\t\t\tudelay(1);\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"The agctab_array_table[0] is %x Rtl819XPHY_REGArray[1] is %x\\n\",\n\t\t\t\tagctab_array_table[i],\n\t\t\t\tagctab_array_table[i + 1]);\n\t\t}\n\t}\n\treturn true;\n}\n\nbool _rtl92ce_phy_config_bb_with_pgheaderfile(struct ieee80211_hw *hw,\n\t\t\t\t\t      u8 configtype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tint i;\n\tu32 *phy_regarray_table_pg;\n\tu16 phy_regarray_pg_len;\n\n\tphy_regarray_pg_len = PHY_REG_ARRAY_PGLENGTH;\n\tphy_regarray_table_pg = RTL8192CEPHY_REG_ARRAY_PG;\n\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tfor (i = 0; i < phy_regarray_pg_len; i = i + 3) {\n\t\t\trtl_addr_delay(phy_regarray_table_pg[i]);\n\n\t\t\t_rtl92c_store_pwrindex_diffrate_offset(hw,\n\t\t\t\t\t       phy_regarray_table_pg[i],\n\t\t\t\t\t       phy_regarray_table_pg[i + 1],\n\t\t\t\t\t       phy_regarray_table_pg[i + 2]);\n\t\t}\n\t} else {\n\n\t\trtl_dbg(rtlpriv, COMP_SEND, DBG_TRACE,\n\t\t\t\"configtype != BaseBand_Config_PHY_REG\\n\");\n\t}\n\treturn true;\n}\n\nbool rtl92c_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t  enum radio_path rfpath)\n{\n\n\tint i;\n\tu32 *radioa_array_table;\n\tu32 *radiob_array_table;\n\tu16 radioa_arraylen, radiob_arraylen;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_92C_SERIAL(rtlhal->version)) {\n\t\tradioa_arraylen = RADIOA_2TARRAYLENGTH;\n\t\tradioa_array_table = RTL8192CERADIOA_2TARRAY;\n\t\tradiob_arraylen = RADIOB_2TARRAYLENGTH;\n\t\tradiob_array_table = RTL8192CE_RADIOB_2TARRAY;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Radio_A:RTL8192CERADIOA_2TARRAY\\n\");\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Radio_B:RTL8192CE_RADIOB_2TARRAY\\n\");\n\t} else {\n\t\tradioa_arraylen = RADIOA_1TARRAYLENGTH;\n\t\tradioa_array_table = RTL8192CE_RADIOA_1TARRAY;\n\t\tradiob_arraylen = RADIOB_1TARRAYLENGTH;\n\t\tradiob_array_table = RTL8192CE_RADIOB_1TARRAY;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Radio_A:RTL8192CE_RADIOA_1TARRAY\\n\");\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Radio_B:RTL8192CE_RADIOB_1TARRAY\\n\");\n\t}\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Radio No %x\\n\", rfpath);\n\tswitch (rfpath) {\n\tcase RF90_PATH_A:\n\t\tfor (i = 0; i < radioa_arraylen; i = i + 2) {\n\t\t\trtl_rfreg_delay(hw, rfpath, radioa_array_table[i],\n\t\t\t\t\tRFREG_OFFSET_MASK,\n\t\t\t\t\tradioa_array_table[i + 1]);\n\t\t}\n\t\tbreak;\n\tcase RF90_PATH_B:\n\t\tfor (i = 0; i < radiob_arraylen; i = i + 2) {\n\t\t\trtl_rfreg_delay(hw, rfpath, radiob_array_table[i],\n\t\t\t\t\tRFREG_OFFSET_MASK,\n\t\t\t\t\tradiob_array_table[i + 1]);\n\t\t}\n\t\tbreak;\n\tcase RF90_PATH_C:\n\tcase RF90_PATH_D:\n\t\tpr_info(\"Incorrect rfpath %#x\\n\", rfpath);\n\t\tbreak;\n\tdefault:\n\t\tpr_info(\"switch case %#x not processed\\n\", rfpath);\n\t\tbreak;\n\t}\n\treturn true;\n}\n\nvoid rtl92ce_phy_set_bw_mode_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu8 reg_bw_opmode;\n\tu8 reg_prsr_rsc;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"Switch to %s bandwidth\\n\",\n\t\trtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20 ?\n\t\t\"20MHz\" : \"40MHz\");\n\n\tif (is_hal_stop(rtlhal)) {\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\treturn;\n\t}\n\n\treg_bw_opmode = rtl_read_byte(rtlpriv, REG_BWOPMODE);\n\treg_prsr_rsc = rtl_read_byte(rtlpriv, REG_RRSR + 2);\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\treg_bw_opmode |= BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\treg_bw_opmode &= ~BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\treg_prsr_rsc =\n\t\t    (reg_prsr_rsc & 0x90) | (mac->cur_40_prime_sc << 5);\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 2, reg_prsr_rsc);\n\t\tbreak;\n\tdefault:\n\t\tpr_info(\"unknown bandwidth: %#X\\n\", rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x1);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x1);\n\n\t\trtl_set_bbreg(hw, RCCK0_SYSTEM, BCCK_SIDEBAND,\n\t\t\t      (mac->cur_40_prime_sc >> 1));\n\t\trtl_set_bbreg(hw, ROFDM1_LSTF, 0xC00, mac->cur_40_prime_sc);\n\t\trtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 0);\n\n\t\trtl_set_bbreg(hw, 0x818, (BIT(26) | BIT(27)),\n\t\t\t      (mac->cur_40_prime_sc ==\n\t\t\t       HAL_PRIME_CHNL_OFFSET_LOWER) ? 2 : 1);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\",\n\t\t       rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\trtl92ce_phy_rf6052_set_bandwidth(hw, rtlphy->current_chan_bw);\n\trtlphy->set_bwmode_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"<==\\n\");\n}\n\nvoid _rtl92ce_phy_lc_calibrate(struct ieee80211_hw *hw, bool is2t)\n{\n\tu8 tmpreg;\n\tu32 rf_a_mode = 0, rf_b_mode = 0, lc_cal;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\ttmpreg = rtl_read_byte(rtlpriv, 0xd03);\n\n\tif ((tmpreg & 0x70) != 0)\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg & 0x8F);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trf_a_mode = rtl_get_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS);\n\n\t\tif (is2t)\n\t\t\trf_b_mode = rtl_get_rfreg(hw, RF90_PATH_B, 0x00,\n\t\t\t\t\t\t  MASK12BITS);\n\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS,\n\t\t\t      (rf_a_mode & 0x8FFFF) | 0x10000);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      (rf_b_mode & 0x8FFFF) | 0x10000);\n\t}\n\tlc_cal = rtl_get_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS, lc_cal | 0x08000);\n\n\tmdelay(100);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS, rf_a_mode);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      rf_b_mode);\n\t} else {\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n\t}\n}\n\nstatic bool _rtl92ce_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t\t    enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tbool bresult = true;\n\tu8 i, queue_id;\n\tstruct rtl8192_tx_ring *ring = NULL;\n\n\tswitch (rfpwr_state) {\n\tcase ERFON:{\n\t\t\tif ((ppsc->rfpwr_state == ERFOFF) &&\n\t\t\t    RT_IN_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC)) {\n\t\t\t\tbool rtstatus;\n\t\t\t\tu32 initializecount = 0;\n\n\t\t\t\tdo {\n\t\t\t\t\tinitializecount++;\n\t\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\t\t\"IPS Set eRf nic enable\\n\");\n\t\t\t\t\trtstatus = rtl_ps_enable_nic(hw);\n\t\t\t\t} while (!rtstatus && (initializecount < 10));\n\t\t\t\tRT_CLEAR_PS_LEVEL(ppsc,\n\t\t\t\t\t\t  RT_RF_OFF_LEVL_HALT_NIC);\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\t\"Set ERFON slept:%d ms\\n\",\n\t\t\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t\t\t\t ppsc->last_sleep_jiffies));\n\t\t\t\tppsc->last_awake_jiffies = jiffies;\n\t\t\t\trtl92ce_phy_set_rf_on(hw);\n\t\t\t}\n\t\t\tif (mac->link_state == MAC80211_LINKED) {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\t       LED_CTL_LINK);\n\t\t\t} else {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\t       LED_CTL_NO_LINK);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase ERFOFF:{\n\t\t\tif (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\t\"IPS Set eRf nic disable\\n\");\n\t\t\t\trtl_ps_disable_nic(hw);\n\t\t\t\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t\t\t} else {\n\t\t\t\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS) {\n\t\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\t       LED_CTL_NO_LINK);\n\t\t\t\t} else {\n\t\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\t     LED_CTL_POWER_OFF);\n\t\t\t\t}\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase ERFSLEEP:{\n\t\t\tif (ppsc->rfpwr_state == ERFOFF)\n\t\t\t\tbreak;\n\t\t\tfor (queue_id = 0, i = 0;\n\t\t\t     queue_id < RTL_PCI_MAX_TX_QUEUE_COUNT;) {\n\t\t\t\tring = &pcipriv->dev.tx_ring[queue_id];\n\t\t\t\tif (queue_id == BEACON_QUEUE ||\n\t\t\t\t    skb_queue_len(&ring->queue) == 0) {\n\t\t\t\t\tqueue_id++;\n\t\t\t\t\tcontinue;\n\t\t\t\t} else {\n\t\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\t\"eRf Off/Sleep: %d times TcbBusyQueue[%d] =%d before doze!\\n\",\n\t\t\t\t\t\ti + 1, queue_id,\n\t\t\t\t\t\tskb_queue_len(&ring->queue));\n\n\t\t\t\t\tudelay(10);\n\t\t\t\t\ti++;\n\t\t\t\t}\n\t\t\t\tif (i >= MAX_DOZE_WAITING_TIMES_9x) {\n\t\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\t\"ERFSLEEP: %d times TcbBusyQueue[%d] = %d !\\n\",\n\t\t\t\t\t\tMAX_DOZE_WAITING_TIMES_9x,\n\t\t\t\t\t\tqueue_id,\n\t\t\t\t\t\tskb_queue_len(&ring->queue));\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\"Set ERFSLEEP awaked:%d ms\\n\",\n\t\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t\t\t\t ppsc->last_awake_jiffies));\n\t\t\tppsc->last_sleep_jiffies = jiffies;\n\t\t\t_rtl92c_phy_set_rf_sleep(hw);\n\t\t\tbreak;\n\t\t}\n\tdefault:\n\t\tpr_err(\"switch case %#x not processed\\n\",\n\t\t       rfpwr_state);\n\t\tbresult = false;\n\t\tbreak;\n\t}\n\tif (bresult)\n\t\tppsc->rfpwr_state = rfpwr_state;\n\treturn bresult;\n}\n\nbool rtl92c_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t   enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\n\tbool bresult = false;\n\n\tif (rfpwr_state == ppsc->rfpwr_state)\n\t\treturn bresult;\n\tbresult = _rtl92ce_phy_set_rf_power_state(hw, rfpwr_state);\n\treturn bresult;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}