Oh no...

Cycle: 13
MARS instruction number: 11	Instruction: jal 4194440
Expected:	Register Write to Reg: 0x1F Val: 0x0040002C
Got     :	Register Write to Reg: 0x13 Val: 0x0000001F
Incorrect write

Cycle: 14
MARS instruction number: 12	Instruction: andi $14,$21,65290
Expected:	Register Write to Reg: 0x0E Val: 0x0000000A
Got     :	Register Write to Reg: 0x13 Val: 0x0000001F
Incorrect write

Cycle: 15
MARS instruction number: 13	Instruction: and $13,$21,$22
Expected:	Register Write to Reg: 0x0D Val: 0x00000008
Got     :	Register Write to Reg: 0x13 Val: 0x0000001F
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


