

================================================================
== Vivado HLS Report for 'getURtoDF'
================================================================
* Date:           Thu Jul  4 02:08:35 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|  886|   46|  886|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    4|    4|         1|          -|          -|       5|    no    |
        |- Loop 2         |   24|   24|         2|          -|          -|      12|    no    |
        |- Loop 3         |   15|  855|  3 ~ 171 |          -|          -|       5|    no    |
        | + Loop 3.1      |    1|  169|  6 ~ 14  |          -|          -| 0 ~ 12 |    no    |
        |  ++ Loop 3.1.1  |    2|   10|         2|          -|          -|  1 ~ 5 |    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    144|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       8|      1|
|Multiplexer      |        -|      -|       -|    163|
|Register         |        -|      -|      72|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      80|    308|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |edge6_U  |getURtoDF_edge6  |        0|  8|   1|     6|    4|     1|           24|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total    |                 |        0|  8|   1|     6|    4|     1|           24|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_264_p2          |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_192_p2        |     +    |      0|  0|  13|           4|           1|
    |j_6_fu_252_p2        |     +    |      0|  0|  12|           3|           2|
    |p_sum_fu_164_p2      |     +    |      0|  0|  12|           3|           1|
    |x_2_fu_212_p2        |     +    |      0|  0|  39|          32|           1|
    |exitcond1_fu_258_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_186_p2   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_167_fu_203_p2    |   icmp   |      0|  0|   9|           4|           3|
    |tmp_168_fu_232_p2    |   icmp   |      0|  0|   9|           3|           1|
    |tmp_171_fu_247_p2    |   icmp   |      0|  0|  11|           5|           5|
    |tmp_s_fu_175_p2      |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 144|          67|          26|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|         11|    1|         11|
    |edge6_address0    |  41|          8|    3|         24|
    |edge6_d0          |  27|          5|    4|         20|
    |i_i_reg_152       |   9|          2|    3|          6|
    |j_reg_129         |   9|          2|    4|          8|
    |p_rec_reg_118     |   9|          2|    3|          6|
    |r_assign_reg_140  |   9|          2|    3|          6|
    |x_fu_50           |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 163|         34|   53|        145|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |edge6_addr_3_reg_324    |   3|   0|    3|          0|
    |i_i_reg_152             |   3|   0|    3|          0|
    |i_reg_345               |   3|   0|    3|          0|
    |j_5_reg_303             |   4|   0|    4|          0|
    |j_reg_129               |   4|   0|    4|          0|
    |p_rec_reg_118           |   3|   0|    3|          0|
    |r_assign_cast3_reg_316  |   3|   0|    5|          2|
    |r_assign_reg_140        |   3|   0|    3|          0|
    |temp_reg_337            |   4|   0|    4|          0|
    |x_fu_50                 |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  72|   0|   74|          2|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

