Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 13 12:42:05 2021
| Host         : 612-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: button (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.647        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.647        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.344ns (26.721%)  route 3.686ns (73.279%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.852     9.726    cnt[26]_i_3_n_0
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.150     9.876 r  led[12]_i_1/O
                         net (fo=2, routed)           0.519    10.395    led[12]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  led_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  led_reg[12]_lopt_replica/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y103         FDCE (Setup_fdce_C_D)       -0.249    15.042    led_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.318ns (25.544%)  route 3.842ns (74.456%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.827     9.701    cnt[26]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.825 r  led[6]_i_1/O
                         net (fo=2, routed)           0.700    10.525    led[6]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  led_reg[6]_lopt_replica/C
                         clock pessimism              0.259    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.061    15.229    led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.344ns (27.601%)  route 3.525ns (72.399%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.852     9.726    cnt[26]_i_3_n_0
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.150     9.876 r  led[12]_i_1/O
                         net (fo=2, routed)           0.359    10.235    led[12]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  led_reg[12]/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)       -0.271    15.020    led_reg[12]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.318ns (26.016%)  route 3.748ns (73.984%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.827     9.701    cnt[26]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.825 r  led[6]_i_1/O
                         net (fo=2, routed)           0.606    10.431    led[6]_i_1_n_0
    SLICE_X1Y105         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)       -0.061    15.230    led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.290ns (25.770%)  route 3.716ns (74.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  pos_reg[1]/Q
                         net (fo=31, routed)          1.285     7.108    pos_reg__0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.150     7.258 f  led[12]_i_3/O
                         net (fo=4, routed)           0.830     8.087    led[12]_i_3_n_0
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.356     8.443 r  led[6]_i_3/O
                         net (fo=3, routed)           0.977     9.421    led[6]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.328     9.749 r  led[5]_i_1/O
                         net (fo=2, routed)           0.624    10.372    led[5]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  led_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.081    15.209    led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.186ns (23.798%)  route 3.798ns (76.202%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  pos_reg[1]/Q
                         net (fo=31, routed)          1.285     7.108    pos_reg__0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.150     7.258 f  led[12]_i_3/O
                         net (fo=4, routed)           0.830     8.087    led[12]_i_3_n_0
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.332     8.419 r  led[1]_i_4/O
                         net (fo=4, routed)           0.836     9.256    led[1]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.380 r  led[2]_i_2/O
                         net (fo=1, routed)           0.286     9.666    led[2]_i_2_n_0
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.124     9.790 r  led[2]_i_1/O
                         net (fo=2, routed)           0.560    10.350    led[2]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)       -0.058    15.233    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.318ns (26.383%)  route 3.678ns (73.617%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.852     9.726    cnt[26]_i_3_n_0
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.124     9.850 r  led[8]_i_1/O
                         net (fo=2, routed)           0.511    10.361    led[8]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  led_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  led_reg[8]_lopt_replica/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)       -0.045    15.246    led_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.318ns (26.694%)  route 3.620ns (73.306%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.683     9.556    cnt[26]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124     9.680 r  led[4]_i_1/O
                         net (fo=2, routed)           0.623    10.303    led[4]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  led_reg[4]_lopt_replica/C
                         clock pessimism              0.259    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.067    15.223    led_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.290ns (26.244%)  route 3.625ns (73.756%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  pos_reg[1]/Q
                         net (fo=31, routed)          1.285     7.108    pos_reg__0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.150     7.258 f  led[12]_i_3/O
                         net (fo=4, routed)           0.830     8.087    led[12]_i_3_n_0
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.356     8.443 r  led[6]_i_3/O
                         net (fo=3, routed)           0.977     9.421    led[6]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.328     9.749 r  led[5]_i_1/O
                         net (fo=2, routed)           0.533    10.282    led[5]_i_1_n_0
    SLICE_X1Y105         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)       -0.081    15.210    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.318ns (26.962%)  route 3.570ns (73.038%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.419     5.784 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.875     6.660    cnt[20]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.299     6.959 f  pos[3]_i_5/O
                         net (fo=2, routed)           1.006     7.964    pos[3]_i_5_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.150     8.114 f  cnt[26]_i_4/O
                         net (fo=1, routed)           0.433     8.548    cnt[26]_i_4_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.874 r  cnt[26]_i_3/O
                         net (fo=43, routed)          0.554     9.428    cnt[26]_i_3_n_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I1_O)        0.124     9.552 r  led[13]_i_1/O
                         net (fo=2, routed)           0.702    10.254    led[13]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  led_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  led_reg[13]_lopt_replica/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)       -0.081    15.210    led_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.141     1.717 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.885    cnt[0]
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    p_0_in[0]
    SLICE_X7Y107         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.517     1.576    
    SLICE_X7Y107         FDCE (Hold_fdce_C_D)         0.091     1.667    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.183ns (44.673%)  route 0.227ns (55.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  pos_reg[2]/Q
                         net (fo=32, routed)          0.227     1.946    pos_reg__0[2]
    SLICE_X1Y104         LUT3 (Prop_lut3_I0_O)        0.042     1.988 r  pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    pos[2]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  pos_reg[2]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.105     1.683    pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.330%)  route 0.234ns (55.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  pos_reg[0]/Q
                         net (fo=31, routed)          0.234     1.952    pos_reg__0[0]
    SLICE_X4Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.997 r  pos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    p_0_in__0[1]
    SLICE_X4Y104         FDCE                                         r  pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.094    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[1]/C
                         clock pessimism             -0.517     1.577    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.092     1.669    pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.205%)  route 0.245ns (56.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.718 f  pos_reg[0]/Q
                         net (fo=31, routed)          0.245     1.962    pos_reg__0[0]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.045     2.007 r  pos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.007    pos[0]_i_1_n_0
    SLICE_X4Y104         FDCE                                         r  pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.094    clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  pos_reg[0]/C
                         clock pessimism             -0.517     1.577    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.091     1.668    pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.672%)  route 0.249ns (54.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  led_reg[8]/Q
                         net (fo=1, routed)           0.180     1.922    led_OBUF[8]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.967 r  led[9]_i_1/O
                         net (fo=2, routed)           0.068     2.036    led[9]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  led_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  led_reg[9]_lopt_replica/C
                         clock pessimism             -0.503     1.594    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.070     1.664    led_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.383%)  route 0.263ns (58.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[13]/Q
                         net (fo=1, routed)           0.136     1.855    led_OBUF[13]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.900 r  led[14]_i_1/O
                         net (fo=2, routed)           0.127     2.027    led[14]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  led_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  led_reg[14]_lopt_replica/C
                         clock pessimism             -0.519     1.578    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.070     1.648    led_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.115%)  route 0.315ns (62.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[9]/Q
                         net (fo=1, routed)           0.197     1.916    led_OBUF[9]
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  led[10]_i_1/O
                         net (fo=2, routed)           0.118     2.079    led[10]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  led_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  led_reg[10]_lopt_replica/C
                         clock pessimism             -0.503     1.594    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.070     1.664    led_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.593%)  route 0.293ns (58.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  led_reg[8]/Q
                         net (fo=1, routed)           0.180     1.922    led_OBUF[8]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.967 r  led[9]_i_1/O
                         net (fo=2, routed)           0.113     2.080    led[9]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  led_reg[9]/C
                         clock pessimism             -0.506     1.591    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.072     1.663    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.840%)  route 0.333ns (64.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[6]/Q
                         net (fo=1, routed)           0.220     1.939    led_OBUF[6]
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.984 r  led[7]_i_1/O
                         net (fo=2, routed)           0.113     2.097    led[7]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[7]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.063     1.657    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.490%)  route 0.324ns (63.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[13]/Q
                         net (fo=1, routed)           0.136     1.855    led_OBUF[13]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.900 r  led[14]_i_1/O
                         net (fo=2, routed)           0.188     2.088    led[14]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  led_reg[14]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.066     1.644    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y107   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y105   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y107   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y106   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y103   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y106   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y106   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y106   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y103   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103   cnt_reg[18]/C



