{
  "design": {
    "design_info": {
      "boundary_crc": "0xF59773B6610118CF",
      "device": "xc7k160tffg676-2L",
      "gen_directory": "../../../../SOC.gen/sources_1/bd/CSSTE",
      "name": "CSSTE",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "U4": "",
      "U5": "",
      "U7": "",
      "U9": "",
      "U10": "",
      "U6": "",
      "U8": "",
      "U2": "",
      "div20": "",
      "div1": "",
      "div25": "",
      "sw0": "",
      "sw7_5": "",
      "sw8": "",
      "util_vector_logic_0": "",
      "div31_31": "",
      "xlconcat_0": "",
      "b64_0": "",
      "b2_0": "",
      "BTN_OK0": "",
      "sw2": "",
      "PC11_2": "",
      "div6": "",
      "div9": "",
      "div11": "",
      "PC31_2": "",
      "VGA_0": "",
      "RAM_B_0": "",
      "xlslice_0": "",
      "util_vector_logic_1": "",
      "SCPUC_0": ""
    },
    "ports": {
      "BTN_y": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "SW": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "RSTN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100mhz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RSTN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "CSSTE_clk_100mhz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "seg_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "CSSTE_SSeg7_Dev_0_0_seg_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "seg_clrn": {
        "direction": "O"
      },
      "SEG_PEN": {
        "direction": "O"
      },
      "seg_sout": {
        "direction": "O"
      },
      "HSYNC": {
        "direction": "O"
      },
      "VSYNC": {
        "direction": "O"
      },
      "Red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "Green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "Blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "LED_PEN": {
        "direction": "O"
      },
      "led_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "CSSTE_SPIO_0_0_led_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led_clrn": {
        "direction": "O"
      },
      "led_sout": {
        "direction": "O"
      }
    },
    "components": {
      "U4": {
        "vlnv": "xilinx.com:user:MIO_BUS:1.0",
        "xci_name": "CSSTE_MIO_BUS_0_0",
        "xci_path": "ip\\CSSTE_MIO_BUS_0_0\\CSSTE_MIO_BUS_0_0.xci",
        "inst_hier_path": "U4"
      },
      "U5": {
        "vlnv": "xilinx.com:user:Multi_8CH32:1.0",
        "xci_name": "CSSTE_Multi_8CH32_0_0",
        "xci_path": "ip\\CSSTE_Multi_8CH32_0_0\\CSSTE_Multi_8CH32_0_0.xci",
        "inst_hier_path": "U5"
      },
      "U7": {
        "vlnv": "xilinx.com:user:SPIO:1.0",
        "xci_name": "CSSTE_SPIO_0_0",
        "xci_path": "ip\\CSSTE_SPIO_0_0\\CSSTE_SPIO_0_0.xci",
        "inst_hier_path": "U7"
      },
      "U9": {
        "vlnv": "xilinx.com:user:SAnti_jitter:1.0",
        "xci_name": "CSSTE_SAnti_jitter_0_0",
        "xci_path": "ip\\CSSTE_SAnti_jitter_0_0\\CSSTE_SAnti_jitter_0_0.xci",
        "inst_hier_path": "U9"
      },
      "U10": {
        "vlnv": "xilinx.com:user:Counter_x:1.0",
        "xci_name": "CSSTE_Counter_x_0_0",
        "xci_path": "ip\\CSSTE_Counter_x_0_0\\CSSTE_Counter_x_0_0.xci",
        "inst_hier_path": "U10"
      },
      "U6": {
        "vlnv": "xilinx.com:user:SSeg7_Dev:1.0",
        "xci_name": "CSSTE_SSeg7_Dev_0_0",
        "xci_path": "ip\\CSSTE_SSeg7_Dev_0_0\\CSSTE_SSeg7_Dev_0_0.xci",
        "inst_hier_path": "U6"
      },
      "U8": {
        "vlnv": "xilinx.com:user:clk_div:1.0",
        "xci_name": "CSSTE_clk_div_0_0",
        "xci_path": "ip\\CSSTE_clk_div_0_0\\CSSTE_clk_div_0_0.xci",
        "inst_hier_path": "U8"
      },
      "U2": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "CSSTE_dist_mem_gen_0_0",
        "xci_path": "ip\\CSSTE_dist_mem_gen_0_0\\CSSTE_dist_mem_gen_0_0.xci",
        "inst_hier_path": "U2",
        "parameters": {
          "coefficient_file": {
            "value": "../../../../../../../../lab4/inter_mem.coe"
          },
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "1024"
          },
          "input_options": {
            "value": "non_registered"
          },
          "memory_type": {
            "value": "rom"
          }
        }
      },
      "div20": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_div11_0",
        "xci_path": "ip\\CSSTE_div11_0\\CSSTE_div11_0.xci",
        "inst_hier_path": "div20",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "20"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "div1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_div11_1",
        "xci_path": "ip\\CSSTE_div11_1\\CSSTE_div11_1.xci",
        "inst_hier_path": "div1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "div25": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_div20_0",
        "xci_path": "ip\\CSSTE_div20_0\\CSSTE_div20_0.xci",
        "inst_hier_path": "div25",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "25"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "sw0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_div20_1",
        "xci_path": "ip\\CSSTE_div20_1\\CSSTE_div20_1.xci",
        "inst_hier_path": "sw0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      },
      "sw7_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_sw0_0",
        "xci_path": "ip\\CSSTE_sw0_0\\CSSTE_sw0_0.xci",
        "inst_hier_path": "sw7_5",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "3"
          }
        }
      },
      "sw8": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_sw2_0",
        "xci_path": "ip\\CSSTE_sw2_0\\CSSTE_sw2_0.xci",
        "inst_hier_path": "sw8",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "CSSTE_util_vector_logic_0_0",
        "xci_path": "ip\\CSSTE_util_vector_logic_0_0\\CSSTE_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "div31_31": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "CSSTE_xlconcat_0_0",
        "xci_path": "ip\\CSSTE_xlconcat_0_0\\CSSTE_xlconcat_0_0.xci",
        "inst_hier_path": "div31_31",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "dout_width": {
            "value": "64"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "CSSTE_xlconcat_0_1",
        "xci_path": "ip\\CSSTE_xlconcat_0_1\\CSSTE_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "30"
          },
          "IN1_WIDTH": {
            "value": "2"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "b64_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "CSSTE_xlconstant_0_0",
        "xci_path": "ip\\CSSTE_xlconstant_0_0\\CSSTE_xlconstant_0_0.xci",
        "inst_hier_path": "b64_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "b2_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "CSSTE_xlconstant_0_1",
        "xci_path": "ip\\CSSTE_xlconstant_0_1\\CSSTE_xlconstant_0_1.xci",
        "inst_hier_path": "b2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "BTN_OK0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_0",
        "xci_path": "ip\\CSSTE_xlslice_0_0\\CSSTE_xlslice_0_0.xci",
        "inst_hier_path": "BTN_OK0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "sw2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_2",
        "xci_path": "ip\\CSSTE_xlslice_0_2\\CSSTE_xlslice_0_2.xci",
        "inst_hier_path": "sw2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "PC11_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_3",
        "xci_path": "ip\\CSSTE_xlslice_0_3\\CSSTE_xlslice_0_3.xci",
        "inst_hier_path": "PC11_2",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "10"
          }
        }
      },
      "div6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_4",
        "xci_path": "ip\\CSSTE_xlslice_0_4\\CSSTE_xlslice_0_4.xci",
        "inst_hier_path": "div6",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "div9": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_5",
        "xci_path": "ip\\CSSTE_xlslice_0_5\\CSSTE_xlslice_0_5.xci",
        "inst_hier_path": "div9",
        "parameters": {
          "DIN_FROM": {
            "value": "9"
          },
          "DIN_TO": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "div11": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_6",
        "xci_path": "ip\\CSSTE_xlslice_0_6\\CSSTE_xlslice_0_6.xci",
        "inst_hier_path": "div11",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "PC31_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_7",
        "xci_path": "ip\\CSSTE_xlslice_0_7\\CSSTE_xlslice_0_7.xci",
        "inst_hier_path": "PC31_2",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "30"
          }
        }
      },
      "VGA_0": {
        "vlnv": "xilinx.com:user:VGA:1.0",
        "xci_name": "CSSTE_VGA_0_1",
        "xci_path": "ip\\CSSTE_VGA_0_1\\CSSTE_VGA_0_1.xci",
        "inst_hier_path": "VGA_0"
      },
      "RAM_B_0": {
        "vlnv": "xilinx.com:user:RAM_B:1.0",
        "xci_name": "CSSTE_RAM_B_0_2",
        "xci_path": "ip\\CSSTE_RAM_B_0_2\\CSSTE_RAM_B_0_2.xci",
        "inst_hier_path": "RAM_B_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "CSSTE_xlslice_0_8",
        "xci_path": "ip\\CSSTE_xlslice_0_8\\CSSTE_xlslice_0_8.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "10"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "CSSTE_util_vector_logic_1_0",
        "xci_path": "ip\\CSSTE_util_vector_logic_1_0\\CSSTE_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "SCPUC_0": {
        "vlnv": "xilinx.com:user:SCPUC:1.0",
        "xci_name": "CSSTE_SCPUC_0_0",
        "xci_path": "ip\\CSSTE_SCPUC_0_0\\CSSTE_SCPUC_0_0.xci",
        "inst_hier_path": "SCPUC_0"
      }
    },
    "nets": {
      "Key_y_0_1": {
        "ports": [
          "BTN_y",
          "U9/Key_y"
        ]
      },
      "SW_0_1": {
        "ports": [
          "SW",
          "U9/SW"
        ]
      },
      "RSTN_0_1": {
        "ports": [
          "RSTN",
          "U9/RSTN"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_100mhz",
          "U9/clk",
          "U4/clk",
          "U6/clk",
          "U8/clk",
          "VGA_0/clk_100m"
        ]
      },
      "U9_BTN_OK": {
        "ports": [
          "U9/BTN_OK",
          "U4/BTN",
          "BTN_OK0/Din"
        ]
      },
      "U9_SW_OK": {
        "ports": [
          "U9/SW_OK",
          "U4/SW",
          "sw0/Din",
          "sw7_5/Din",
          "sw8/Din",
          "sw2/Din"
        ]
      },
      "BTN_OK0_Dout": {
        "ports": [
          "BTN_OK0/Dout",
          "U8/STEP"
        ]
      },
      "sw8_Dout": {
        "ports": [
          "sw8/Dout",
          "U8/SW8"
        ]
      },
      "sw2_Dout": {
        "ports": [
          "sw2/Dout",
          "U8/SW2"
        ]
      },
      "U9_rst": {
        "ports": [
          "U9/rst",
          "U10/rst",
          "U4/rst",
          "U5/rst",
          "U7/rst",
          "U6/rst",
          "U8/rst",
          "VGA_0/rst",
          "SCPUC_0/rst"
        ]
      },
      "U2_spo": {
        "ports": [
          "U2/spo",
          "U5/data2",
          "SCPUC_0/Inst_in"
        ]
      },
      "U8_clkdiv": {
        "ports": [
          "U8/clkdiv",
          "div20/Din",
          "div1/Din",
          "div25/Din",
          "div31_31/In0",
          "div31_31/In1",
          "div6/Din",
          "div9/Din",
          "div11/Din"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "U10/clk",
          "U5/clk",
          "U7/clk"
        ]
      },
      "div6_Dout": {
        "ports": [
          "div6/Dout",
          "U10/clk0"
        ]
      },
      "div9_Dout": {
        "ports": [
          "div9/Dout",
          "U10/clk1"
        ]
      },
      "div11_Dout": {
        "ports": [
          "div11/Dout",
          "U10/clk2"
        ]
      },
      "U4_counter_we": {
        "ports": [
          "U4/counter_we",
          "U10/counter_we"
        ]
      },
      "U7_counter_set": {
        "ports": [
          "U7/counter_set",
          "U10/counter_ch"
        ]
      },
      "U5_point_out": {
        "ports": [
          "U5/point_out",
          "U6/point"
        ]
      },
      "U5_LE_out": {
        "ports": [
          "U5/LE_out",
          "U6/LES"
        ]
      },
      "U5_Disp_num": {
        "ports": [
          "U5/Disp_num",
          "U6/Hexs"
        ]
      },
      "U6_seg_clk": {
        "ports": [
          "U6/seg_clk",
          "seg_clk"
        ]
      },
      "U6_seg_clrn": {
        "ports": [
          "U6/seg_clrn",
          "seg_clrn"
        ]
      },
      "U6_SEG_PEN": {
        "ports": [
          "U6/SEG_PEN",
          "SEG_PEN"
        ]
      },
      "U6_seg_sout": {
        "ports": [
          "U6/seg_sout",
          "seg_sout"
        ]
      },
      "U1_Addr_out": {
        "ports": [
          "SCPUC_0/Addr_out",
          "U4/addr_bus",
          "U5/data4",
          "VGA_0/Addr_out",
          "xlslice_0/Din"
        ]
      },
      "div20_Dout": {
        "ports": [
          "div20/Dout",
          "U7/Start",
          "U6/Start"
        ]
      },
      "div1_Dout": {
        "ports": [
          "div1/Dout",
          "VGA_0/clk_25m"
        ]
      },
      "U7_LED_out": {
        "ports": [
          "U7/LED_out",
          "U4/led_out"
        ]
      },
      "U10_counter_out": {
        "ports": [
          "U10/counter_out",
          "U4/counter_out",
          "U5/data3"
        ]
      },
      "U10_counter0_OUT": {
        "ports": [
          "U10/counter0_OUT",
          "U4/counter0_out"
        ]
      },
      "U10_counter1_OUT": {
        "ports": [
          "U10/counter1_OUT",
          "U4/counter1_out"
        ]
      },
      "U10_counter2_OUT": {
        "ports": [
          "U10/counter2_OUT",
          "U4/counter2_out"
        ]
      },
      "div31_31_dout": {
        "ports": [
          "div31_31/dout",
          "U5/point_in"
        ]
      },
      "b64_0_dout": {
        "ports": [
          "b64_0/dout",
          "U5/LES"
        ]
      },
      "U4_GPIOe0000000_we": {
        "ports": [
          "U4/GPIOe0000000_we",
          "U5/EN"
        ]
      },
      "U4_GPIOf0000000_we": {
        "ports": [
          "U4/GPIOf0000000_we",
          "U7/EN"
        ]
      },
      "U4_Peripheral_in": {
        "ports": [
          "U4/Peripheral_in",
          "U7/P_Data",
          "U10/counter_val",
          "U5/Data0"
        ]
      },
      "U7_LED_PEN": {
        "ports": [
          "U7/LED_PEN",
          "LED_PEN"
        ]
      },
      "U7_led_clk": {
        "ports": [
          "U7/led_clk",
          "led_clk"
        ]
      },
      "U7_led_clrn": {
        "ports": [
          "U7/led_clrn",
          "led_clrn"
        ]
      },
      "U7_led_sout": {
        "ports": [
          "U7/led_sout",
          "led_sout"
        ]
      },
      "div25_Dout": {
        "ports": [
          "div25/Dout",
          "U6/flash"
        ]
      },
      "sw0_Dout": {
        "ports": [
          "sw0/Dout",
          "U6/SW0"
        ]
      },
      "sw7_5_Dout": {
        "ports": [
          "sw7_5/Dout",
          "U5/Test"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "U5/data1"
        ]
      },
      "PC31_2_Dout": {
        "ports": [
          "PC31_2/Dout",
          "xlconcat_0/In0"
        ]
      },
      "b2_0_dout": {
        "ports": [
          "b2_0/dout",
          "xlconcat_0/In1"
        ]
      },
      "PC11_2_Dout": {
        "ports": [
          "PC11_2/Dout",
          "U2/a"
        ]
      },
      "U1_Data_out": {
        "ports": [
          "SCPUC_0/Data_out",
          "U4/Cpu_data2bus",
          "U5/data5",
          "VGA_0/Data_out",
          "RAM_B_0/dina"
        ]
      },
      "U1_PC_out": {
        "ports": [
          "SCPUC_0/PC_out",
          "U5/data7",
          "PC11_2/Din",
          "PC31_2/Din",
          "VGA_0/PC_IF"
        ]
      },
      "pCPU_0_MemRW": {
        "ports": [
          "SCPUC_0/MemRW",
          "VGA_0/MemRW_Mem",
          "RAM_B_0/wea",
          "U4/mem_w"
        ]
      },
      "VGA_0_hs": {
        "ports": [
          "VGA_0/hs",
          "HSYNC"
        ]
      },
      "VGA_0_vs": {
        "ports": [
          "VGA_0/vs",
          "VSYNC"
        ]
      },
      "VGA_0_vga_r": {
        "ports": [
          "VGA_0/vga_r",
          "Red"
        ]
      },
      "VGA_0_vga_g": {
        "ports": [
          "VGA_0/vga_g",
          "Green"
        ]
      },
      "VGA_0_vga_b": {
        "ports": [
          "VGA_0/vga_b",
          "Blue"
        ]
      },
      "RAM_B_0_douta": {
        "ports": [
          "RAM_B_0/douta",
          "SCPUC_0/Data_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "RAM_B_0/addra"
        ]
      },
      "U8_Clk_CPU": {
        "ports": [
          "U8/Clk_CPU",
          "util_vector_logic_0/Op1",
          "util_vector_logic_1/Op1",
          "SCPUC_0/clk"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "RAM_B_0/clka"
        ]
      }
    }
  }
}