	--------------------------------------------
		Noxim - the NoC Simulator
		(C) University of Catania
	--------------------------------------------
Catania V., Mineo A., Monteleone S., Palesi M., and Patti D. (2016) Cycle-Accurate Network on Chip Simulation with Noxim. ACM Trans. Model. Comput. Simul. 27, 1, Article 4 (August 2016), 25 pages. DOI: https://doi.org/10.1145/2953878


Loading configuration from file "../config_examples/default_config.yaml"... Done
Loading power configurations from file "power.yaml"... Done
tiles equal : 8
dimX_stg= 3  dimY_sw= 4
tile_name=Switch[0][0]_(#0) i=0 j=0 tile_id 0
tile_name=Switch[1][0]_(#4) i=1 j=0 tile_id 4
tile_name=Switch[2][0]_(#8) i=2 j=0 tile_id 8
tile_name=Switch[0][1]_(#1) i=0 j=1 tile_id 1
tile_name=Switch[1][1]_(#5) i=1 j=1 tile_id 5
tile_name=Switch[2][1]_(#9) i=2 j=1 tile_id 9
tile_name=Switch[0][2]_(#2) i=0 j=2 tile_id 2
tile_name=Switch[1][2]_(#6) i=1 j=2 tile_id 6
tile_name=Switch[2][2]_(#10) i=2 j=2 tile_id 10
tile_name=Switch[0][3]_(#3) i=0 j=3 tile_id 3
tile_name=Switch[1][3]_(#7) i=1 j=3 tile_id 7
tile_name=Switch[2][3]_(#11) i=2 j=3 tile_id 11
Reset for 1000 cycles...  done! 
 Now running for 10000 cycles...
1173    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
1174    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
1174    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1174    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1175    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1175    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
1176    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
1176    I am again switch: 2  _Going to destination: 1  _Via direction 0
1176    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
1176    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1176    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1176    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1177    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
1177    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1177    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
1178    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
1178    I am again switch: 4  _Going to destination: 1  _Via direction 0
1178    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
1178    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1178    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1178    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1178    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1179    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
1179    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1179    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1179    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
1180    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1180    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
1180    I am again switch: 8  _Going to destination: 1  _Via direction 1
1180    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
1180    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
1180    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
1180    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1180    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1181    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
1181    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1181    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1181    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
1181    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
1182    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1182    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
1182    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1182    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
1182    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
1182    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
1182    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
1182    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1183    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
1183    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1183    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1183    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
1183    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
1184    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1184    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
1184    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1184    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
1184    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
1184    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1185    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
1185    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1185    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1185    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
1185    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
1186    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1186    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
1186    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1186    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
1186    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
1186    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1187    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
1187    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1187    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1187    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
1187    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
1188    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1188    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
1188    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1188    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
1188    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
1188    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1189    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
1189    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1189    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1189    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
1190    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1190    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
1190    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1190    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
1190    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
1191    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
1191    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1191    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
1192    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1192    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
1192    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
1192    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
1193    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1193    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
1194    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
1194    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
1194    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
1195    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
1196    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
1196    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
1202    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
1203    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
1203    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1203    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1204    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1204    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
1205    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
1205    I am again switch: 2  _Going to destination: 2  _Via direction 0
1205    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1205    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1205    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1205    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1206    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
1206    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1206    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
1207    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
1207    I am again switch: 4  _Going to destination: 2  _Via direction 1
1207    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
1207    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
1207    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
1207    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1207    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1208    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
1208    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1208    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1208    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
1209    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
1209    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
1209    I am again switch: 9  _Going to destination: 2  _Via direction 0
1209    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1209    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1209    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1209    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1209    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1210    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
1210    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1210    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1210    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
1210    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
1211    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
1211    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1211    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1211    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
1211    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
1211    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
1211    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
1211    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1212    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
1212    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1212    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1212    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
1212    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
1213    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
1213    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1213    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1213    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
1213    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
1213    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1214    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
1214    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1214    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1214    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
1214    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
1215    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
1215    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1215    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1215    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
1215    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
1215    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1216    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
1216    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1216    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1216    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
1216    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
1217    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
1217    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1217    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1217    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
1217    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
1217    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1218    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
1218    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1218    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1218    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
1219    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
1219    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1219    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1219    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
1219    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
1220    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
1220    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1220    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
1221    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
1221    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1221    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
1221    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
1222    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1222    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
1223    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1223    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
1223    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
1224    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
1225    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
1225    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
1307    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
1308    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
1308    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
1308    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
1309    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
1309    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
1310    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
1310    I am again switch: 2  _Going to destination: 6  _Via direction 1
1310    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
1310    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
1310    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
1310    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
1311    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
1311    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
1311    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
1312    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
1312    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
1312    I am again switch: 6  _Going to destination: 6  _Via direction 1
1312    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
1312    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
1312    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
1312    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
1313    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
1313    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
1313    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
1313    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
1314    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
1314    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
1314    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
1314    I am again switch: 11  _Going to destination: 6  _Via direction 0
1314    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
1314    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
1314    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
1314    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
1315    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
1315    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
1315    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
1315    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
1315    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
1316    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
1316    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
1316    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
1316    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
1316    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
1316    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
1316    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
1316    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
1317    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
1317    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
1317    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
1317    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
1317    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
1318    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
1318    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
1318    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
1318    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
1318    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
1318    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
1319    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
1319    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
1319    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
1319    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
1319    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
1320    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
1320    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
1320    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
1320    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
1320    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
1320    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
1321    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
1321    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
1321    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
1321    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
1321    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
1322    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
1322    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
1322    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
1322    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
1322    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
1322    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
1323    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
1323    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
1323    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
1323    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
1323    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
1324    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
1324    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
1324    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
1324    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
1324    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1324    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1324    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
1324    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
1325    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1325    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
1325    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
1325    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
1325    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
1326    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
1326    I am again switch: 2  _Going to destination: 2  _Via direction 0
1326    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1326    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1326    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1326    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
1326    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
1326    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1326    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
1326    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
1327    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
1327    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1327    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
1327    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
1327    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
1328    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
1328    I am again switch: 4  _Going to destination: 2  _Via direction 1
1328    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
1328    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
1328    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
1328    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1328    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
1328    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1328    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
1328    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
1329    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
1329    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1329    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1329    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
1329    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
1330    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
1330    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
1330    I am again switch: 9  _Going to destination: 2  _Via direction 0
1330    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1330    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1330    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1330    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1330    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1330    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
1330    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
1331    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
1331    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1331    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1331    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
1331    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
1332    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
1332    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1332    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1332    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
1332    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
1332    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
1332    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
1332    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1333    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
1333    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1333    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1333    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
1333    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
1334    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
1334    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1334    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1334    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
1334    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
1334    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1335    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
1335    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1335    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1335    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
1335    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
1336    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
1336    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1336    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1336    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
1336    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
1336    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1337    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
1337    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1337    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1337    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
1337    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
1338    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
1338    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1338    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1338    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
1338    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
1338    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1339    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
1339    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1339    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1339    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
1340    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
1340    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1340    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1340    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
1340    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
1341    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
1341    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1341    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
1342    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
1342    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1342    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
1342    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
1343    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1343    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
1344    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1344    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
1344    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
1345    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
1346    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
1346    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
1456    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
1457    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
1457    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1457    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1458    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1458    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
1459    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
1459    I am again switch: 2  _Going to destination: 2  _Via direction 0
1459    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1459    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1459    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1459    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1460    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
1460    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1460    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
1461    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
1461    I am again switch: 4  _Going to destination: 2  _Via direction 1
1461    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
1461    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
1461    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
1461    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1461    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1462    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
1462    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1462    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1462    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
1463    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
1463    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
1463    I am again switch: 9  _Going to destination: 2  _Via direction 0
1463    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1463    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1463    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1463    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1463    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1464    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
1464    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1464    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1464    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
1464    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
1465    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
1465    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1465    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1465    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
1465    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
1465    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
1465    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
1465    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1466    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
1466    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1466    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1466    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
1466    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
1467    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
1467    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1467    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1467    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
1467    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
1467    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1468    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
1468    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1468    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1468    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
1468    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
1469    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
1469    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1469    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1469    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
1469    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
1469    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1470    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
1470    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1470    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1470    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
1470    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
1471    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
1471    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1471    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1471    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
1471    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
1471    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1472    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
1472    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1472    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1472    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
1472    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
1473    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
1473    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1473    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1473    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
1473    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
1473    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
1473    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
1473    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
1474    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
1474    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1474    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
1474    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
1474    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
1475    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
1475    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1475    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
1475    I am again switch: 2  _Going to destination: 5  _Via direction 1
1475    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
1475    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
1475    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
1475    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
1475    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
1475    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
1476    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1476    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
1476    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
1476    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
1476    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
1477    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1477    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
1477    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
1477    I am again switch: 6  _Going to destination: 5  _Via direction 0
1477    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
1477    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
1477    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
1477    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
1477    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
1477    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
1478    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
1478    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
1478    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
1478    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
1478    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
1479    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
1479    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
1479    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
1479    I am again switch: 10  _Going to destination: 5  _Via direction 1
1479    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
1479    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
1479    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
1479    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
1479    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
1479    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
1480    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
1480    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
1480    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
1480    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
1480    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
1481    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
1481    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
1481    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
1481    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
1481    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
1481    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
1481    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
1481    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
1482    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
1482    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
1482    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
1482    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
1482    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
1483    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
1483    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
1483    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
1483    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
1483    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
1483    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
1484    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
1484    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
1484    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
1484    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
1484    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
1485    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
1485    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
1485    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
1485    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
1485    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
1485    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
1486    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
1486    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
1486    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
1486    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
1486    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
1487    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
1487    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
1487    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
1487    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
1487    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
1487    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
1488    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
1488    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
1488    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
1488    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
1489    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
1489    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
1489    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
1489    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
1489    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
1490    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
1490    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
1490    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
1491    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
1491    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
1491    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
1491    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
1492    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
1492    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
1493    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
1493    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
1493    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
1494    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
1495    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
1495    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
1498    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
1499    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
1499    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1499    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1500    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1500    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
1501    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
1501    I am again switch: 2  _Going to destination: 2  _Via direction 0
1501    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1501    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1501    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1501    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1502    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
1502    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1502    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
1503    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
1503    I am again switch: 4  _Going to destination: 2  _Via direction 1
1503    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
1503    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
1503    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
1503    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1503    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1504    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
1504    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
1504    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1504    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
1505    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
1505    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
1505    I am again switch: 9  _Going to destination: 2  _Via direction 0
1505    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
1505    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
1505    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
1505    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1505    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1506    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
1506    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
1506    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1506    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
1506    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
1507    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
1507    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
1507    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1507    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
1507    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
1507    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
1507    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
1507    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1508    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
1508    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
1508    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1508    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
1508    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
1509    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
1509    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
1509    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1509    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
1509    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
1509    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1510    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
1510    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
1510    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1510    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
1510    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
1511    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
1511    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
1511    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1511    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
1511    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
1511    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1512    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
1512    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
1512    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1512    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
1512    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
1513    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
1513    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
1513    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1513    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
1513    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
1513    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1514    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
1514    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
1514    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1514    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
1514    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
1515    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
1515    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
1515    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1515    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
1515    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
1515    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
1515    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1515    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1516    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
1516    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
1516    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1516    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
1516    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
1517    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
1517    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
1517    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
1517    I am again switch: 2  _Going to destination: 1  _Via direction 0
1517    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
1517    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1517    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1517    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
1517    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
1517    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1518    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
1518    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
1518    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1518    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
1518    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
1519    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
1519    I am again switch: 4  _Going to destination: 1  _Via direction 0
1519    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
1519    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1519    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1519    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
1519    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1519    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
1519    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
1519    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1520    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
1520    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1520    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1520    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
1520    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
1521    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1521    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
1521    I am again switch: 8  _Going to destination: 1  _Via direction 1
1521    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
1521    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
1521    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
1521    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1521    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
1521    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
1521    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1522    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
1522    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1522    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1522    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
1522    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
1523    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1523    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
1523    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1523    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
1523    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
1523    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
1523    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
1523    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1524    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
1524    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1524    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1524    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
1524    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
1525    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1525    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
1525    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1525    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
1525    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
1525    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1526    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
1526    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1526    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1526    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
1526    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
1527    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1527    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
1527    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1527    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
1527    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
1527    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1528    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
1528    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1528    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1528    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
1528    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
1529    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1529    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
1529    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1529    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
1529    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
1529    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1530    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
1530    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1530    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1530    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
1531    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1531    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
1531    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1531    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
1531    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
1532    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
1532    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1532    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
1533    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1533    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
1533    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
1533    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
1534    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1534    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
1535    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
1535    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
1535    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
1536    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
1537    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
1537    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
1597    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
1598    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
1598    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
1598    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
1599    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
1599    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
1600    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
1600    I am again switch: 2  _Going to destination: 3  _Via direction 0
1600    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
1600    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
1600    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
1600    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
1601    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
1601    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
1601    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
1602    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
1602    I am again switch: 4  _Going to destination: 3  _Via direction 1
1602    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
1602    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
1602    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
1602    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
1602    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
1603    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
1603    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
1603    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
1603    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
1604    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
1604    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
1604    I am again switch: 9  _Going to destination: 3  _Via direction 1
1604    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
1604    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
1604    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
1604    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
1604    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
1605    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
1605    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
1605    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
1605    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
1605    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
1606    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
1606    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
1606    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
1606    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
1606    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
1606    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
1606    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
1606    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
1607    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
1607    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
1607    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
1607    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
1607    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
1608    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
1608    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
1608    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
1608    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
1608    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
1608    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
1609    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
1609    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
1609    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
1609    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
1609    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
1610    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
1610    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
1610    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
1610    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
1610    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
1610    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
1611    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
1611    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
1611    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
1611    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
1611    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
1612    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
1612    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
1612    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
1612    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
1612    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
1612    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
1613    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
1613    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
1613    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
1613    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
1614    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
1614    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
1614    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
1614    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
1614    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
1615    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
1615    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
1615    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
1616    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
1616    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
1616    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
1616    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
1617    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
1617    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
1618    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
1618    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
1618    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
1619    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
1620    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
1620    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
1641    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
1642    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
1642    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
1642    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
1643    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
1643    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
1644    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
1644    I am again switch: 2  _Going to destination: 5  _Via direction 1
1644    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
1644    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
1644    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
1644    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
1645    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
1645    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
1645    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
1646    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
1646    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
1646    I am again switch: 6  _Going to destination: 5  _Via direction 0
1646    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
1646    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
1646    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
1646    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
1647    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
1647    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
1647    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
1647    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
1648    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
1648    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
1648    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
1648    I am again switch: 10  _Going to destination: 5  _Via direction 1
1648    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
1648    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
1648    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
1648    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
1649    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
1649    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
1649    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
1649    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
1649    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
1650    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
1650    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
1650    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
1650    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
1650    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
1650    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
1650    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
1650    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
1651    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
1651    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
1651    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
1651    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
1651    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
1652    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
1652    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
1652    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
1652    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
1652    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
1652    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
1653    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
1653    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
1653    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
1653    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
1653    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
1654    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
1654    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
1654    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
1654    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
1654    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
1654    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
1655    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
1655    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
1655    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
1655    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
1655    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
1656    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
1656    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
1656    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
1656    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
1656    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
1656    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
1657    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
1657    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
1657    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
1657    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
1658    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
1658    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
1658    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
1658    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
1658    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
1659    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
1659    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
1659    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
1660    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
1660    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
1660    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
1660    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
1661    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
1661    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
1662    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
1662    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
1662    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
1663    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
1664    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
1664    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
1831    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
1832    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
1832    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1832    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1833    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1833    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
1834    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
1834    I am again switch: 2  _Going to destination: 1  _Via direction 0
1834    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
1834    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1834    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1834    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1835    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
1835    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1835    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
1836    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
1836    I am again switch: 4  _Going to destination: 1  _Via direction 0
1836    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
1836    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1836    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1836    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1836    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1837    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
1837    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1837    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1837    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
1838    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1838    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
1838    I am again switch: 8  _Going to destination: 1  _Via direction 1
1838    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
1838    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
1838    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
1838    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1838    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1839    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
1839    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1839    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1839    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
1839    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
1840    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1840    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
1840    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1840    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
1840    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
1840    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
1840    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
1840    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1841    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
1841    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1841    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1841    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
1841    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
1842    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1842    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
1842    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1842    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
1842    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
1842    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1843    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
1843    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1843    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1843    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
1843    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
1844    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1844    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
1844    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1844    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
1844    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
1844    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1845    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
1845    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1845    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1845    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
1845    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
1846    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1846    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
1846    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1846    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
1846    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
1846    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1847    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
1847    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1847    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1847    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
1848    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1848    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
1848    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1848    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
1848    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
1849    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
1849    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1849    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
1850    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1850    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
1850    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
1850    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
1851    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1851    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
1852    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
1852    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
1852    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
1853    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
1854    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
1854    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
1905    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
1906    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
1906    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1906    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1907    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1907    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
1908    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
1908    I am again switch: 2  _Going to destination: 1  _Via direction 0
1908    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
1908    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1908    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1908    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1909    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
1909    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1909    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
1910    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
1910    I am again switch: 4  _Going to destination: 1  _Via direction 0
1910    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
1910    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
1910    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
1910    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1910    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1911    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
1911    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
1911    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1911    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
1912    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
1912    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
1912    I am again switch: 8  _Going to destination: 1  _Via direction 1
1912    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
1912    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
1912    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
1912    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1912    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1913    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
1913    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
1913    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1913    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
1913    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
1914    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
1914    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
1914    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1914    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
1914    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
1914    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
1914    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
1914    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1915    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
1915    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
1915    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1915    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
1915    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
1916    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
1916    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
1916    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1916    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
1916    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
1916    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1917    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
1917    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
1917    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1917    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
1917    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
1918    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
1918    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
1918    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1918    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
1918    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
1918    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1919    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
1919    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
1919    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1919    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
1919    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
1920    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
1920    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
1920    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1920    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
1920    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
1920    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1921    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
1921    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
1921    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1921    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
1922    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
1922    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
1922    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1922    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
1922    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
1923    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
1923    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
1923    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
1924    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
1924    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
1924    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
1924    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
1925    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
1925    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
1926    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
1926    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
1926    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
1927    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
1928    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
1928    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
1985    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
1986    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
1986    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
1986    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
1987    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
1987    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
1988    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
1988    I am again switch: 2  _Going to destination: 7  _Via direction 1
1988    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
1988    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
1988    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
1988    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
1989    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
1989    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
1989    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
1990    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
1990    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
1990    I am again switch: 6  _Going to destination: 7  _Via direction 1
1990    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
1990    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
1990    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
1990    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
1991    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
1991    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
1991    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
1991    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
1992    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
1992    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
1992    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
1992    I am again switch: 11  _Going to destination: 7  _Via direction 1
1992    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
1992    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
1992    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
1992    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
1993    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
1993    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
1993    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
1993    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
1993    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
1994    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
1994    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
1994    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
1994    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
1994    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
1994    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
1994    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
1994    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
1995    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
1995    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
1995    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
1995    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
1995    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
1996    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
1996    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
1996    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
1996    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
1996    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
1996    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
1997    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
1997    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
1997    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
1997    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
1997    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
1998    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
1998    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
1998    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
1998    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
1998    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
1998    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
1999    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
1999    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
1999    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
1999    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
1999    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
2000    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
2000    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
2000    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
2000    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
2000    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
2000    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
2001    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
2001    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
2001    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
2001    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
2002    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
2002    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
2002    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
2002    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
2002    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
2003    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
2003    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
2003    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
2004    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
2004    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
2004    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
2004    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
2005    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
2005    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
2006    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
2006    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
2006    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
2007    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
2008    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
2008    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
2044    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
2045    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
2045    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
2045    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
2046    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
2046    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
2047    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
2047    I am again switch: 2  _Going to destination: 3  _Via direction 0
2047    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
2047    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
2047    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
2047    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
2048    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
2048    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
2048    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
2049    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
2049    I am again switch: 4  _Going to destination: 3  _Via direction 1
2049    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
2049    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
2049    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
2049    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
2049    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
2050    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
2050    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
2050    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
2050    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
2051    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
2051    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
2051    I am again switch: 9  _Going to destination: 3  _Via direction 1
2051    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
2051    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
2051    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
2051    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
2051    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
2052    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
2052    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
2052    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
2052    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
2052    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
2053    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
2053    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
2053    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
2053    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
2053    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
2053    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
2053    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
2053    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
2054    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
2054    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
2054    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
2054    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
2054    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
2055    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
2055    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
2055    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
2055    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
2055    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
2055    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
2056    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
2056    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
2056    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
2056    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
2056    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
2057    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
2057    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
2057    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
2057    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
2057    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
2057    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
2058    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
2058    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
2058    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
2058    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
2058    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
2059    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
2059    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
2059    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
2059    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
2059    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
2059    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
2060    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
2060    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
2060    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
2060    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
2061    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
2061    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
2061    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
2061    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
2061    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
2062    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
2062    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
2062    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
2063    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
2063    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
2063    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
2063    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
2064    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
2064    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
2065    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
2065    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
2065    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
2066    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
2067    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
2067    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
2079    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
2080    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
2080    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
2080    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
2081    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
2081    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
2082    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
2082    I am again switch: 2  _Going to destination: 6  _Via direction 1
2082    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
2082    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
2082    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
2082    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
2083    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
2083    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
2083    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
2084    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
2084    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
2084    I am again switch: 6  _Going to destination: 6  _Via direction 1
2084    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
2084    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
2084    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
2084    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
2085    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
2085    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
2085    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
2085    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
2086    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
2086    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
2086    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
2086    I am again switch: 11  _Going to destination: 6  _Via direction 0
2086    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
2086    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
2086    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
2086    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
2087    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
2087    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
2087    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
2087    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
2087    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
2088    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
2088    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
2088    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
2088    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
2088    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
2088    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
2088    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
2088    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
2089    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
2089    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
2089    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
2089    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
2089    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
2090    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
2090    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
2090    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
2090    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
2090    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
2090    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
2091    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
2091    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
2091    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
2091    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
2091    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
2092    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
2092    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
2092    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
2092    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
2092    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
2092    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
2093    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
2093    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
2093    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
2093    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
2093    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
2094    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
2094    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
2094    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
2094    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
2094    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
2094    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
2095    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
2095    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
2095    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
2095    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
2096    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
2096    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
2096    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
2096    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
2096    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
2097    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
2097    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
2097    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
2098    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
2098    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
2098    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
2098    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
2099    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
2099    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
2100    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
2100    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
2100    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
2101    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
2102    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
2102    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
2163    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
2164    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
2164    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
2164    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
2165    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
2165    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
2166    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
2166    I am again switch: 2  _Going to destination: 3  _Via direction 0
2166    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
2166    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
2166    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
2166    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
2167    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
2167    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
2167    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
2168    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
2168    I am again switch: 4  _Going to destination: 3  _Via direction 1
2168    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
2168    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
2168    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
2168    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
2168    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
2169    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
2169    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
2169    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
2169    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
2170    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
2170    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
2170    I am again switch: 9  _Going to destination: 3  _Via direction 1
2170    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
2170    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
2170    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
2170    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
2170    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
2171    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
2171    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
2171    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
2171    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
2171    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
2172    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
2172    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
2172    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
2172    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
2172    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
2172    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
2172    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
2172    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
2173    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
2173    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
2173    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
2173    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
2173    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
2174    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
2174    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
2174    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
2174    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
2174    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
2174    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
2175    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
2175    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
2175    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
2175    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
2175    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
2176    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
2176    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
2176    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
2176    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
2176    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
2176    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
2177    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
2177    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
2177    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
2177    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
2177    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
2178    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
2178    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
2178    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
2178    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
2178    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
2178    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
2179    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
2179    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
2179    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
2179    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
2180    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
2180    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
2180    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
2180    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
2180    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
2181    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
2181    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
2181    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
2182    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
2182    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
2182    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
2182    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
2183    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
2183    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
2184    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
2184    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
2184    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
2185    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
2186    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
2186    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
2323    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
2324    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
2324    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
2324    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
2325    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
2325    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
2326    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
2326    I am again switch: 2  _Going to destination: 6  _Via direction 1
2326    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
2326    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
2326    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
2326    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
2327    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
2327    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
2327    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
2328    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
2328    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
2328    I am again switch: 6  _Going to destination: 6  _Via direction 1
2328    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
2328    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
2328    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
2328    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
2329    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
2329    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
2329    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
2329    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
2330    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
2330    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
2330    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
2330    I am again switch: 11  _Going to destination: 6  _Via direction 0
2330    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
2330    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
2330    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
2330    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
2331    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
2331    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
2331    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
2331    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
2331    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
2332    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
2332    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
2332    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
2332    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
2332    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
2332    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
2332    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
2332    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
2333    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
2333    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
2333    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
2333    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
2333    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
2334    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
2334    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
2334    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
2334    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
2334    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
2334    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
2335    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
2335    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
2335    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
2335    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
2335    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
2336    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
2336    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
2336    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
2336    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
2336    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
2336    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
2337    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
2337    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
2337    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
2337    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
2337    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
2338    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
2338    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
2338    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
2338    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
2338    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
2338    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
2339    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
2339    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
2339    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
2339    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
2340    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
2340    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
2340    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
2340    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
2340    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
2341    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
2341    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
2341    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
2342    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
2342    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
2342    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
2342    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
2343    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
2343    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
2344    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
2344    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
2344    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
2345    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
2346    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
2346    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
2483    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
2484    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
2484    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2484    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2485    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
2485    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
2486    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
2486    I am again switch: 2  _Going to destination: 0  _Via direction 0
2486    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
2486    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2486    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2486    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2487    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
2487    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
2487    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
2488    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
2488    I am again switch: 4  _Going to destination: 0  _Via direction 0
2488    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
2488    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2488    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2488    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2488    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2489    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
2489    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
2489    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
2489    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
2490    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2490    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
2490    I am again switch: 8  _Going to destination: 0  _Via direction 0
2490    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
2490    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2490    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2490    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2490    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2491    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
2491    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
2491    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
2491    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
2491    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
2492    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2492    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2492    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2492    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
2492    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
2492    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
2492    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
2492    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2493    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
2493    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
2493    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
2493    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
2493    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
2494    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2494    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2494    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2494    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
2494    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
2494    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2495    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
2495    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
2495    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
2495    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
2495    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
2496    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2496    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2496    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2496    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
2496    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
2496    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2497    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
2497    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
2497    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
2497    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
2497    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
2498    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2498    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2498    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2498    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
2498    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
2498    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2499    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
2499    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
2499    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
2499    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
2499    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
2500    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2500    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2500    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2500    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
2500    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
2500    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
2500    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2500    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2501    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
2501    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
2501    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
2501    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
2501    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
2502    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2502    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2502    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
2502    I am again switch: 2  _Going to destination: 0  _Via direction 0
2502    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
2502    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2502    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2502    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
2502    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
2502    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2503    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
2503    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
2503    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
2503    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
2503    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
2504    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
2504    I am again switch: 4  _Going to destination: 0  _Via direction 0
2504    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
2504    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2504    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2504    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2504    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2504    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
2504    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
2504    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2505    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
2505    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
2505    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
2505    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
2505    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
2506    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2506    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
2506    I am again switch: 8  _Going to destination: 0  _Via direction 0
2506    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
2506    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
2506    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
2506    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2506    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
2506    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
2506    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2507    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
2507    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
2507    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
2507    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
2507    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
2508    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2508    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
2508    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2508    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
2508    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
2508    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
2508    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
2508    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2509    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
2509    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
2509    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
2509    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
2509    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
2510    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2510    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
2510    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2510    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
2510    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
2510    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2511    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
2511    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
2511    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
2511    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
2511    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
2512    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2512    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
2512    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2512    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
2512    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
2512    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2513    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
2513    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
2513    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
2513    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
2513    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
2514    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2514    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
2514    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2514    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
2514    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
2514    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2515    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
2515    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
2515    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
2515    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
2516    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2516    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
2516    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2516    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
2516    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
2517    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
2517    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
2517    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
2518    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2518    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
2518    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
2518    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
2519    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
2519    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
2520    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
2520    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
2520    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
2521    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
2522    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
2522    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
2592    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
2593    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
2593    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
2593    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
2594    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
2594    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
2595    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
2595    I am again switch: 2  _Going to destination: 5  _Via direction 1
2595    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
2595    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
2595    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
2595    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
2596    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
2596    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
2596    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
2597    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
2597    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
2597    I am again switch: 6  _Going to destination: 5  _Via direction 0
2597    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
2597    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
2597    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
2597    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
2598    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
2598    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
2598    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
2598    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
2599    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
2599    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
2599    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
2599    I am again switch: 10  _Going to destination: 5  _Via direction 1
2599    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
2599    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
2599    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
2599    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
2600    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
2600    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
2600    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
2600    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
2600    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
2601    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
2601    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
2601    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
2601    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
2601    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
2601    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
2601    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
2601    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
2602    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
2602    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
2602    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
2602    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
2602    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
2603    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
2603    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
2603    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
2603    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
2603    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
2603    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
2604    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
2604    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
2604    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
2604    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
2604    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
2605    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
2605    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
2605    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
2605    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
2605    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
2605    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
2606    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
2606    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
2606    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
2606    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
2606    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
2607    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
2607    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
2607    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
2607    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
2607    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
2607    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
2608    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
2608    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
2608    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
2608    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
2609    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
2609    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
2609    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
2609    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
2609    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
2610    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
2610    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
2610    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
2611    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
2611    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
2611    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
2611    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
2612    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
2612    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
2613    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
2613    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
2613    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
2614    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
2615    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
2615    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
2720    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
2721    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
2721    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
2721    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
2722    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
2722    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
2723    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
2723    I am again switch: 2  _Going to destination: 5  _Via direction 1
2723    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
2723    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
2723    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
2723    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
2724    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
2724    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
2724    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
2725    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
2725    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
2725    I am again switch: 6  _Going to destination: 5  _Via direction 0
2725    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
2725    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
2725    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
2725    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
2726    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
2726    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
2726    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
2726    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
2727    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
2727    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
2727    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
2727    I am again switch: 10  _Going to destination: 5  _Via direction 1
2727    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
2727    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
2727    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
2727    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
2728    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
2728    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
2728    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
2728    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
2728    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
2729    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
2729    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
2729    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
2729    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
2729    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
2729    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
2729    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
2729    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
2730    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
2730    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
2730    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
2730    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
2730    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
2731    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
2731    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
2731    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
2731    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
2731    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
2731    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
2732    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
2732    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
2732    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
2732    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
2732    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
2733    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
2733    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
2733    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
2733    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
2733    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
2733    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
2734    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
2734    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
2734    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
2734    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
2734    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
2735    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
2735    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
2735    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
2735    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
2735    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
2735    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
2736    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
2736    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
2736    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
2736    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
2737    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
2737    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
2737    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
2737    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
2737    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
2738    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
2738    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
2738    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
2739    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
2739    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
2739    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
2739    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
2740    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
2740    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
2741    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
2741    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
2741    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
2742    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
2743    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
2743    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
3258    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
3259    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
3259    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
3259    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
3260    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
3260    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
3261    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
3261    I am again switch: 2  _Going to destination: 0  _Via direction 0
3261    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
3261    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
3261    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
3261    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
3262    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
3262    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
3262    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
3263    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
3263    I am again switch: 4  _Going to destination: 0  _Via direction 0
3263    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
3263    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
3263    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
3263    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
3263    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
3264    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
3264    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
3264    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
3264    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
3265    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
3265    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
3265    I am again switch: 8  _Going to destination: 0  _Via direction 0
3265    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
3265    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
3265    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
3265    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
3265    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
3266    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
3266    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
3266    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
3266    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
3266    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
3267    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
3267    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
3267    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
3267    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
3267    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
3267    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
3267    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
3267    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
3268    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
3268    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
3268    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
3268    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
3268    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
3269    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
3269    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
3269    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
3269    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
3269    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
3269    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
3270    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
3270    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
3270    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
3270    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
3270    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
3271    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
3271    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
3271    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
3271    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
3271    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
3271    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
3272    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
3272    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
3272    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
3272    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
3272    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
3273    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
3273    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
3273    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
3273    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
3273    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
3273    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
3274    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
3274    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
3274    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
3274    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
3275    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
3275    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
3275    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
3275    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
3275    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
3276    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
3276    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
3276    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
3277    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
3277    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
3277    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
3277    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
3278    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
3278    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
3279    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
3279    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
3279    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
3280    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
3281    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
3281    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
3316    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
3317    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
3317    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
3317    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
3318    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
3318    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
3319    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
3319    I am again switch: 2  _Going to destination: 3  _Via direction 0
3319    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
3319    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
3319    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
3319    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
3320    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
3320    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
3320    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
3321    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
3321    I am again switch: 4  _Going to destination: 3  _Via direction 1
3321    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
3321    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
3321    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
3321    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
3321    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
3322    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
3322    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
3322    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
3322    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
3323    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
3323    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
3323    I am again switch: 9  _Going to destination: 3  _Via direction 1
3323    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
3323    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
3323    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
3323    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
3323    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
3324    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
3324    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
3324    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
3324    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
3324    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
3325    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
3325    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
3325    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
3325    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
3325    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
3325    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
3325    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
3325    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
3326    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
3326    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
3326    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
3326    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
3326    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
3327    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
3327    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
3327    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
3327    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
3327    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
3327    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
3328    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
3328    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
3328    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
3328    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
3328    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
3329    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
3329    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
3329    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
3329    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
3329    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
3329    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
3330    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
3330    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
3330    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
3330    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
3330    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
3331    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
3331    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
3331    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
3331    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
3331    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
3331    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
3332    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
3332    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
3332    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
3332    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
3333    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
3333    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
3333    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
3333    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
3333    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
3334    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
3334    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
3334    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
3335    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
3335    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
3335    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
3335    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
3336    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
3336    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
3337    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
3337    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
3337    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
3338    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
3339    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
3339    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
3393    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
3394    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
3394    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
3394    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
3395    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3395    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
3396    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
3396    I am again switch: 2  _Going to destination: 7  _Via direction 1
3396    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3396    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3396    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3396    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
3397    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3397    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
3397    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
3398    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3398    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
3398    I am again switch: 6  _Going to destination: 7  _Via direction 1
3398    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
3398    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3398    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3398    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
3399    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3399    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
3399    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3399    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
3400    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3400    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3400    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
3400    I am again switch: 11  _Going to destination: 7  _Via direction 1
3400    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3400    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3400    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3400    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
3401    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3401    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
3401    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3401    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
3401    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
3402    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3402    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3402    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3402    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
3402    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
3402    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
3402    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
3402    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
3403    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3403    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
3403    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3403    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
3403    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
3404    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3404    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3404    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3404    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
3404    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
3404    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
3405    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3405    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
3405    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3405    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
3405    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
3406    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3406    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3406    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3406    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
3406    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
3406    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
3407    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3407    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
3407    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3407    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
3407    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
3408    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3408    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3408    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3408    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
3408    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
3408    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
3409    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3409    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
3409    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3409    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
3410    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3410    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3410    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3410    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
3410    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
3411    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
3411    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3411    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
3412    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3412    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3412    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
3412    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
3413    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3413    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
3414    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3414    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
3414    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
3415    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
3416    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
3416    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
3458    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
3459    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
3459    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
3459    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
3460    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3460    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
3461    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
3461    I am again switch: 2  _Going to destination: 7  _Via direction 1
3461    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3461    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3461    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3461    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
3462    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3462    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
3462    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
3463    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3463    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
3463    I am again switch: 6  _Going to destination: 7  _Via direction 1
3463    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
3463    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3463    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3463    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
3464    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3464    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
3464    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3464    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
3465    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3465    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3465    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
3465    I am again switch: 11  _Going to destination: 7  _Via direction 1
3465    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3465    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3465    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3465    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
3466    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3466    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
3466    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3466    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
3466    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
3467    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3467    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3467    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3467    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
3467    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
3467    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
3467    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
3467    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
3468    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3468    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
3468    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3468    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
3468    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
3469    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3469    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3469    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3469    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
3469    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
3469    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
3470    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3470    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
3470    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3470    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
3470    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
3471    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3471    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3471    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3471    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
3471    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
3471    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
3472    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3472    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
3472    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3472    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
3472    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
3473    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3473    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3473    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3473    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
3473    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
3473    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
3474    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3474    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
3474    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3474    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
3475    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3475    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3475    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3475    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
3475    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
3476    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
3476    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3476    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
3477    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3477    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3477    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
3477    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
3478    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3478    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
3479    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3479    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
3479    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
3480    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
3481    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
3481    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
3560    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
3561    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
3561    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
3561    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
3562    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3562    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
3563    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
3563    I am again switch: 2  _Going to destination: 7  _Via direction 1
3563    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3563    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3563    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3563    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
3564    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3564    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
3564    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
3565    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3565    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
3565    I am again switch: 6  _Going to destination: 7  _Via direction 1
3565    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
3565    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3565    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3565    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
3566    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3566    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
3566    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3566    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
3567    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3567    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3567    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
3567    I am again switch: 11  _Going to destination: 7  _Via direction 1
3567    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3567    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3567    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3567    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
3568    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3568    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
3568    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3568    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
3568    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
3569    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3569    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3569    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3569    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
3569    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
3569    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
3569    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
3569    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
3570    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3570    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
3570    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3570    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
3570    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
3571    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3571    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3571    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3571    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
3571    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
3571    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
3572    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3572    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
3572    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3572    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
3572    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
3573    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3573    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3573    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3573    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
3573    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
3573    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
3574    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3574    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
3574    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3574    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
3574    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
3575    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3575    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3575    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3575    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
3575    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
3575    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
3576    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3576    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
3576    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3576    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
3577    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3577    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3577    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3577    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
3577    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
3578    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
3578    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3578    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
3579    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3579    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3579    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
3579    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
3580    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3580    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
3581    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3581    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
3581    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
3582    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
3583    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
3583    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
3664    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
3665    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
3665    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
3665    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
3666    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
3666    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
3667    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
3667    I am again switch: 2  _Going to destination: 5  _Via direction 1
3667    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
3667    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
3667    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
3667    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
3668    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
3668    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
3668    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
3669    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
3669    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
3669    I am again switch: 6  _Going to destination: 5  _Via direction 0
3669    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
3669    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
3669    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
3669    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
3670    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
3670    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
3670    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
3670    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
3671    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
3671    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
3671    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
3671    I am again switch: 10  _Going to destination: 5  _Via direction 1
3671    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
3671    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
3671    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
3671    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
3672    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
3672    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
3672    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
3672    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
3672    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
3673    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
3673    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
3673    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
3673    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
3673    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
3673    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
3673    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
3673    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
3674    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
3674    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
3674    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
3674    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
3674    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
3675    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
3675    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
3675    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
3675    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
3675    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
3675    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
3676    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
3676    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
3676    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
3676    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
3676    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
3677    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
3677    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
3677    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
3677    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
3677    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
3677    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
3678    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
3678    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
3678    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
3678    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
3678    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
3679    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
3679    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
3679    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
3679    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
3679    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
3679    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
3680    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
3680    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
3680    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
3680    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
3681    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
3681    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
3681    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
3681    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
3681    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
3682    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
3682    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
3682    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
3683    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
3683    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
3683    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
3683    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
3684    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
3684    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
3685    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
3685    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
3685    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
3686    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
3687    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
3687    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
3689    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
3690    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
3690    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3690    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3691    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3691    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
3692    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
3692    I am again switch: 2  _Going to destination: 6  _Via direction 1
3692    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
3692    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3692    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3692    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3693    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3693    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
3693    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
3694    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3694    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
3694    I am again switch: 6  _Going to destination: 6  _Via direction 1
3694    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
3694    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3694    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3694    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3695    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3695    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
3695    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3695    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
3696    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3696    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3696    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
3696    I am again switch: 11  _Going to destination: 6  _Via direction 0
3696    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
3696    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3696    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3696    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3697    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3697    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
3697    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3697    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
3697    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
3698    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3698    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3698    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3698    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3698    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
3698    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
3698    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
3698    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
3699    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3699    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
3699    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3699    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
3699    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
3700    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3700    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3700    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3700    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3700    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
3700    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
3701    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3701    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
3701    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3701    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
3701    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
3702    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3702    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3702    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3702    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3702    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
3702    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
3703    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3703    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
3703    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3703    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
3703    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
3704    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3704    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3704    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3704    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3704    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
3704    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
3705    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3705    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
3705    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3705    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
3705    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
3706    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3706    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3706    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3706    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
3706    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3706    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3706    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
3706    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
3707    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3707    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
3707    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3707    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
3707    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
3708    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
3708    I am again switch: 2  _Going to destination: 6  _Via direction 1
3708    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
3708    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3708    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3708    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3708    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3708    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3708    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
3708    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
3709    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3709    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
3709    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3709    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
3709    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
3710    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3710    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
3710    I am again switch: 6  _Going to destination: 6  _Via direction 1
3710    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
3710    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3710    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3710    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3710    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3710    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
3710    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
3711    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3711    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
3711    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3711    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
3711    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
3712    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3712    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3712    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
3712    I am again switch: 11  _Going to destination: 6  _Via direction 0
3712    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
3712    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3712    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3712    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3712    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
3712    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
3713    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3713    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
3713    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3713    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
3713    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
3714    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3714    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3714    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3714    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3714    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
3714    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
3714    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
3714    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
3715    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3715    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
3715    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3715    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
3715    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
3716    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3716    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3716    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3716    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3716    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
3716    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
3717    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3717    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
3717    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3717    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
3717    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
3718    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3718    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3718    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3718    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3718    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
3718    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
3719    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3719    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
3719    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3719    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
3719    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
3720    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3720    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3720    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3720    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3720    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
3720    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
3721    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3721    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
3721    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3721    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
3722    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3722    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3722    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3722    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
3722    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
3723    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
3723    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3723    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
3724    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3724    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3724    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
3724    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
3725    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3725    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
3726    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3726    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
3726    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
3727    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
3728    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
3728    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
3839    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
3840    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
3840    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3840    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3841    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3841    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
3842    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
3842    I am again switch: 2  _Going to destination: 6  _Via direction 1
3842    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
3842    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3842    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3842    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3843    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3843    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
3843    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
3844    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3844    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
3844    I am again switch: 6  _Going to destination: 6  _Via direction 1
3844    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
3844    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3844    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3844    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3845    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3845    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
3845    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3845    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
3846    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3846    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3846    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
3846    I am again switch: 11  _Going to destination: 6  _Via direction 0
3846    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
3846    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3846    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3846    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3847    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3847    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
3847    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3847    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
3847    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
3848    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3848    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3848    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3848    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3848    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
3848    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
3848    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
3848    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
3849    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3849    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
3849    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3849    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
3849    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
3850    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3850    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3850    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3850    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3850    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
3850    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
3851    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3851    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
3851    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3851    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
3851    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
3852    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3852    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3852    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3852    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3852    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
3852    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
3853    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3853    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
3853    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3853    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
3853    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
3854    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3854    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3854    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3854    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3854    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
3854    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
3855    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3855    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
3855    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3855    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
3856    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3856    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3856    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3856    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
3856    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
3857    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
3857    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3857    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
3858    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3858    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3858    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
3858    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
3859    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3859    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
3860    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3860    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
3860    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
3861    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
3862    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
3862    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
3878    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
3879    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
3879    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
3879    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
3880    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
3880    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
3881    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
3881    I am again switch: 2  _Going to destination: 3  _Via direction 0
3881    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
3881    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
3881    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
3881    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
3882    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
3882    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
3882    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
3883    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
3883    I am again switch: 4  _Going to destination: 3  _Via direction 1
3883    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
3883    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
3883    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
3883    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
3883    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
3884    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
3884    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
3884    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
3884    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
3885    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
3885    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
3885    I am again switch: 9  _Going to destination: 3  _Via direction 1
3885    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
3885    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
3885    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
3885    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
3885    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
3886    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
3886    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
3886    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
3886    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
3886    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
3887    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
3887    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
3887    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
3887    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
3887    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
3887    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
3887    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
3887    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
3888    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
3888    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
3888    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
3888    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
3888    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
3889    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
3889    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
3889    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
3889    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
3889    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
3889    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
3890    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
3890    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
3890    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
3890    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
3890    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
3891    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
3891    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
3891    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
3891    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
3891    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
3891    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
3892    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
3892    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
3892    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
3892    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
3892    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
3893    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
3893    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
3893    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
3893    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
3893    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
3893    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
3894    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
3894    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
3894    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
3894    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
3894    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
3895    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
3895    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
3895    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
3895    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
3895    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
3895    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
3895    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
3895    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
3896    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
3896    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
3896    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3896    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
3896    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
3897    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
3897    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
3897    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
3897    I am again switch: 2  _Going to destination: 7  _Via direction 1
3897    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3897    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3897    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3897    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
3897    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
3897    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
3898    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
3898    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3898    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
3898    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
3898    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
3899    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
3899    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3899    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
3899    I am again switch: 6  _Going to destination: 7  _Via direction 1
3899    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
3899    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3899    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3899    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
3899    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
3899    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
3900    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3900    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
3900    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
3900    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
3900    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
3901    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3901    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3901    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
3901    I am again switch: 11  _Going to destination: 7  _Via direction 1
3901    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
3901    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
3901    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
3901    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
3901    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
3901    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
3902    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3902    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
3902    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
3902    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
3902    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
3903    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3903    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3903    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
3903    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
3903    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
3903    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
3903    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
3903    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
3904    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3904    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
3904    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
3904    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
3904    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
3905    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3905    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3905    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
3905    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
3905    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
3905    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
3906    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3906    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
3906    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
3906    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
3906    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
3907    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3907    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3907    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
3907    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
3907    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
3907    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
3908    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3908    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
3908    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
3908    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
3908    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
3909    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3909    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3909    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
3909    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
3909    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
3909    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
3910    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3910    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
3910    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
3910    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
3910    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
3911    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3911    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3911    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
3911    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
3911    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3911    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3911    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
3911    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
3912    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3912    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
3912    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
3912    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
3912    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
3913    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
3913    I am again switch: 2  _Going to destination: 6  _Via direction 1
3913    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
3913    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3913    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3913    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3913    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
3913    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3913    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
3913    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
3914    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3914    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
3914    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
3914    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
3914    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
3915    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3915    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
3915    I am again switch: 6  _Going to destination: 6  _Via direction 1
3915    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
3915    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
3915    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
3915    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
3915    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3915    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
3915    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
3916    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3916    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
3916    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
3916    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
3916    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
3917    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3917    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
3917    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
3917    I am again switch: 11  _Going to destination: 6  _Via direction 0
3917    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
3917    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
3917    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
3917    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3917    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
3917    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
3918    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3918    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
3918    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
3918    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
3918    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
3919    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3919    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
3919    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
3919    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3919    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
3919    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
3919    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
3919    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
3920    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3920    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
3920    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
3920    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
3920    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
3921    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3921    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
3921    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
3921    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3921    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
3921    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
3922    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3922    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
3922    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
3922    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
3922    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
3923    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3923    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
3923    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
3923    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3923    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
3923    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
3924    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3924    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
3924    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
3924    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
3924    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
3925    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3925    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
3925    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
3925    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3925    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
3925    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
3926    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3926    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
3926    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
3926    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
3927    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3927    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
3927    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
3927    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
3927    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
3928    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
3928    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
3928    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
3929    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
3929    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
3929    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
3929    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
3930    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
3930    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
3931    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
3931    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
3931    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
3932    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
3933    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
3933    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
4058    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
4059    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
4059    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
4059    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
4060    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
4060    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
4061    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
4061    I am again switch: 2  _Going to destination: 6  _Via direction 1
4061    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
4061    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
4061    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
4061    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
4062    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
4062    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
4062    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
4063    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
4063    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
4063    I am again switch: 6  _Going to destination: 6  _Via direction 1
4063    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
4063    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
4063    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
4063    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
4064    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
4064    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
4064    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
4064    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
4065    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
4065    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
4065    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
4065    I am again switch: 11  _Going to destination: 6  _Via direction 0
4065    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
4065    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
4065    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
4065    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
4066    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
4066    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
4066    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
4066    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
4066    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
4067    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
4067    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
4067    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
4067    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
4067    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
4067    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
4067    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
4067    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
4068    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
4068    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
4068    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
4068    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
4068    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
4069    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
4069    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
4069    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
4069    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
4069    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
4069    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
4070    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
4070    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
4070    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
4070    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
4070    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
4071    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
4071    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
4071    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
4071    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
4071    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
4071    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
4072    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
4072    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
4072    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
4072    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
4072    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
4073    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
4073    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
4073    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
4073    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
4073    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
4073    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
4074    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
4074    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
4074    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
4074    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
4075    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
4075    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
4075    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
4075    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
4075    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
4076    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
4076    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
4076    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
4077    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
4077    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
4077    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
4077    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
4078    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
4078    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
4079    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
4079    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
4079    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
4080    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
4081    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
4081    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
4117    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
4118    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
4118    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
4118    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
4119    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
4119    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
4120    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
4120    I am again switch: 2  _Going to destination: 7  _Via direction 1
4120    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
4120    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
4120    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
4120    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
4121    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
4121    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
4121    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
4122    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
4122    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
4122    I am again switch: 6  _Going to destination: 7  _Via direction 1
4122    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
4122    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
4122    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
4122    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
4123    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
4123    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
4123    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
4123    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
4124    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
4124    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
4124    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
4124    I am again switch: 11  _Going to destination: 7  _Via direction 1
4124    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
4124    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
4124    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
4124    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
4125    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
4125    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
4125    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
4125    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
4125    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
4126    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
4126    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
4126    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
4126    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
4126    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
4126    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
4126    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
4126    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
4127    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
4127    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
4127    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
4127    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
4127    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
4128    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
4128    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
4128    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
4128    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
4128    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
4128    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
4129    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
4129    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
4129    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
4129    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
4129    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
4130    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
4130    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
4130    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
4130    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
4130    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
4130    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
4131    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
4131    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
4131    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
4131    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
4131    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
4132    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
4132    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
4132    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
4132    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
4132    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
4132    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
4133    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
4133    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
4133    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
4133    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
4134    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
4134    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
4134    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
4134    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
4134    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
4135    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
4135    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
4135    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
4136    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
4136    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
4136    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
4136    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
4137    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
4137    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
4138    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
4138    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
4138    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
4139    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
4140    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
4140    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
4411    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
4412    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
4412    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
4412    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
4413    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
4413    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
4414    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
4414    I am again switch: 2  _Going to destination: 6  _Via direction 1
4414    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
4414    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
4414    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
4414    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
4415    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
4415    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
4415    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
4416    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
4416    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
4416    I am again switch: 6  _Going to destination: 6  _Via direction 1
4416    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
4416    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
4416    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
4416    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
4417    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
4417    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
4417    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
4417    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
4418    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
4418    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
4418    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
4418    I am again switch: 11  _Going to destination: 6  _Via direction 0
4418    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
4418    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
4418    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
4418    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
4419    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
4419    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
4419    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
4419    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
4419    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
4420    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
4420    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
4420    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
4420    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
4420    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
4420    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
4420    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
4420    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
4421    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
4421    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
4421    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
4421    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
4421    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
4422    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
4422    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
4422    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
4422    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
4422    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
4422    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
4423    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
4423    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
4423    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
4423    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
4423    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
4424    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
4424    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
4424    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
4424    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
4424    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
4424    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
4425    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
4425    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
4425    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
4425    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
4425    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
4426    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
4426    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
4426    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
4426    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
4426    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
4426    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
4427    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
4427    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
4427    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
4427    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
4428    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
4428    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
4428    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
4428    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
4428    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
4429    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
4429    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
4429    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
4430    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
4430    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
4430    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
4430    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
4431    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
4431    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
4432    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
4432    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
4432    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
4433    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
4434    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
4434    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
4436    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
4437    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
4437    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
4437    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
4438    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
4438    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
4439    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
4439    I am again switch: 2  _Going to destination: 5  _Via direction 1
4439    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
4439    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
4439    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
4439    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
4440    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
4440    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
4440    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
4441    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
4441    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
4441    I am again switch: 6  _Going to destination: 5  _Via direction 0
4441    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
4441    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
4441    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
4441    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
4442    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
4442    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
4442    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
4442    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
4443    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
4443    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
4443    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
4443    I am again switch: 10  _Going to destination: 5  _Via direction 1
4443    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
4443    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
4443    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
4443    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
4444    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
4444    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
4444    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
4444    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
4444    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
4445    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
4445    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
4445    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
4445    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
4445    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
4445    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
4445    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
4445    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
4446    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
4446    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
4446    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
4446    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
4446    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
4447    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
4447    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
4447    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
4447    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
4447    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
4447    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
4448    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
4448    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
4448    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
4448    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
4448    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
4449    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
4449    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
4449    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
4449    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
4449    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
4449    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
4450    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
4450    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
4450    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
4450    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
4450    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
4451    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
4451    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
4451    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
4451    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
4451    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
4451    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
4452    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
4452    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
4452    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
4452    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
4453    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
4453    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
4453    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
4453    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
4453    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
4454    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
4454    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
4454    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
4455    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
4455    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
4455    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
4455    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
4456    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
4456    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
4457    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
4457    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
4457    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
4458    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
4459    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
4459    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
4502    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
4503    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
4503    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
4503    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
4504    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
4504    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
4505    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
4505    I am again switch: 2  _Going to destination: 0  _Via direction 0
4505    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
4505    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
4505    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
4505    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
4506    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
4506    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
4506    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
4507    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
4507    I am again switch: 4  _Going to destination: 0  _Via direction 0
4507    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
4507    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
4507    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
4507    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
4507    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
4508    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
4508    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
4508    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
4508    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
4509    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
4509    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
4509    I am again switch: 8  _Going to destination: 0  _Via direction 0
4509    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
4509    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
4509    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
4509    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
4509    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
4510    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
4510    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
4510    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
4510    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
4510    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
4511    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
4511    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
4511    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
4511    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
4511    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
4511    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
4511    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
4511    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
4512    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
4512    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
4512    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
4512    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
4512    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
4513    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
4513    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
4513    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
4513    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
4513    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
4513    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
4514    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
4514    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
4514    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
4514    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
4514    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
4515    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
4515    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
4515    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
4515    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
4515    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
4515    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
4516    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
4516    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
4516    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
4516    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
4516    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
4517    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
4517    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
4517    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
4517    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
4517    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
4517    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
4518    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
4518    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
4518    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
4518    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
4519    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
4519    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
4519    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
4519    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
4519    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
4520    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
4520    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
4520    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
4521    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
4521    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
4521    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
4521    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
4522    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
4522    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
4523    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
4523    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
4523    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
4524    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
4525    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
4525    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
4531    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
4532    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
4532    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4532    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4533    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4533    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
4534    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
4534    I am again switch: 2  _Going to destination: 2  _Via direction 0
4534    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4534    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4534    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4534    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4535    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
4535    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4535    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
4536    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
4536    I am again switch: 4  _Going to destination: 2  _Via direction 1
4536    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
4536    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
4536    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
4536    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4536    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4537    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
4537    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4537    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4537    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
4538    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
4538    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
4538    I am again switch: 9  _Going to destination: 2  _Via direction 0
4538    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4538    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4538    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4538    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4538    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4539    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
4539    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4539    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4539    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
4539    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
4540    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
4540    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4540    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4540    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
4540    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
4540    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
4540    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
4540    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4541    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
4541    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4541    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
4541    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
4541    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
4542    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
4542    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4542    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4542    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
4542    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
4542    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4543    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
4543    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4543    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
4543    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
4543    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
4544    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
4544    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4544    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4544    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
4544    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
4544    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4545    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
4545    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
4545    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
4545    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
4545    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
4546    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
4546    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4546    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4546    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
4546    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
4546    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4547    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
4547    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
4547    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
4547    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
4548    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
4548    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4548    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4548    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
4548    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
4549    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
4549    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
4549    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
4550    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
4550    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4550    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
4550    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
4551    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
4551    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
4552    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4552    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
4552    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
4553    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
4554    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
4554    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
4560    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
4561    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
4561    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4561    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4562    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4562    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
4563    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
4563    I am again switch: 2  _Going to destination: 2  _Via direction 0
4563    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4563    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4563    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4563    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4564    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
4564    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4564    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
4565    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
4565    I am again switch: 4  _Going to destination: 2  _Via direction 1
4565    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
4565    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
4565    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
4565    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4565    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4566    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
4566    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4566    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4566    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
4567    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
4567    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
4567    I am again switch: 9  _Going to destination: 2  _Via direction 0
4567    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4567    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4567    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4567    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4567    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4568    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
4568    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4568    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4568    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
4568    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
4569    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
4569    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4569    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4569    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
4569    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
4569    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
4569    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
4569    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4570    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
4570    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4570    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
4570    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
4570    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
4571    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
4571    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4571    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4571    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
4571    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
4571    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4572    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
4572    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4572    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
4572    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
4572    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
4573    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
4573    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4573    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4573    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
4573    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
4573    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4574    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
4574    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
4574    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
4574    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
4574    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
4575    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
4575    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4575    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4575    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
4575    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
4575    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4576    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
4576    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
4576    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
4576    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
4577    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
4577    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4577    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4577    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
4577    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
4578    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
4578    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
4578    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
4579    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
4579    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
4579    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
4579    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
4580    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
4580    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
4581    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
4581    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
4581    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
4582    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
4583    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
4583    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
4830    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
4831    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
4831    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4831    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4832    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
4832    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
4833    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
4833    I am again switch: 2  _Going to destination: 1  _Via direction 0
4833    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
4833    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4833    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4833    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4834    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
4834    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
4834    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
4835    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
4835    I am again switch: 4  _Going to destination: 1  _Via direction 0
4835    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
4835    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4835    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4835    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4835    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4836    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
4836    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
4836    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
4836    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
4837    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4837    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
4837    I am again switch: 8  _Going to destination: 1  _Via direction 1
4837    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
4837    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
4837    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
4837    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4837    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4838    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
4838    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
4838    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
4838    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
4838    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
4839    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4839    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
4839    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4839    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
4839    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
4839    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
4839    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
4839    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4840    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
4840    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
4840    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
4840    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
4840    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
4841    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4841    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
4841    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4841    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
4841    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
4841    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4842    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
4842    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
4842    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
4842    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
4842    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
4843    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4843    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
4843    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4843    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
4843    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
4843    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4844    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
4844    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
4844    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
4844    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
4844    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
4845    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4845    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
4845    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4845    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
4845    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
4845    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4846    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
4846    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
4846    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
4846    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
4847    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4847    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
4847    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4847    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
4847    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
4848    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
4848    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
4848    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
4849    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4849    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
4849    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
4849    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
4850    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
4850    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
4851    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
4851    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
4851    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
4852    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
4853    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
4853    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
4930    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
4931    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
4931    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4931    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4932    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
4932    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
4933    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
4933    I am again switch: 2  _Going to destination: 1  _Via direction 0
4933    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
4933    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4933    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4933    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4934    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
4934    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
4934    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
4935    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
4935    I am again switch: 4  _Going to destination: 1  _Via direction 0
4935    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
4935    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
4935    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
4935    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4935    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4936    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
4936    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
4936    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
4936    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
4937    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
4937    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
4937    I am again switch: 8  _Going to destination: 1  _Via direction 1
4937    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
4937    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
4937    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
4937    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4937    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4938    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
4938    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
4938    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
4938    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
4938    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
4939    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
4939    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
4939    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4939    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
4939    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
4939    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
4939    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
4939    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4940    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
4940    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
4940    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
4940    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
4940    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
4941    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
4941    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
4941    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4941    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
4941    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
4941    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4942    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
4942    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
4942    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
4942    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
4942    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
4943    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
4943    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
4943    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4943    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
4943    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
4943    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4944    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
4944    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
4944    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
4944    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
4944    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
4945    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
4945    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
4945    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4945    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
4945    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
4945    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4946    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
4946    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
4946    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
4946    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
4947    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
4947    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
4947    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4947    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
4947    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
4948    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
4948    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
4948    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
4949    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
4949    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
4949    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
4949    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
4950    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
4950    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
4951    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
4951    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
4951    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
4952    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
4953    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
4953    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
4987    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
4988    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
4988    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4988    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4989    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4989    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
4990    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
4990    I am again switch: 2  _Going to destination: 2  _Via direction 0
4990    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4990    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4990    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4990    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4991    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
4991    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4991    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
4992    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
4992    I am again switch: 4  _Going to destination: 2  _Via direction 1
4992    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
4992    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
4992    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
4992    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4992    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4993    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
4993    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
4993    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4993    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
4994    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
4994    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
4994    I am again switch: 9  _Going to destination: 2  _Via direction 0
4994    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
4994    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
4994    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
4994    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4994    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4995    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
4995    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
4995    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4995    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
4995    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
4996    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
4996    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
4996    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
4996    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
4996    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
4996    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
4996    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
4996    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4997    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
4997    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
4997    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
4997    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
4997    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
4998    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
4998    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
4998    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
4998    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
4998    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
4998    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
4999    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
4999    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
4999    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
4999    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
4999    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
5000    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
5000    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5000    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5000    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
5000    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
5000    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5001    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
5001    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5001    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5001    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
5001    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
5002    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
5002    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5002    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5002    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
5002    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
5002    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5003    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
5003    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5003    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5003    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
5004    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
5004    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5004    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5004    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
5004    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
5005    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
5005    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5005    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
5006    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
5006    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5006    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
5006    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
5007    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5007    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
5008    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5008    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
5008    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
5009    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
5010    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
5010    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
5018    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
5019    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
5019    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
5019    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
5020    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5020    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
5021    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
5021    I am again switch: 2  _Going to destination: 7  _Via direction 1
5021    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5021    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5021    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5021    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
5022    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5022    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
5022    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
5023    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5023    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
5023    I am again switch: 6  _Going to destination: 7  _Via direction 1
5023    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
5023    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5023    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5023    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
5024    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5024    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
5024    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5024    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
5025    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5025    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5025    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
5025    I am again switch: 11  _Going to destination: 7  _Via direction 1
5025    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5025    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5025    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5025    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
5026    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5026    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
5026    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5026    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
5026    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
5027    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5027    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5027    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5027    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
5027    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
5027    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
5027    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
5027    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
5028    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5028    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
5028    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5028    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
5028    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
5029    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5029    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5029    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5029    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
5029    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
5029    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
5030    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5030    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
5030    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5030    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
5030    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
5031    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5031    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5031    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5031    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
5031    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
5031    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
5032    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5032    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
5032    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5032    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
5032    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
5033    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5033    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5033    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5033    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
5033    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
5033    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
5034    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5034    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
5034    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5034    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
5034    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
5035    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5035    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5035    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5035    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
5035    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
5035    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
5035    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
5035    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
5036    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
5036    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
5036    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5036    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
5036    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
5037    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
5037    I am again switch: 2  _Going to destination: 5  _Via direction 1
5037    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
5037    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
5037    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
5037    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5037    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5037    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
5037    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
5037    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
5038    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
5038    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
5038    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5038    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
5038    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
5039    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
5039    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
5039    I am again switch: 6  _Going to destination: 5  _Via direction 0
5039    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
5039    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
5039    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
5039    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5039    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
5039    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
5039    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
5040    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
5040    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
5040    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
5040    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
5040    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
5041    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
5041    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
5041    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
5041    I am again switch: 10  _Going to destination: 5  _Via direction 1
5041    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
5041    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
5041    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
5041    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
5041    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
5041    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
5042    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
5042    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
5042    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
5042    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
5042    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
5043    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
5043    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
5043    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
5043    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
5043    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
5043    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
5043    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
5043    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
5044    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
5044    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
5044    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
5044    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
5044    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
5045    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
5045    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
5045    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
5045    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
5045    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
5045    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
5046    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
5046    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
5046    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
5046    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
5046    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
5047    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
5047    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
5047    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
5047    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
5047    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
5047    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
5048    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
5048    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
5048    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
5048    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
5048    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
5049    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
5049    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
5049    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
5049    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
5049    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
5049    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
5050    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
5050    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
5050    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
5050    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
5051    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
5051    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
5051    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
5051    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
5051    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
5052    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
5052    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
5052    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
5053    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
5053    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
5053    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
5053    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
5054    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
5054    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
5055    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
5055    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
5055    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
5056    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
5057    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
5057    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
5253    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
5254    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
5254    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5254    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5255    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5255    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
5256    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
5256    I am again switch: 2  _Going to destination: 2  _Via direction 0
5256    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5256    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5256    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5256    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5257    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
5257    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5257    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
5258    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
5258    I am again switch: 4  _Going to destination: 2  _Via direction 1
5258    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
5258    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
5258    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
5258    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5258    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5259    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
5259    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5259    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5259    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
5260    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
5260    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
5260    I am again switch: 9  _Going to destination: 2  _Via direction 0
5260    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5260    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5260    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5260    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5260    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5261    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
5261    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5261    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5261    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
5261    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
5262    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
5262    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5262    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5262    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
5262    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
5262    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
5262    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
5262    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5263    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
5263    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5263    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5263    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
5263    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
5264    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
5264    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5264    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5264    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
5264    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
5264    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5265    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
5265    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5265    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5265    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
5265    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
5266    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
5266    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5266    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5266    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
5266    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
5266    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5267    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
5267    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5267    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5267    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
5267    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
5268    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
5268    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5268    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5268    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
5268    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
5268    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5269    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
5269    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5269    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5269    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
5270    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
5270    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5270    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5270    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
5270    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
5271    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
5271    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5271    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
5272    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
5272    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5272    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
5272    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
5273    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5273    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
5274    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5274    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
5274    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
5275    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
5276    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
5276    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
5278    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
5279    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
5279    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5279    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5280    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5280    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
5281    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
5281    I am again switch: 2  _Going to destination: 2  _Via direction 0
5281    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5281    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5281    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5281    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5282    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
5282    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5282    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
5283    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
5283    I am again switch: 4  _Going to destination: 2  _Via direction 1
5283    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
5283    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
5283    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
5283    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5283    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5284    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
5284    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5284    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5284    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
5285    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
5285    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
5285    I am again switch: 9  _Going to destination: 2  _Via direction 0
5285    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5285    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5285    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5285    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5285    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5286    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
5286    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5286    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5286    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
5286    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
5287    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
5287    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5287    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5287    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
5287    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
5287    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
5287    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
5287    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5288    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
5288    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5288    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5288    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
5288    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
5289    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
5289    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5289    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5289    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
5289    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
5289    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5290    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
5290    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5290    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5290    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
5290    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
5291    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
5291    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5291    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5291    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
5291    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
5291    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5292    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
5292    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5292    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5292    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
5292    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
5293    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
5293    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5293    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5293    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
5293    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
5293    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5294    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
5294    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5294    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5294    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
5295    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
5295    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5295    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5295    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
5295    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
5296    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
5296    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5296    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
5297    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
5297    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5297    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
5297    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
5298    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5298    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
5299    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5299    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
5299    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
5300    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
5301    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
5301    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
5645    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
5646    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
5646    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5646    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5647    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5647    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
5648    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
5648    I am again switch: 2  _Going to destination: 2  _Via direction 0
5648    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5648    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5648    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5648    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5649    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
5649    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5649    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
5650    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
5650    I am again switch: 4  _Going to destination: 2  _Via direction 1
5650    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
5650    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
5650    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
5650    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5650    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5651    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
5651    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
5651    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5651    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
5652    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
5652    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
5652    I am again switch: 9  _Going to destination: 2  _Via direction 0
5652    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
5652    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
5652    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
5652    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5652    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5653    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
5653    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
5653    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5653    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
5653    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
5654    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
5654    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
5654    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5654    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
5654    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
5654    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
5654    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
5654    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5655    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
5655    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
5655    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5655    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
5655    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
5656    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
5656    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
5656    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5656    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
5656    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
5656    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5657    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
5657    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
5657    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5657    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
5657    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
5658    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
5658    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
5658    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5658    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
5658    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
5658    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5659    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
5659    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
5659    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5659    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
5659    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
5660    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
5660    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
5660    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5660    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
5660    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
5660    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5661    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
5661    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
5661    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5661    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
5662    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
5662    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
5662    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5662    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
5662    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
5663    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
5663    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
5663    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
5664    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
5664    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
5664    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
5664    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
5665    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
5665    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
5666    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
5666    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
5666    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
5667    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
5668    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
5668    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
5680    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
5681    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
5681    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5681    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5682    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5682    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
5683    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
5683    I am again switch: 2  _Going to destination: 0  _Via direction 0
5683    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5683    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5683    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5683    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5684    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
5684    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5684    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
5685    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
5685    I am again switch: 4  _Going to destination: 0  _Via direction 0
5685    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
5685    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5685    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5685    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5685    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5686    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
5686    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5686    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5686    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
5687    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5687    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
5687    I am again switch: 8  _Going to destination: 0  _Via direction 0
5687    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5687    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5687    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5687    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5687    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5688    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
5688    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5688    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5688    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
5688    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
5689    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5689    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5689    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5689    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
5689    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
5689    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
5689    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
5689    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5690    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
5690    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5690    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5690    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
5690    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
5691    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5691    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5691    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5691    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
5691    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
5691    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5692    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
5692    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5692    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5692    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
5692    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
5693    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5693    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5693    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5693    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
5693    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
5693    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5694    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
5694    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5694    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5694    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
5694    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
5695    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5695    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5695    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5695    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
5695    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
5695    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5696    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
5696    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5696    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5696    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
5697    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5697    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5697    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5697    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
5697    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
5698    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
5698    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5698    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
5699    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5699    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5699    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
5699    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
5700    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5700    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
5701    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5701    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
5701    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
5702    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
5703    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
5703    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
5704    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
5705    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
5705    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5705    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5706    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5706    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
5707    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
5707    I am again switch: 2  _Going to destination: 0  _Via direction 0
5707    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5707    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5707    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5707    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5708    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
5708    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5708    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
5709    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
5709    I am again switch: 4  _Going to destination: 0  _Via direction 0
5709    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
5709    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5709    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5709    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5709    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5710    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
5710    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5710    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5710    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
5711    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5711    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
5711    I am again switch: 8  _Going to destination: 0  _Via direction 0
5711    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5711    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5711    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5711    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5711    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5712    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
5712    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5712    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5712    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
5712    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
5713    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5713    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5713    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5713    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
5713    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
5713    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
5713    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
5713    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5714    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
5714    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5714    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5714    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
5714    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
5715    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5715    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5715    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5715    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
5715    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
5715    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5716    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
5716    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5716    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5716    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
5716    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
5717    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5717    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5717    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5717    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
5717    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
5717    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5718    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
5718    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5718    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5718    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
5718    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
5719    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5719    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5719    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5719    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
5719    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
5719    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5720    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
5720    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5720    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5720    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
5721    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5721    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5721    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5721    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
5721    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
5722    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
5722    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5722    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
5723    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5723    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5723    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
5723    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
5724    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5724    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
5725    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5725    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
5725    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
5726    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
5727    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
5727    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
5843    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
5844    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
5844    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5844    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5845    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5845    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
5846    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
5846    I am again switch: 2  _Going to destination: 0  _Via direction 0
5846    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5846    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5846    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5846    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5847    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
5847    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5847    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
5848    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
5848    I am again switch: 4  _Going to destination: 0  _Via direction 0
5848    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
5848    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5848    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5848    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5848    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5849    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
5849    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
5849    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5849    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
5850    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5850    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
5850    I am again switch: 8  _Going to destination: 0  _Via direction 0
5850    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
5850    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
5850    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
5850    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5850    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5851    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
5851    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
5851    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5851    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
5851    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
5852    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5852    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
5852    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5852    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
5852    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
5852    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
5852    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
5852    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5853    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
5853    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
5853    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5853    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
5853    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
5854    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5854    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
5854    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5854    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
5854    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
5854    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5855    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
5855    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
5855    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5855    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
5855    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
5856    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5856    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
5856    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5856    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
5856    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
5856    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5857    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
5857    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
5857    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5857    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
5857    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
5858    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5858    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
5858    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5858    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
5858    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
5858    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5859    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
5859    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
5859    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5859    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
5860    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5860    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
5860    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5860    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
5860    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
5861    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
5861    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
5861    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
5862    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5862    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
5862    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
5862    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
5863    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
5863    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
5863    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
5864    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
5864    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
5864    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
5864    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
5864    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
5864    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
5865    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5865    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
5865    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
5866    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
5866    I am again switch: 2  _Going to destination: 7  _Via direction 1
5866    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5866    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5866    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5866    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
5866    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
5866    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
5867    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5867    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
5867    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
5868    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5868    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
5868    I am again switch: 6  _Going to destination: 7  _Via direction 1
5868    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
5868    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5868    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5868    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
5869    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5869    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
5869    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5869    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
5870    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5870    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5870    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
5870    I am again switch: 11  _Going to destination: 7  _Via direction 1
5870    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5870    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5870    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5870    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
5871    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5871    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
5871    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5871    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
5871    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
5872    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5872    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5872    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5872    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
5872    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
5872    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
5872    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
5872    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
5873    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5873    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
5873    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5873    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
5873    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
5874    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5874    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5874    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5874    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
5874    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
5874    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
5875    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5875    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
5875    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5875    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
5875    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
5876    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5876    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5876    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5876    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
5876    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
5876    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
5877    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5877    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
5877    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5877    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
5877    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
5878    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5878    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5878    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5878    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
5878    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
5878    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
5879    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5879    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
5879    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5879    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
5880    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5880    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5880    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5880    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
5880    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
5881    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
5881    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5881    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
5882    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5882    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5882    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
5882    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
5883    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5883    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
5884    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5884    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
5884    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
5885    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
5886    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
5886    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
5895    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
5896    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
5896    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
5896    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
5897    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
5897    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
5898    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
5898    I am again switch: 2  _Going to destination: 3  _Via direction 0
5898    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
5898    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
5898    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
5898    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
5899    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
5899    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
5899    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
5900    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
5900    I am again switch: 4  _Going to destination: 3  _Via direction 1
5900    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
5900    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
5900    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
5900    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
5900    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
5901    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
5901    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
5901    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
5901    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
5902    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
5902    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
5902    I am again switch: 9  _Going to destination: 3  _Via direction 1
5902    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
5902    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
5902    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
5902    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
5902    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
5903    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
5903    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
5903    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
5903    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
5903    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
5904    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
5904    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
5904    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
5904    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
5904    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
5904    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
5904    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
5904    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
5905    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
5905    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
5905    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
5905    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
5905    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
5906    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
5906    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
5906    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
5906    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
5906    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
5906    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
5907    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
5907    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
5907    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
5907    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
5907    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
5908    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
5908    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
5908    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
5908    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
5908    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
5908    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
5909    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
5909    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
5909    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
5909    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
5909    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
5910    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
5910    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
5910    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
5910    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
5910    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
5910    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
5911    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
5911    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
5911    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
5911    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
5912    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
5912    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
5912    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
5912    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
5912    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
5913    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
5913    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
5913    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
5914    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
5914    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
5914    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
5914    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
5915    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
5915    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
5916    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
5916    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
5916    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
5917    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
5918    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
5918    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
5956    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
5957    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
5957    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
5957    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
5958    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5958    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
5959    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
5959    I am again switch: 2  _Going to destination: 7  _Via direction 1
5959    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5959    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5959    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5959    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
5960    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5960    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
5960    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
5961    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5961    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
5961    I am again switch: 6  _Going to destination: 7  _Via direction 1
5961    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
5961    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5961    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5961    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
5962    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5962    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
5962    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
5962    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
5963    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5963    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5963    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
5963    I am again switch: 11  _Going to destination: 7  _Via direction 1
5963    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
5963    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
5963    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
5963    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
5964    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5964    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
5964    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
5964    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
5964    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
5965    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5965    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5965    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
5965    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
5965    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
5965    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
5965    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
5965    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
5966    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5966    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
5966    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
5966    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
5966    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
5967    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5967    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5967    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
5967    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
5967    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
5967    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
5968    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5968    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
5968    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
5968    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
5968    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
5969    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5969    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5969    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
5969    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
5969    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
5969    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
5970    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5970    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
5970    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
5970    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
5970    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
5971    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5971    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5971    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
5971    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
5971    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
5971    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
5972    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5972    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
5972    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
5972    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
5972    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
5973    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5973    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5973    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
5973    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
5973    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
5973    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
5973    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
5973    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
5974    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
5974    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
5974    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
5974    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
5974    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
5975    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
5975    I am again switch: 2  _Going to destination: 5  _Via direction 1
5975    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
5975    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
5975    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
5975    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5975    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
5975    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
5975    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
5975    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
5976    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
5976    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
5976    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
5976    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
5976    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
5977    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
5977    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
5977    I am again switch: 6  _Going to destination: 5  _Via direction 0
5977    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
5977    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
5977    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
5977    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
5977    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
5977    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
5977    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
5978    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
5978    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
5978    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
5978    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
5978    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
5979    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
5979    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
5979    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
5979    I am again switch: 10  _Going to destination: 5  _Via direction 1
5979    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
5979    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
5979    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
5979    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
5979    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
5979    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
5980    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
5980    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
5980    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
5980    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
5980    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
5981    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
5981    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
5981    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
5981    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
5981    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
5981    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
5981    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
5981    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
5982    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
5982    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
5982    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
5982    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
5982    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
5983    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
5983    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
5983    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
5983    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
5983    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
5983    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
5984    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
5984    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
5984    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
5984    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
5984    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
5985    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
5985    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
5985    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
5985    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
5985    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
5985    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
5986    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
5986    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
5986    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
5986    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
5986    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
5987    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
5987    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
5987    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
5987    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
5987    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
5987    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
5988    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
5988    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
5988    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
5988    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
5989    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
5989    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
5989    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
5989    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
5989    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
5990    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
5990    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
5990    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
5991    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
5991    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
5991    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
5991    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
5992    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
5992    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
5993    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
5993    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
5993    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
5994    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
5995    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
5995    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
6009    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
6010    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
6010    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
6010    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
6011    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
6011    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
6012    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
6012    I am again switch: 2  _Going to destination: 3  _Via direction 0
6012    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
6012    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
6012    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
6012    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
6013    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
6013    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
6013    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
6014    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
6014    I am again switch: 4  _Going to destination: 3  _Via direction 1
6014    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
6014    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
6014    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
6014    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
6014    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
6015    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
6015    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
6015    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
6015    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
6016    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
6016    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
6016    I am again switch: 9  _Going to destination: 3  _Via direction 1
6016    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
6016    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
6016    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
6016    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
6016    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
6017    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
6017    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
6017    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
6017    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
6017    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
6018    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
6018    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
6018    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
6018    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
6018    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
6018    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
6018    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
6018    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
6019    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
6019    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
6019    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
6019    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
6019    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
6020    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
6020    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
6020    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
6020    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
6020    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
6020    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
6021    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
6021    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
6021    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
6021    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
6021    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
6022    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
6022    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
6022    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
6022    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
6022    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
6022    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
6023    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
6023    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
6023    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
6023    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
6023    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
6024    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
6024    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
6024    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
6024    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
6024    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
6024    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
6025    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
6025    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
6025    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
6025    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
6025    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
6026    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
6026    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
6026    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
6026    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
6026    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
6026    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
6026    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6026    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6027    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
6027    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
6027    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
6027    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
6027    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
6028    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
6028    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
6028    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
6028    I am again switch: 2  _Going to destination: 0  _Via direction 0
6028    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
6028    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6028    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6028    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
6028    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
6028    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6029    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
6029    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
6029    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
6029    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
6029    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
6030    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
6030    I am again switch: 4  _Going to destination: 0  _Via direction 0
6030    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
6030    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6030    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6030    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
6030    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6030    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
6030    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
6030    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6031    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
6031    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
6031    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
6031    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
6031    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
6032    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6032    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
6032    I am again switch: 8  _Going to destination: 0  _Via direction 0
6032    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
6032    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6032    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6032    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6032    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
6032    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
6032    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6033    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
6033    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
6033    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
6033    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
6033    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
6034    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6034    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6034    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6034    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
6034    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
6034    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
6034    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
6034    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6035    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
6035    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
6035    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
6035    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
6035    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
6036    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6036    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6036    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6036    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
6036    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
6036    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6037    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
6037    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
6037    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
6037    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
6037    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
6038    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6038    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6038    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6038    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
6038    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
6038    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6039    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
6039    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
6039    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
6039    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
6039    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
6040    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6040    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6040    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6040    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
6040    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
6040    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6041    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
6041    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
6041    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
6041    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
6042    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6042    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6042    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6042    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
6042    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
6043    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
6043    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
6043    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
6044    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6044    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6044    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
6044    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
6045    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
6045    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
6046    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6046    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
6046    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
6047    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
6048    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
6048    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
6300    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
6301    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
6301    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6301    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6302    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6302    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
6303    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
6303    I am again switch: 2  _Going to destination: 2  _Via direction 0
6303    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6303    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6303    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6303    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6304    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
6304    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6304    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
6305    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
6305    I am again switch: 4  _Going to destination: 2  _Via direction 1
6305    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
6305    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
6305    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
6305    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6305    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6306    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
6306    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6306    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6306    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
6307    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
6307    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
6307    I am again switch: 9  _Going to destination: 2  _Via direction 0
6307    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6307    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6307    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6307    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6307    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6308    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
6308    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6308    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6308    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
6308    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
6309    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
6309    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6309    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6309    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
6309    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
6309    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
6309    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
6309    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6310    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
6310    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6310    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6310    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
6310    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
6311    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
6311    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6311    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6311    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
6311    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
6311    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6312    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
6312    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6312    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6312    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
6312    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
6313    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
6313    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6313    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6313    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
6313    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
6313    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6314    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
6314    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6314    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6314    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
6314    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
6315    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
6315    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6315    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6315    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
6315    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
6315    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6316    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
6316    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6316    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6316    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
6317    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
6317    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6317    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6317    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
6317    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
6318    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
6318    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6318    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
6319    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
6319    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6319    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
6319    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
6320    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6320    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
6321    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6321    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
6321    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
6322    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
6323    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
6323    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
6355    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
6356    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
6356    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6356    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6357    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
6357    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
6358    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
6358    I am again switch: 2  _Going to destination: 1  _Via direction 0
6358    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
6358    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6358    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6358    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6359    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
6359    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
6359    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
6360    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
6360    I am again switch: 4  _Going to destination: 1  _Via direction 0
6360    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
6360    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6360    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6360    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6360    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6361    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
6361    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
6361    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
6361    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
6362    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6362    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
6362    I am again switch: 8  _Going to destination: 1  _Via direction 1
6362    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
6362    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
6362    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
6362    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6362    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6363    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
6363    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
6363    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
6363    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
6363    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
6364    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6364    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
6364    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6364    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
6364    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
6364    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
6364    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
6364    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6365    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
6365    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
6365    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
6365    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
6365    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
6366    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6366    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
6366    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6366    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
6366    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
6366    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6367    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
6367    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
6367    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
6367    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
6367    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
6368    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6368    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
6368    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6368    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
6368    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
6368    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6369    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
6369    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
6369    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
6369    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
6369    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
6370    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6370    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
6370    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6370    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
6370    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
6370    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6371    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
6371    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
6371    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
6371    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
6372    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6372    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
6372    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6372    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
6372    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
6373    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
6373    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
6373    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
6374    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6374    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
6374    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
6374    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
6375    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
6375    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
6376    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
6376    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
6376    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
6377    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
6378    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
6378    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
6382    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
6383    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
6383    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6383    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6384    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
6384    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
6385    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
6385    I am again switch: 2  _Going to destination: 0  _Via direction 0
6385    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
6385    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6385    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6385    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6386    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
6386    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
6386    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
6387    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
6387    I am again switch: 4  _Going to destination: 0  _Via direction 0
6387    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
6387    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6387    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6387    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6387    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6388    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
6388    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
6388    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
6388    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
6389    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6389    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
6389    I am again switch: 8  _Going to destination: 0  _Via direction 0
6389    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
6389    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
6389    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
6389    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6389    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6390    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
6390    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
6390    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
6390    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
6390    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
6391    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6391    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
6391    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6391    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
6391    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
6391    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
6391    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
6391    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6392    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
6392    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
6392    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
6392    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
6392    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
6393    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6393    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
6393    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6393    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
6393    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
6393    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6394    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
6394    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
6394    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
6394    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
6394    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
6395    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6395    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
6395    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6395    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
6395    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
6395    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6396    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
6396    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
6396    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
6396    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
6396    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
6397    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6397    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
6397    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6397    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
6397    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
6397    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6398    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
6398    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
6398    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
6398    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
6399    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6399    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
6399    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6399    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
6399    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
6400    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
6400    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
6400    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
6401    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6401    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
6401    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
6401    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
6402    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
6402    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
6403    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
6403    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
6403    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
6404    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
6405    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
6405    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
6422    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
6423    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
6423    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6423    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6424    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6424    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
6425    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
6425    I am again switch: 2  _Going to destination: 2  _Via direction 0
6425    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6425    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6425    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6425    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6426    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
6426    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6426    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
6427    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
6427    I am again switch: 4  _Going to destination: 2  _Via direction 1
6427    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
6427    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
6427    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
6427    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6427    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6428    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
6428    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6428    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6428    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
6429    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
6429    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
6429    I am again switch: 9  _Going to destination: 2  _Via direction 0
6429    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6429    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6429    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6429    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6429    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6430    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
6430    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6430    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6430    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
6430    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
6431    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
6431    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6431    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6431    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
6431    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
6431    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
6431    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
6431    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6432    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
6432    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6432    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6432    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
6432    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
6433    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
6433    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6433    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6433    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
6433    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
6433    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6434    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
6434    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6434    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6434    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
6434    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
6435    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
6435    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6435    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6435    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
6435    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
6435    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6436    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
6436    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6436    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6436    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
6436    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
6437    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
6437    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6437    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6437    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
6437    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
6437    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6438    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
6438    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6438    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6438    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
6439    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
6439    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6439    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6439    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
6439    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
6440    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
6440    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6440    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
6441    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
6441    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6441    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
6441    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
6441    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
6442    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6442    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
6442    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
6442    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6442    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6443    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6443    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6443    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
6443    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
6443    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
6444    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
6444    I am again switch: 2  _Going to destination: 2  _Via direction 0
6444    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6444    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6444    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6444    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
6444    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6445    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
6445    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6445    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
6445    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
6445    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
6446    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
6446    I am again switch: 4  _Going to destination: 2  _Via direction 1
6446    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
6446    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
6446    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
6446    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6446    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6447    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
6447    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6447    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6447    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
6448    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
6448    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
6448    I am again switch: 9  _Going to destination: 2  _Via direction 0
6448    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6448    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6448    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6448    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6448    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6449    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
6449    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6449    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6449    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
6449    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
6450    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
6450    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6450    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6450    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
6450    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
6450    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
6450    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
6450    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6451    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
6451    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6451    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6451    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
6451    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
6452    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
6452    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6452    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6452    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
6452    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
6452    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6453    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
6453    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6453    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6453    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
6453    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
6454    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
6454    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6454    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6454    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
6454    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
6454    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6455    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
6455    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6455    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6455    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
6455    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
6456    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
6456    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6456    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6456    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
6456    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
6456    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6457    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
6457    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6457    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6457    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
6458    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
6458    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6458    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6458    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
6458    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
6459    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
6459    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6459    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
6460    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
6460    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6460    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
6460    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
6461    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6461    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
6462    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6462    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
6462    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
6463    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
6464    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
6464    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
6679    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
6680    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
6680    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6680    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6681    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6681    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
6682    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
6682    I am again switch: 2  _Going to destination: 2  _Via direction 0
6682    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6682    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6682    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6682    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6683    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
6683    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6683    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
6684    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
6684    I am again switch: 4  _Going to destination: 2  _Via direction 1
6684    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
6684    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
6684    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
6684    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6684    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6685    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
6685    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
6685    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6685    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
6686    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
6686    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
6686    I am again switch: 9  _Going to destination: 2  _Via direction 0
6686    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
6686    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
6686    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
6686    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6686    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6687    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
6687    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
6687    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6687    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
6687    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
6688    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
6688    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
6688    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6688    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
6688    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
6688    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
6688    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
6688    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6689    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
6689    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
6689    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6689    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
6689    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
6690    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
6690    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
6690    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6690    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
6690    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
6690    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6691    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
6691    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
6691    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6691    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
6691    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
6692    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
6692    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
6692    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6692    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
6692    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
6692    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6693    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
6693    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
6693    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6693    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
6693    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
6694    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
6694    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
6694    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6694    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
6694    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
6694    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6695    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
6695    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
6695    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6695    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
6696    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
6696    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
6696    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6696    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
6696    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
6697    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
6697    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
6697    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
6698    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
6698    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
6698    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
6698    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
6699    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
6699    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
6700    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
6700    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
6700    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
6701    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
6702    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
6702    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
6731    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
6732    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
6732    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
6732    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
6733    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
6733    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
6734    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
6734    I am again switch: 2  _Going to destination: 5  _Via direction 1
6734    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
6734    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
6734    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
6734    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
6735    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
6735    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
6735    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
6736    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
6736    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
6736    I am again switch: 6  _Going to destination: 5  _Via direction 0
6736    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
6736    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
6736    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
6736    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
6737    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
6737    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
6737    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
6737    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
6738    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
6738    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
6738    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
6738    I am again switch: 10  _Going to destination: 5  _Via direction 1
6738    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
6738    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
6738    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
6738    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
6739    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
6739    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
6739    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
6739    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
6739    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
6740    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
6740    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
6740    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
6740    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
6740    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
6740    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
6740    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
6740    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
6741    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
6741    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
6741    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
6741    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
6741    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
6742    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
6742    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
6742    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
6742    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
6742    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
6742    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
6743    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
6743    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
6743    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
6743    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
6743    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
6744    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
6744    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
6744    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
6744    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
6744    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
6744    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
6745    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
6745    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
6745    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
6745    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
6745    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
6746    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
6746    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
6746    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
6746    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
6746    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
6746    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
6747    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
6747    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
6747    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
6747    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
6748    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
6748    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
6748    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
6748    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
6748    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
6749    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
6749    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
6749    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
6750    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
6750    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
6750    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
6750    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
6751    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
6751    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
6752    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
6752    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
6752    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
6753    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
6754    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
6754    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
6801    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
6802    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
6802    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6802    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6803    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
6803    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
6804    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
6804    I am again switch: 2  _Going to destination: 1  _Via direction 0
6804    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
6804    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6804    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6804    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6805    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
6805    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
6805    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
6806    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
6806    I am again switch: 4  _Going to destination: 1  _Via direction 0
6806    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
6806    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
6806    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
6806    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6806    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6807    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
6807    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
6807    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
6807    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
6808    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
6808    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
6808    I am again switch: 8  _Going to destination: 1  _Via direction 1
6808    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
6808    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
6808    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
6808    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6808    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6809    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
6809    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
6809    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
6809    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
6809    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
6810    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
6810    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
6810    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6810    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
6810    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
6810    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
6810    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
6810    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6811    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
6811    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
6811    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
6811    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
6811    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
6812    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
6812    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
6812    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6812    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
6812    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
6812    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6813    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
6813    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
6813    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
6813    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
6813    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
6814    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
6814    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
6814    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6814    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
6814    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
6814    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6815    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
6815    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
6815    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
6815    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
6815    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
6816    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
6816    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
6816    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6816    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
6816    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
6816    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6817    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
6817    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
6817    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
6817    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
6818    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
6818    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
6818    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6818    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
6818    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
6819    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
6819    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
6819    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
6820    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
6820    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
6820    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
6820    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
6821    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
6821    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
6822    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
6822    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
6822    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
6823    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
6824    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
6824    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
6898    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
6899    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
6899    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
6899    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
6900    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
6900    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
6901    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
6901    I am again switch: 2  _Going to destination: 3  _Via direction 0
6901    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
6901    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
6901    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
6901    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
6902    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
6902    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
6902    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
6903    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
6903    I am again switch: 4  _Going to destination: 3  _Via direction 1
6903    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
6903    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
6903    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
6903    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
6903    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
6904    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
6904    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
6904    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
6904    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
6905    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
6905    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
6905    I am again switch: 9  _Going to destination: 3  _Via direction 1
6905    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
6905    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
6905    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
6905    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
6905    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
6906    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
6906    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
6906    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
6906    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
6906    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
6907    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
6907    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
6907    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
6907    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
6907    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
6907    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
6907    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
6907    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
6908    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
6908    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
6908    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
6908    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
6908    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
6909    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
6909    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
6909    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
6909    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
6909    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
6909    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
6910    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
6910    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
6910    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
6910    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
6910    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
6911    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
6911    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
6911    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
6911    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
6911    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
6911    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
6912    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
6912    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
6912    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
6912    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
6912    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
6913    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
6913    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
6913    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
6913    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
6913    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
6913    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
6914    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
6914    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
6914    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
6914    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
6915    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
6915    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
6915    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
6915    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
6915    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
6916    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
6916    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
6916    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
6917    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
6917    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
6917    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
6917    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
6918    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
6918    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
6919    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
6919    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
6919    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
6920    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
6921    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
6921    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
7035    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
7036    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
7036    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7036    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7037    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7037    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
7038    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
7038    I am again switch: 2  _Going to destination: 0  _Via direction 0
7038    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7038    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7038    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7038    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7039    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
7039    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7039    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
7040    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
7040    I am again switch: 4  _Going to destination: 0  _Via direction 0
7040    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
7040    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7040    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7040    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7040    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7041    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
7041    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7041    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7041    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
7042    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7042    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
7042    I am again switch: 8  _Going to destination: 0  _Via direction 0
7042    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7042    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7042    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7042    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7042    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7043    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
7043    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7043    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7043    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
7043    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
7044    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7044    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7044    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7044    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
7044    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
7044    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
7044    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
7044    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7045    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
7045    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7045    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7045    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
7045    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
7046    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7046    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7046    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7046    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
7046    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
7046    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7047    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
7047    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7047    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7047    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
7047    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
7048    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7048    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7048    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7048    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
7048    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
7048    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7049    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
7049    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7049    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7049    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
7049    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
7050    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7050    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7050    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7050    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
7050    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
7050    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7051    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
7051    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7051    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7051    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
7052    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7052    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7052    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7052    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
7052    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
7053    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
7053    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7053    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
7054    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7054    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7054    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
7054    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
7055    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7055    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
7056    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7056    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
7056    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
7057    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
7058    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
7058    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
7111    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
7112    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
7112    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7112    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7113    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
7113    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
7114    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
7114    I am again switch: 2  _Going to destination: 1  _Via direction 0
7114    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
7114    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7114    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7114    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7115    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
7115    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
7115    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
7116    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
7116    I am again switch: 4  _Going to destination: 1  _Via direction 0
7116    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
7116    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7116    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7116    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7116    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7117    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
7117    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
7117    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
7117    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
7118    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7118    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
7118    I am again switch: 8  _Going to destination: 1  _Via direction 1
7118    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
7118    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
7118    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
7118    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7118    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7119    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
7119    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
7119    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
7119    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
7119    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
7120    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7120    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
7120    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7120    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
7120    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
7120    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
7120    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
7120    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7121    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
7121    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
7121    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
7121    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
7121    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
7122    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7122    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
7122    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7122    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
7122    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
7122    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7123    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
7123    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
7123    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
7123    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
7123    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
7124    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7124    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
7124    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7124    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
7124    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
7124    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7125    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
7125    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
7125    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
7125    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
7125    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
7126    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7126    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
7126    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7126    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
7126    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
7126    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7127    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
7127    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
7127    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
7127    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
7128    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7128    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
7128    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7128    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
7128    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
7129    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
7129    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
7129    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
7130    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7130    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
7130    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
7130    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
7131    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
7131    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
7132    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
7132    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
7132    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
7133    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
7134    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
7134    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
7256    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
7257    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
7257    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7257    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7258    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
7258    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
7259    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
7259    I am again switch: 2  _Going to destination: 1  _Via direction 0
7259    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
7259    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7259    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7259    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7260    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
7260    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
7260    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
7261    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
7261    I am again switch: 4  _Going to destination: 1  _Via direction 0
7261    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
7261    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
7261    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
7261    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7261    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7262    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
7262    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
7262    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
7262    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
7263    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
7263    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
7263    I am again switch: 8  _Going to destination: 1  _Via direction 1
7263    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
7263    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
7263    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
7263    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7263    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7264    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
7264    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
7264    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
7264    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
7264    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
7265    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
7265    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
7265    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7265    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
7265    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
7265    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
7265    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
7265    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7266    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
7266    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
7266    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
7266    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
7266    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
7267    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
7267    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
7267    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7267    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
7267    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
7267    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7268    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
7268    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
7268    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
7268    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
7268    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
7269    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
7269    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
7269    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7269    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
7269    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
7269    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7270    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
7270    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
7270    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
7270    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
7270    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
7271    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
7271    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
7271    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7271    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
7271    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
7271    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7272    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
7272    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
7272    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
7272    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
7273    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
7273    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
7273    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7273    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
7273    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
7274    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
7274    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
7274    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
7275    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
7275    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
7275    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
7275    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
7276    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
7276    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
7277    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
7277    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
7277    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
7278    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
7279    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
7279    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
7350    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
7351    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
7351    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7351    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7352    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7352    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
7353    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
7353    I am again switch: 2  _Going to destination: 0  _Via direction 0
7353    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7353    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7353    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7353    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7354    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
7354    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7354    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
7355    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
7355    I am again switch: 4  _Going to destination: 0  _Via direction 0
7355    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
7355    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7355    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7355    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7355    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7356    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
7356    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7356    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7356    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
7357    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7357    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
7357    I am again switch: 8  _Going to destination: 0  _Via direction 0
7357    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7357    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7357    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7357    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7357    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7358    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
7358    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7358    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7358    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
7358    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
7359    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7359    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7359    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7359    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
7359    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
7359    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
7359    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
7359    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7360    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
7360    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7360    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7360    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
7360    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
7361    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7361    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7361    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7361    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
7361    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
7361    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7362    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
7362    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7362    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7362    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
7362    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
7363    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7363    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7363    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7363    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
7363    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
7363    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7364    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
7364    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7364    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7364    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
7364    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
7365    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7365    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7365    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7365    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
7365    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
7365    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7366    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
7366    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7366    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7366    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
7367    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7367    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7367    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7367    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
7367    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
7368    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
7368    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7368    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
7369    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7369    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7369    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
7369    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
7370    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7370    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
7371    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7371    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
7371    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
7372    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
7373    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
7373    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
7486    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
7487    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
7487    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
7487    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
7488    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
7488    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
7489    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
7489    I am again switch: 2  _Going to destination: 7  _Via direction 1
7489    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
7489    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
7489    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
7489    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
7490    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
7490    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
7490    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
7491    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
7491    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
7491    I am again switch: 6  _Going to destination: 7  _Via direction 1
7491    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
7491    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
7491    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
7491    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
7492    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
7492    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
7492    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
7492    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
7493    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
7493    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
7493    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
7493    I am again switch: 11  _Going to destination: 7  _Via direction 1
7493    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
7493    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
7493    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
7493    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
7494    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
7494    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
7494    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
7494    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
7494    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
7495    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
7495    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
7495    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
7495    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
7495    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
7495    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
7495    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
7495    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
7496    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
7496    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
7496    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
7496    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
7496    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
7497    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
7497    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
7497    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
7497    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
7497    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
7497    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
7498    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
7498    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
7498    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
7498    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
7498    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
7499    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
7499    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
7499    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
7499    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
7499    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
7499    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
7500    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
7500    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
7500    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
7500    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
7500    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
7501    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
7501    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
7501    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
7501    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
7501    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
7501    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
7502    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
7502    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
7502    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
7502    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
7503    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
7503    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
7503    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
7503    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
7503    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
7504    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
7504    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
7504    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
7505    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
7505    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
7505    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
7505    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
7506    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
7506    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
7507    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
7507    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
7507    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
7508    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
7509    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
7509    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
7758    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
7759    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
7759    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
7759    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
7760    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
7760    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
7761    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
7761    I am again switch: 2  _Going to destination: 3  _Via direction 0
7761    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
7761    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
7761    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
7761    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
7762    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
7762    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
7762    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
7763    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
7763    I am again switch: 4  _Going to destination: 3  _Via direction 1
7763    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
7763    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
7763    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
7763    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
7763    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
7764    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
7764    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
7764    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
7764    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
7765    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
7765    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
7765    I am again switch: 9  _Going to destination: 3  _Via direction 1
7765    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
7765    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
7765    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
7765    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
7765    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
7766    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
7766    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
7766    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
7766    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
7766    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
7767    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
7767    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
7767    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
7767    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
7767    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
7767    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
7767    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
7767    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
7768    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
7768    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
7768    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
7768    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
7768    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
7769    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
7769    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
7769    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
7769    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
7769    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
7769    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
7770    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
7770    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
7770    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
7770    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
7770    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
7771    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
7771    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
7771    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
7771    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
7771    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
7771    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
7772    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
7772    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
7772    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
7772    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
7772    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
7773    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
7773    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
7773    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
7773    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
7773    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
7773    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
7774    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
7774    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
7774    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
7774    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
7775    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
7775    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
7775    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
7775    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
7775    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
7776    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
7776    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
7776    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
7777    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
7777    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
7777    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
7777    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
7778    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
7778    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
7779    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
7779    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
7779    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
7780    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
7781    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
7781    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
7847    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
7848    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
7848    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7848    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7849    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7849    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
7850    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
7850    I am again switch: 2  _Going to destination: 0  _Via direction 0
7850    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7850    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7850    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7850    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7851    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
7851    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7851    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
7852    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
7852    I am again switch: 4  _Going to destination: 0  _Via direction 0
7852    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
7852    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7852    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7852    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7852    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7853    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
7853    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7853    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7853    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
7854    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7854    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
7854    I am again switch: 8  _Going to destination: 0  _Via direction 0
7854    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7854    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7854    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7854    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7854    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7855    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
7855    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7855    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7855    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
7855    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
7856    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7856    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7856    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7856    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
7856    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
7856    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
7856    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
7856    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7857    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
7857    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7857    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7857    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
7857    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
7858    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7858    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7858    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7858    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
7858    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
7858    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7859    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
7859    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7859    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7859    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
7859    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
7860    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7860    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7860    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7860    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
7860    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
7860    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7861    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
7861    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7861    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7861    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
7861    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
7862    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7862    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7862    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7862    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
7862    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
7862    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7863    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
7863    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7863    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7863    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
7864    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7864    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7864    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7864    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
7864    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
7865    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
7865    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7865    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
7866    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7866    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7866    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
7866    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
7867    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7867    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
7868    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7868    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
7868    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
7869    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
7870    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
7870    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
7871    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
7872    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
7872    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7872    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7873    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7873    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
7874    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
7874    I am again switch: 2  _Going to destination: 0  _Via direction 0
7874    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7874    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7874    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7874    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7875    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
7875    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7875    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
7876    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
7876    I am again switch: 4  _Going to destination: 0  _Via direction 0
7876    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
7876    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7876    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7876    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7876    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7877    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
7877    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
7877    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7877    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
7878    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7878    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
7878    I am again switch: 8  _Going to destination: 0  _Via direction 0
7878    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
7878    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
7878    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
7878    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7878    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7879    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
7879    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
7879    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7879    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
7879    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
7880    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7880    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
7880    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7880    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
7880    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
7880    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
7880    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
7880    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7881    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
7881    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
7881    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7881    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
7881    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
7882    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7882    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
7882    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7882    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
7882    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
7882    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7883    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
7883    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
7883    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7883    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
7883    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
7884    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7884    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
7884    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7884    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
7884    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
7884    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7885    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
7885    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
7885    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7885    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
7885    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
7886    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7886    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
7886    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7886    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
7886    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
7886    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7887    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
7887    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
7887    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7887    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
7888    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7888    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
7888    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7888    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
7888    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
7889    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
7889    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
7889    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
7890    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7890    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
7890    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
7890    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
7891    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
7891    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
7892    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
7892    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
7892    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
7893    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
7894    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
7894    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
7972    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
7973    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
7973    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
7973    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
7974    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
7974    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
7975    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
7975    I am again switch: 2  _Going to destination: 3  _Via direction 0
7975    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
7975    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
7975    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
7975    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
7976    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
7976    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
7976    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
7977    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
7977    I am again switch: 4  _Going to destination: 3  _Via direction 1
7977    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
7977    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
7977    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
7977    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
7977    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
7978    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
7978    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
7978    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
7978    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
7979    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
7979    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
7979    I am again switch: 9  _Going to destination: 3  _Via direction 1
7979    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
7979    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
7979    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
7979    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
7979    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
7980    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
7980    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
7980    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
7980    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
7980    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
7981    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
7981    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
7981    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
7981    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
7981    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
7981    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
7981    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
7981    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
7982    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
7982    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
7982    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
7982    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
7982    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
7983    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
7983    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
7983    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
7983    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
7983    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
7983    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
7984    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
7984    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
7984    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
7984    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
7984    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
7985    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
7985    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
7985    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
7985    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
7985    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
7985    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
7986    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
7986    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
7986    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
7986    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
7986    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
7987    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
7987    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
7987    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
7987    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
7987    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
7987    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
7988    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
7988    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
7988    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
7988    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
7989    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
7989    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
7989    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
7989    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
7989    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
7990    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
7990    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
7990    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
7991    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
7991    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
7991    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
7991    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
7992    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
7992    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
7993    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
7993    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
7993    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
7994    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
7995    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
7995    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
8049    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
8050    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
8050    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8050    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8051    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8051    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
8052    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
8052    I am again switch: 2  _Going to destination: 3  _Via direction 0
8052    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
8052    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8052    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8052    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8053    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
8053    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8053    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
8054    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
8054    I am again switch: 4  _Going to destination: 3  _Via direction 1
8054    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
8054    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8054    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8054    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8054    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8055    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
8055    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8055    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8055    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
8056    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8056    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
8056    I am again switch: 9  _Going to destination: 3  _Via direction 1
8056    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
8056    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8056    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8056    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8056    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8057    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
8057    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8057    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8057    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
8057    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
8058    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8058    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8058    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8058    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
8058    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
8058    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
8058    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
8058    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8059    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
8059    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8059    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8059    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
8059    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
8060    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8060    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8060    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8060    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
8060    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
8060    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8061    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
8061    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8061    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8061    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
8061    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
8062    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8062    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8062    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8062    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
8062    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
8062    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8063    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
8063    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8063    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8063    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
8063    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
8064    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8064    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8064    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8064    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
8064    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
8064    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8065    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
8065    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8065    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8065    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
8066    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8066    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8066    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8066    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
8066    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
8067    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
8067    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8067    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
8068    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8068    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8068    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
8068    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
8069    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8069    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
8070    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8070    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
8070    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
8071    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
8072    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
8072    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
8226    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
8227    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
8227    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
8227    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
8228    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
8228    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
8229    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
8229    I am again switch: 2  _Going to destination: 5  _Via direction 1
8229    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
8229    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
8229    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
8229    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
8230    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
8230    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
8230    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
8231    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
8231    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
8231    I am again switch: 6  _Going to destination: 5  _Via direction 0
8231    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
8231    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
8231    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
8231    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
8232    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
8232    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
8232    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
8232    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
8233    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
8233    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
8233    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
8233    I am again switch: 10  _Going to destination: 5  _Via direction 1
8233    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
8233    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
8233    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
8233    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
8234    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
8234    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
8234    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
8234    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
8234    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
8235    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
8235    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
8235    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
8235    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
8235    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
8235    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
8235    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
8235    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
8236    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
8236    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
8236    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
8236    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
8236    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
8237    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
8237    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
8237    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
8237    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
8237    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
8237    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
8238    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
8238    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
8238    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
8238    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
8238    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
8239    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
8239    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
8239    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
8239    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
8239    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
8239    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
8240    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
8240    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
8240    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
8240    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
8240    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
8241    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
8241    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
8241    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
8241    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
8241    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
8241    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
8242    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
8242    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
8242    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
8242    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
8243    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
8243    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
8243    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
8243    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
8243    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
8244    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
8244    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
8244    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
8245    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
8245    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
8245    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
8245    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
8246    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
8246    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
8247    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
8247    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
8247    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
8248    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
8249    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
8249    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
8361    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
8362    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
8362    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8362    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8363    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8363    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
8364    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
8364    I am again switch: 2  _Going to destination: 0  _Via direction 0
8364    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8364    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8364    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8364    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8365    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
8365    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8365    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
8366    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
8366    I am again switch: 4  _Going to destination: 0  _Via direction 0
8366    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
8366    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8366    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8366    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8366    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8367    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
8367    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8367    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8367    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
8368    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8368    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
8368    I am again switch: 8  _Going to destination: 0  _Via direction 0
8368    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8368    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8368    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8368    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8368    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8369    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
8369    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8369    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8369    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
8369    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
8370    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8370    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8370    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8370    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
8370    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
8370    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
8370    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
8370    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8371    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
8371    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8371    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8371    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
8371    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
8372    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8372    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8372    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8372    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
8372    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
8372    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8373    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
8373    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8373    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8373    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
8373    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
8374    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8374    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8374    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8374    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
8374    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
8374    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8375    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
8375    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8375    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8375    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
8375    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
8376    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8376    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8376    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8376    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
8376    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
8376    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8377    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
8377    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8377    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8377    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
8378    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8378    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8378    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8378    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
8378    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
8379    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
8379    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8379    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
8380    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8380    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8380    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
8380    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
8381    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8381    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
8382    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8382    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
8382    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
8383    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
8384    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
8384    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
8453    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
8454    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
8454    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8454    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8455    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8455    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
8456    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
8456    I am again switch: 2  _Going to destination: 3  _Via direction 0
8456    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
8456    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8456    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8456    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8457    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
8457    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8457    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
8458    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
8458    I am again switch: 4  _Going to destination: 3  _Via direction 1
8458    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
8458    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8458    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8458    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8458    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8459    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
8459    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8459    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8459    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
8460    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8460    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
8460    I am again switch: 9  _Going to destination: 3  _Via direction 1
8460    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
8460    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8460    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8460    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8460    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8461    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
8461    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8461    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8461    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
8461    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
8462    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8462    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8462    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8462    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
8462    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
8462    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
8462    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
8462    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8463    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
8463    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8463    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8463    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
8463    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
8464    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8464    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8464    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8464    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
8464    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
8464    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8465    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
8465    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8465    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8465    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
8465    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
8466    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8466    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8466    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8466    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
8466    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
8466    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8467    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
8467    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8467    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8467    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
8467    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
8468    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8468    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8468    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8468    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
8468    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
8468    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8469    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
8469    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8469    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8469    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
8470    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8470    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8470    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8470    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
8470    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
8471    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
8471    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8471    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
8472    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8472    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8472    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
8472    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
8473    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8473    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
8474    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8474    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
8474    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
8475    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
8476    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
8476    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
8521    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
8522    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
8522    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8522    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8523    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8523    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
8524    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
8524    I am again switch: 2  _Going to destination: 0  _Via direction 0
8524    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8524    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8524    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8524    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8525    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
8525    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8525    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
8526    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
8526    I am again switch: 4  _Going to destination: 0  _Via direction 0
8526    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
8526    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8526    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8526    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8526    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8527    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
8527    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8527    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8527    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
8528    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8528    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
8528    I am again switch: 8  _Going to destination: 0  _Via direction 0
8528    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8528    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8528    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8528    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8528    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8529    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
8529    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8529    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8529    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
8529    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
8530    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8530    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8530    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8530    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
8530    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
8530    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
8530    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
8530    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8531    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
8531    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8531    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8531    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
8531    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
8532    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8532    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8532    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8532    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
8532    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
8532    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8533    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
8533    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8533    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8533    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
8533    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
8534    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8534    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8534    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8534    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
8534    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
8534    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8535    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
8535    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8535    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8535    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
8535    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
8536    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8536    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8536    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8536    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
8536    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
8536    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8537    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
8537    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8537    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8537    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
8538    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8538    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8538    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8538    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
8538    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
8539    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
8539    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8539    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
8540    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8540    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8540    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
8540    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
8541    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8541    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
8542    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8542    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
8542    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
8543    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
8544    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
8544    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
8563    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
8564    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
8564    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8564    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8565    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8565    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
8566    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
8566    I am again switch: 2  _Going to destination: 3  _Via direction 0
8566    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
8566    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8566    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8566    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8567    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
8567    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8567    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
8568    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
8568    I am again switch: 4  _Going to destination: 3  _Via direction 1
8568    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
8568    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8568    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8568    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8568    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8569    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
8569    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8569    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8569    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
8570    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8570    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
8570    I am again switch: 9  _Going to destination: 3  _Via direction 1
8570    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
8570    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8570    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8570    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8570    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8571    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
8571    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8571    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8571    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
8571    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
8572    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8572    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8572    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8572    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
8572    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
8572    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
8572    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
8572    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8573    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
8573    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8573    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8573    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
8573    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
8574    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8574    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8574    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8574    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
8574    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
8574    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8575    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
8575    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8575    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8575    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
8575    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
8576    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8576    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8576    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8576    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
8576    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
8576    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8577    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
8577    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8577    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8577    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
8577    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
8578    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8578    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8578    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8578    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
8578    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
8578    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8579    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
8579    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8579    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8579    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
8580    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8580    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8580    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8580    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
8580    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
8581    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
8581    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8581    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
8582    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8582    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8582    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
8582    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
8583    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8583    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
8584    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8584    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
8584    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
8585    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
8586    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
8586    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
8605    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
8606    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
8606    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
8606    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
8607    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
8607    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
8608    I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
8608    I am again switch: 2  _Going to destination: 7  _Via direction 1
8608    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
8608    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
8608    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
8608    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
8609    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
8609    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
8609    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
8610    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
8610    I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
8610    I am again switch: 6  _Going to destination: 7  _Via direction 1
8610    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
8610    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
8610    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
8610    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
8611    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
8611    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
8611    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
8611    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
8612    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
8612    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
8612    I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
8612    I am again switch: 11  _Going to destination: 7  _Via direction 1
8612    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
8612    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
8612    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
8612    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
8613    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
8613    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
8613    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
8613    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
8613    NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
8614    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
8614    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
8614    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
8614    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
8614    NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
8614    NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
8614    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
8614    NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
8615    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
8615    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
8615    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
8615    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
8615    NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
8616    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
8616    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
8616    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
8616    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
8616    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
8616    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
8617    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
8617    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
8617    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
8617    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
8617    NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
8618    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
8618    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
8618    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
8618    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
8618    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
8618    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
8619    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
8619    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
8619    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
8619    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
8619    NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
8620    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
8620    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
8620    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
8620    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
8620    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
8620    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
8621    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
8621    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
8621    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
8621    NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
8622    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
8622    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
8622    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
8622    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
8622    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
8623    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
8623    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
8623    NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
8624    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
8624    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
8624    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
8624    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
8625    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
8625    NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
8626    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
8626    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
8626    NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
8627    NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
8628    NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
8628    NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
8682    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
8683    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
8683    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8683    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8684    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8684    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
8685    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
8685    I am again switch: 2  _Going to destination: 0  _Via direction 0
8685    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8685    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8685    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8685    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8686    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
8686    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8686    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
8687    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
8687    I am again switch: 4  _Going to destination: 0  _Via direction 0
8687    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
8687    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8687    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8687    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8687    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8688    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
8688    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
8688    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8688    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
8689    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8689    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
8689    I am again switch: 8  _Going to destination: 0  _Via direction 0
8689    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
8689    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
8689    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
8689    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8689    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8690    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
8690    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
8690    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8690    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
8690    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
8691    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8691    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
8691    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8691    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
8691    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
8691    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
8691    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
8691    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8692    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
8692    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
8692    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8692    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
8692    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
8693    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8693    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
8693    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8693    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
8693    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
8693    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8694    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
8694    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
8694    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8694    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
8694    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
8695    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8695    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
8695    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8695    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
8695    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
8695    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8696    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
8696    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
8696    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8696    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
8696    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
8697    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8697    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
8697    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8697    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
8697    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
8697    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8698    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
8698    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
8698    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8698    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
8699    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8699    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
8699    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8699    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
8699    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
8700    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
8700    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
8700    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
8701    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8701    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
8701    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
8701    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
8702    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
8702    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
8703    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
8703    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
8703    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
8704    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
8705    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
8705    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
8709    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
8710    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
8710    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8710    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8711    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8711    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
8712    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
8712    I am again switch: 2  _Going to destination: 3  _Via direction 0
8712    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
8712    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
8712    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
8712    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8713    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
8713    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8713    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
8714    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
8714    I am again switch: 4  _Going to destination: 3  _Via direction 1
8714    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
8714    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8714    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8714    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
8714    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8715    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
8715    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
8715    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8715    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
8716    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8716    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
8716    I am again switch: 9  _Going to destination: 3  _Via direction 1
8716    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
8716    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
8716    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
8716    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
8716    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8717    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
8717    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
8717    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8717    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
8717    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
8718    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8718    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
8718    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
8718    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
8718    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
8718    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
8718    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
8718    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8719    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
8719    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
8719    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8719    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
8719    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
8720    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8720    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
8720    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
8720    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
8720    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
8720    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8721    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
8721    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
8721    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8721    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
8721    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
8722    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8722    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
8722    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
8722    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
8722    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
8722    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8723    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
8723    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
8723    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8723    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
8723    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
8724    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8724    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
8724    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
8724    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
8724    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
8724    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8725    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
8725    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
8725    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8725    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
8726    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8726    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
8726    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
8726    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
8726    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
8727    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
8727    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
8727    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
8728    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8728    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
8728    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
8728    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
8729    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
8729    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
8730    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
8730    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
8730    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
8731    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
8732    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
8732    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
8845    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
8846    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
8846    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
8846    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
8847    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
8847    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
8848    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
8848    I am again switch: 2  _Going to destination: 6  _Via direction 1
8848    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
8848    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
8848    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
8848    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
8849    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
8849    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
8849    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
8850    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
8850    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
8850    I am again switch: 6  _Going to destination: 6  _Via direction 1
8850    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
8850    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
8850    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
8850    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
8851    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
8851    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
8851    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
8851    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
8852    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
8852    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
8852    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
8852    I am again switch: 11  _Going to destination: 6  _Via direction 0
8852    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
8852    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
8852    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
8852    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
8853    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
8853    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
8853    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
8853    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
8853    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
8854    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
8854    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
8854    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
8854    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
8854    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
8854    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
8854    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
8854    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
8855    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
8855    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
8855    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
8855    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
8855    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
8856    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
8856    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
8856    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
8856    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
8856    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
8856    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
8857    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
8857    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
8857    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
8857    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
8857    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
8858    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
8858    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
8858    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
8858    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
8858    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
8858    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
8859    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
8859    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
8859    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
8859    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
8859    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
8860    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
8860    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
8860    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
8860    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
8860    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
8860    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
8861    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
8861    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
8861    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
8861    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
8862    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
8862    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
8862    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
8862    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
8862    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
8863    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
8863    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
8863    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
8864    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
8864    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
8864    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
8864    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
8865    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
8865    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
8866    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
8866    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
8866    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
8867    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
8868    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
8868    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
9198    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
9199    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
9199    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
9199    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
9200    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
9200    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
9201    I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
9201    I am again switch: 2  _Going to destination: 3  _Via direction 0
9201    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
9201    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
9201    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
9201    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
9202    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
9202    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
9202    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
9203    I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
9203    I am again switch: 4  _Going to destination: 3  _Via direction 1
9203    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
9203    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
9203    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
9203    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
9203    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
9204    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
9204    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
9204    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
9204    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
9205    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
9205    I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
9205    I am again switch: 9  _Going to destination: 3  _Via direction 1
9205    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
9205    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
9205    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
9205    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
9205    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
9206    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
9206    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
9206    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
9206    NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
9206    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
9207    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
9207    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
9207    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
9207    NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
9207    NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
9207    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
9207    NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
9207    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
9208    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
9208    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
9208    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
9208    NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
9208    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
9209    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
9209    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
9209    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
9209    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
9209    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
9209    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
9210    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
9210    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
9210    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
9210    NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
9210    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
9211    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
9211    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
9211    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
9211    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
9211    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
9211    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
9212    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
9212    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
9212    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
9212    NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
9212    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
9213    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
9213    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
9213    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
9213    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
9213    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
9213    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
9214    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
9214    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
9214    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
9214    NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
9215    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
9215    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
9215    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
9215    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
9215    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
9216    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
9216    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
9216    NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
9217    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
9217    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
9217    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
9217    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
9218    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
9218    NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
9219    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
9219    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
9219    NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
9220    NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
9221    NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
9221    NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
9284    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[4][0]
9285    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->17 VC 0)
9285    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
9285    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
9286    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
9286    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[4][0]
9287    I am switch: 2  _Going to destination: 5
 id = 2
x = 0 and y =2
9287    I am again switch: 2  _Going to destination: 5  _Via direction 1
9287    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
9287    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
9287    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
9287    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
9288    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
9288    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[2][0]
9288    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[4][0]
9289    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
9289    I am switch: 6  _Going to destination: 5
 id = 6
x = 1 and y =2
9289    I am again switch: 6  _Going to destination: 5  _Via direction 0
9289    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->17 VC 0)
9289    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->17 VC 0)
9289    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->17 VC 0)
9289    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
9290    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
9290    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[2][0]
9290    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[3][0]
9290    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[4][0]
9291    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
9291    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->17 VC 0)
9291    I am switch: 10  _Going to destination: 5
 id = 10
x = 2 and y =2
9291    I am again switch: 10  _Going to destination: 5  _Via direction 1
9291    NoC.Switch[2][2]_(#10).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->17 VC 0)
9291    NoC.Switch[2][2]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->17 VC 0)
9291    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->17 VC 0)
9291    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
9292    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
9292    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[2][0]
9292    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[3][0]
9292    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[4][0]
9292    NoC.Core_(#17).Router::rxProcess() -->  Flit (H0, 16->17 VC 0) collected from Input[1][0]
9293    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
9293    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->17 VC 0)
9293    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->17 VC 0)
9293    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
9293    NoC.Core_(#17).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->17 VC 0)
9293    NoC.Core_(#17).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->17 VC 0)
9293    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->17 VC 0)
9293    NoC.Core_(#17).Router::txProcess() --> Consumed flit (H0, 16->17 VC 0)
9294    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
9294    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[2][0]
9294    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[3][0]
9294    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[4][0]
9294    NoC.Core_(#17).Router::rxProcess() -->  Flit (B1, 16->17 VC 0) collected from Input[1][0]
9295    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
9295    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->17 VC 0)
9295    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->17 VC 0)
9295    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
9295    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->17 VC 0)
9295    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B1, 16->17 VC 0)
9296    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
9296    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[2][0]
9296    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[3][0]
9296    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[4][0]
9296    NoC.Core_(#17).Router::rxProcess() -->  Flit (B2, 16->17 VC 0) collected from Input[1][0]
9297    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
9297    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->17 VC 0)
9297    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->17 VC 0)
9297    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
9297    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->17 VC 0)
9297    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B2, 16->17 VC 0)
9298    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
9298    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[2][0]
9298    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[3][0]
9298    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[4][0]
9298    NoC.Core_(#17).Router::rxProcess() -->  Flit (B3, 16->17 VC 0) collected from Input[1][0]
9299    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
9299    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->17 VC 0)
9299    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->17 VC 0)
9299    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
9299    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->17 VC 0)
9299    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B3, 16->17 VC 0)
9300    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
9300    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[2][0]
9300    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[3][0]
9300    NoC.Core_(#17).Router::rxProcess() -->  Flit (B4, 16->17 VC 0) collected from Input[1][0]
9301    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
9301    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->17 VC 0)
9301    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->17 VC 0)
9301    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->17 VC 0)
9301    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B4, 16->17 VC 0)
9302    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[2][0]
9302    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[3][0]
9302    NoC.Core_(#17).Router::rxProcess() -->  Flit (B5, 16->17 VC 0) collected from Input[1][0]
9303    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->17 VC 0)
9303    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->17 VC 0)
9303    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->17 VC 0)
9303    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B5, 16->17 VC 0)
9304    NoC.Switch[2][2]_(#10).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[3][0]
9304    NoC.Core_(#17).Router::rxProcess() -->  Flit (B6, 16->17 VC 0) collected from Input[1][0]
9305    NoC.Switch[2][2]_(#10).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->17 VC 0)
9305    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->17 VC 0)
9305    NoC.Core_(#17).Router::txProcess() --> Consumed flit (B6, 16->17 VC 0)
9306    NoC.Core_(#17).Router::rxProcess() -->  Flit (T7, 16->17 VC 0) collected from Input[1][0]
9307    NoC.Core_(#17).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->17 VC 0)
9307    NoC.Core_(#17).Router::txProcess() --> Consumed flit (T7, 16->17 VC 0)
9369    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
9370    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
9370    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9370    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9371    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
9371    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
9372    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
9372    I am again switch: 2  _Going to destination: 2  _Via direction 0
9372    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
9372    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9372    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9372    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9373    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
9373    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
9373    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
9374    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
9374    I am again switch: 4  _Going to destination: 2  _Via direction 1
9374    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
9374    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
9374    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
9374    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9374    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9375    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
9375    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
9375    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
9375    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
9376    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
9376    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
9376    I am again switch: 9  _Going to destination: 2  _Via direction 0
9376    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
9376    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9376    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9376    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9376    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9377    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
9377    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
9377    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
9377    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
9377    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
9378    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
9378    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9378    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9378    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
9378    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
9378    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
9378    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
9378    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9379    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
9379    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
9379    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
9379    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
9379    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
9380    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
9380    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9380    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9380    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
9380    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
9380    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9381    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
9381    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
9381    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
9381    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
9381    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
9382    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
9382    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9382    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9382    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
9382    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
9382    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9383    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
9383    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
9383    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
9383    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
9383    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
9384    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
9384    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9384    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9384    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
9384    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
9384    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9385    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
9385    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
9385    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
9385    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
9385    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
9386    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
9386    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9386    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9386    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
9386    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
9386    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
9386    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
9386    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
9387    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
9387    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
9387    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
9387    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
9387    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
9388    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
9388    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9388    I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
9388    I am again switch: 2  _Going to destination: 6  _Via direction 1
9388    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
9388    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
9388    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
9388    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
9388    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
9388    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
9389    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
9389    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
9389    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
9389    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
9389    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
9390    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9390    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
9390    I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
9390    I am again switch: 6  _Going to destination: 6  _Via direction 1
9390    NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
9390    NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
9390    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
9390    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
9390    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
9390    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
9391    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
9391    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
9391    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
9391    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
9391    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
9392    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
9392    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
9392    I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
9392    I am again switch: 11  _Going to destination: 6  _Via direction 0
9392    NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
9392    NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
9392    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
9392    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
9392    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
9392    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
9393    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
9393    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
9393    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
9393    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
9393    NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
9394    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
9394    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
9394    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
9394    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
9394    NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
9394    NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
9394    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
9394    NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
9395    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
9395    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
9395    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
9395    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
9395    NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
9396    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
9396    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
9396    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
9396    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
9396    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
9396    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
9397    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
9397    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
9397    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
9397    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
9397    NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
9398    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
9398    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
9398    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
9398    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
9398    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
9398    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
9399    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
9399    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
9399    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
9399    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
9399    NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
9400    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
9400    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
9400    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
9400    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
9400    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
9400    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
9401    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
9401    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
9401    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
9401    NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
9402    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
9402    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
9402    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
9402    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
9402    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
9403    NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
9403    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
9403    NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
9404    NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
9404    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
9404    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
9404    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
9405    NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
9405    NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
9406    NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
9406    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
9406    NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
9407    NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
9408    NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
9408    NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
9551    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
9552    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
9552    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
9552    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
9553    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
9553    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
9554    I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
9554    I am again switch: 2  _Going to destination: 1  _Via direction 0
9554    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
9554    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
9554    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
9554    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
9555    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
9555    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
9555    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
9556    I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
9556    I am again switch: 4  _Going to destination: 1  _Via direction 0
9556    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
9556    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
9556    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
9556    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
9556    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
9557    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
9557    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
9557    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
9557    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
9558    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
9558    I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
9558    I am again switch: 8  _Going to destination: 1  _Via direction 1
9558    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
9558    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
9558    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
9558    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
9558    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
9559    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
9559    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
9559    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
9559    NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
9559    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
9560    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
9560    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
9560    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
9560    NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
9560    NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
9560    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
9560    NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
9560    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
9561    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
9561    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
9561    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
9561    NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
9561    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
9562    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
9562    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
9562    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
9562    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
9562    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
9562    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
9563    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
9563    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
9563    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
9563    NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
9563    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
9564    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
9564    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
9564    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
9564    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
9564    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
9564    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
9565    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
9565    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
9565    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
9565    NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
9565    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
9566    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
9566    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
9566    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
9566    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
9566    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
9566    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
9567    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
9567    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
9567    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
9567    NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
9568    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
9568    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
9568    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
9568    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
9568    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
9569    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
9569    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
9569    NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
9570    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
9570    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
9570    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
9570    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
9571    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
9571    NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
9572    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
9572    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
9572    NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
9573    NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
9574    NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
9574    NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
9714    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
9715    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
9715    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9715    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9716    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
9716    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
9717    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
9717    I am again switch: 2  _Going to destination: 0  _Via direction 0
9717    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
9717    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9717    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9717    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9718    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
9718    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
9718    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
9719    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
9719    I am again switch: 4  _Going to destination: 0  _Via direction 0
9719    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
9719    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9719    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9719    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9719    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9720    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
9720    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
9720    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
9720    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
9721    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9721    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
9721    I am again switch: 8  _Going to destination: 0  _Via direction 0
9721    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
9721    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9721    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9721    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9721    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9722    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
9722    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
9722    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
9722    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
9722    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
9723    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9723    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9723    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9723    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
9723    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
9723    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
9723    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
9723    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9724    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
9724    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
9724    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
9724    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
9724    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
9725    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9725    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9725    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9725    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
9725    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
9725    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9726    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
9726    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
9726    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
9726    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
9726    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
9727    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9727    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9727    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9727    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
9727    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
9727    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9728    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
9728    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
9728    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
9728    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
9728    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
9729    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9729    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9729    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9729    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
9729    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
9729    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9730    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
9730    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
9730    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
9730    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
9730    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
9731    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9731    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9731    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9731    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
9731    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
9731    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
9731    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9731    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9732    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
9732    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
9732    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
9732    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
9732    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
9733    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9733    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9733    I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
9733    I am again switch: 2  _Going to destination: 0  _Via direction 0
9733    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
9733    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9733    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9733    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
9733    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
9733    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9734    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
9734    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
9734    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
9734    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
9734    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
9735    I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
9735    I am again switch: 4  _Going to destination: 0  _Via direction 0
9735    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
9735    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9735    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9735    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9735    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9735    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
9735    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
9735    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9736    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
9736    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
9736    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
9736    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
9736    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
9737    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9737    I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
9737    I am again switch: 8  _Going to destination: 0  _Via direction 0
9737    NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
9737    NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
9737    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
9737    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9737    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
9737    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
9737    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9738    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
9738    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
9738    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
9738    NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
9738    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
9739    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9739    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
9739    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9739    NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
9739    NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
9739    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
9739    NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
9739    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9740    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
9740    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
9740    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
9740    NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
9740    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
9741    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9741    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
9741    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9741    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
9741    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
9741    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9742    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
9742    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
9742    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
9742    NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
9742    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
9743    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9743    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
9743    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9743    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
9743    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
9743    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9744    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
9744    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
9744    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
9744    NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
9744    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
9745    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9745    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
9745    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9745    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
9745    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
9745    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9746    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
9746    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
9746    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
9746    NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
9747    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9747    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
9747    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9747    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
9747    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
9748    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
9748    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
9748    NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
9749    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9749    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
9749    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
9749    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
9749    NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
9750    NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
9750    NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
9750    NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
9750    NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9750    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9751    NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
9751    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
9751    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
9751    NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
9751    NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
9752    I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
9752    I am again switch: 2  _Going to destination: 2  _Via direction 0
9752    NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
9752    NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9752    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9752    NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
9752    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9753    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
9753    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
9753    NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
9753    NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
9753    NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
9754    I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
9754    I am again switch: 4  _Going to destination: 2  _Via direction 1
9754    NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
9754    NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
9754    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
9754    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9754    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9755    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
9755    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
9755    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
9755    NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
9756    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
9756    I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
9756    I am again switch: 9  _Going to destination: 2  _Via direction 0
9756    NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
9756    NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
9756    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
9756    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9756    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9757    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
9757    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
9757    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
9757    NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
9757    NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
9758    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
9758    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
9758    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9758    NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
9758    NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
9758    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
9758    NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
9758    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9759    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
9759    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
9759    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
9759    NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
9759    NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
9760    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
9760    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
9760    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9760    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
9760    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
9760    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9761    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
9761    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
9761    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
9761    NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
9761    NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
9762    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
9762    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
9762    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9762    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
9762    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
9762    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9763    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
9763    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
9763    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
9763    NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
9763    NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
9764    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
9764    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
9764    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9764    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
9764    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
9764    NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9765    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
9765    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
9765    NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
9765    NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
9766    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
9766    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
9766    NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9766    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
9766    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
9767    NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
9767    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
9767    NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
9768    NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
9768    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
9768    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
9768    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
9769    NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
9769    NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
9770    NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
9770    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
9770    NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
9771    NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
9772    NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
9772    NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
10003   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
10004   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
10004   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
10004   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
10005   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
10005   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
10006   I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
10006   I am again switch: 2  _Going to destination: 7  _Via direction 1
10006   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
10006   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
10006   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
10006   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
10007   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
10007   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[2][0]
10007   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[4][0]
10008   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
10008   I am switch: 6  _Going to destination: 7
 id = 6
x = 1 and y =2
10008   I am again switch: 6  _Going to destination: 7  _Via direction 1
10008   NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->19 VC 0)
10008   NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
10008   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
10008   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->19 VC 0)
10009   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
10009   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[2][0]
10009   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
10009   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[4][0]
10010   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
10010   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
10010   I am switch: 11  _Going to destination: 7
 id = 11
x = 2 and y =3
10010   I am again switch: 11  _Going to destination: 7  _Via direction 1
10010   NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
10010   NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
10010   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
10010   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->19 VC 0)
10011   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
10011   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[2][0]
10011   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[3][0]
10011   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[4][0]
10011   NoC.Core_(#19).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[1][0]
10012   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
10012   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
10012   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->19 VC 0)
10012   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->19 VC 0)
10012   NoC.Core_(#19).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->19 VC 0)
10012   NoC.Core_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->19 VC 0)
10012   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->19 VC 0)
10012   NoC.Core_(#19).Router::txProcess() --> Consumed flit (H0, 16->19 VC 0)
10013   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
10013   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[2][0]
10013   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[3][0]
10013   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[4][0]
10013   NoC.Core_(#19).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[1][0]
10014   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
10014   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
10014   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->19 VC 0)
10014   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->19 VC 0)
10014   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->19 VC 0)
10014   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B1, 16->19 VC 0)
10015   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
10015   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[2][0]
10015   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[3][0]
10015   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[4][0]
10015   NoC.Core_(#19).Router::rxProcess() -->  Flit (B2, 16->19 VC 0) collected from Input[1][0]
10016   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
10016   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
10016   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->19 VC 0)
10016   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->19 VC 0)
10016   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->19 VC 0)
10016   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B2, 16->19 VC 0)
10017   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
10017   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[2][0]
10017   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[3][0]
10017   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[4][0]
10017   NoC.Core_(#19).Router::rxProcess() -->  Flit (B3, 16->19 VC 0) collected from Input[1][0]
10018   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
10018   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
10018   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->19 VC 0)
10018   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->19 VC 0)
10018   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->19 VC 0)
10018   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B3, 16->19 VC 0)
10019   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
10019   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[2][0]
10019   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[3][0]
10019   NoC.Core_(#19).Router::rxProcess() -->  Flit (B4, 16->19 VC 0) collected from Input[1][0]
10020   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
10020   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
10020   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->19 VC 0)
10020   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->19 VC 0)
10020   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B4, 16->19 VC 0)
10021   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[2][0]
10021   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[3][0]
10021   NoC.Core_(#19).Router::rxProcess() -->  Flit (B5, 16->19 VC 0) collected from Input[1][0]
10022   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
10022   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->19 VC 0)
10022   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->19 VC 0)
10022   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B5, 16->19 VC 0)
10023   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[3][0]
10023   NoC.Core_(#19).Router::rxProcess() -->  Flit (B6, 16->19 VC 0) collected from Input[1][0]
10024   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->19 VC 0)
10024   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->19 VC 0)
10024   NoC.Core_(#19).Router::txProcess() --> Consumed flit (B6, 16->19 VC 0)
10025   NoC.Core_(#19).Router::rxProcess() -->  Flit (T7, 16->19 VC 0) collected from Input[1][0]
10026   NoC.Core_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->19 VC 0)
10026   NoC.Core_(#19).Router::txProcess() --> Consumed flit (T7, 16->19 VC 0)
10104   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
10105   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
10105   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
10105   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
10106   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
10106   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
10107   I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
10107   I am again switch: 2  _Going to destination: 3  _Via direction 0
10107   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
10107   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
10107   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
10107   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
10108   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
10108   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
10108   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
10109   I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
10109   I am again switch: 4  _Going to destination: 3  _Via direction 1
10109   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
10109   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
10109   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
10109   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
10109   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
10110   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
10110   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
10110   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
10110   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
10111   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
10111   I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
10111   I am again switch: 9  _Going to destination: 3  _Via direction 1
10111   NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
10111   NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
10111   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
10111   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
10111   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
10112   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
10112   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
10112   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
10112   NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
10112   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
10113   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
10113   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
10113   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
10113   NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
10113   NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
10113   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
10113   NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
10113   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
10114   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
10114   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
10114   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
10114   NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
10114   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
10115   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
10115   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
10115   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
10115   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
10115   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
10115   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
10116   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
10116   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
10116   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
10116   NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
10116   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
10117   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
10117   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
10117   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
10117   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
10117   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
10117   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
10118   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
10118   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
10118   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
10118   NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
10118   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
10119   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
10119   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
10119   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
10119   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
10119   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
10119   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
10120   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
10120   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
10120   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
10120   NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
10121   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
10121   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
10121   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
10121   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
10121   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
10122   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
10122   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
10122   NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
10123   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
10123   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
10123   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
10123   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
10124   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
10124   NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
10125   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
10125   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
10125   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
10126   NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
10127   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
10127   NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
10137   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
10138   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
10138   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10138   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10139   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
10139   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
10140   I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
10140   I am again switch: 2  _Going to destination: 1  _Via direction 0
10140   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
10140   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10140   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10140   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10141   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
10141   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
10141   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
10142   I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
10142   I am again switch: 4  _Going to destination: 1  _Via direction 0
10142   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
10142   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10142   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10142   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10142   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10143   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
10143   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
10143   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
10143   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
10144   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10144   I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
10144   I am again switch: 8  _Going to destination: 1  _Via direction 1
10144   NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
10144   NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
10144   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
10144   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10144   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10145   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
10145   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
10145   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
10145   NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
10145   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
10146   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10146   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
10146   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10146   NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
10146   NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
10146   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
10146   NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
10146   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10147   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
10147   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
10147   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
10147   NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
10147   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
10148   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10148   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
10148   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10148   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
10148   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
10148   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10149   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
10149   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
10149   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
10149   NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
10149   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
10150   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10150   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
10150   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10150   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
10150   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
10150   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10151   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
10151   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
10151   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
10151   NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
10151   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
10152   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10152   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
10152   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10152   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
10152   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
10152   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10153   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
10153   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
10153   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
10153   NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
10154   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10154   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
10154   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10154   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
10154   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
10155   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
10155   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
10155   NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
10156   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10156   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
10156   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
10156   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
10157   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
10157   NoC.Core_(#13).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[1][0]
10158   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->13 VC 0)
10158   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->13 VC 0)
10158   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B6, 16->13 VC 0)
10159   NoC.Core_(#13).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[1][0]
10160   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->13 VC 0)
10160   NoC.Core_(#13).Router::txProcess() --> Consumed flit (T7, 16->13 VC 0)
10179   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
10180   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
10180   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10180   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10181   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
10181   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
10182   I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
10182   I am again switch: 2  _Going to destination: 0  _Via direction 0
10182   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
10182   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10182   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10182   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10183   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
10183   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
10183   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
10184   I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
10184   I am again switch: 4  _Going to destination: 0  _Via direction 0
10184   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
10184   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10184   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10184   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10184   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10185   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
10185   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
10185   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
10185   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
10186   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10186   I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
10186   I am again switch: 8  _Going to destination: 0  _Via direction 0
10186   NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
10186   NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10186   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10186   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10186   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10187   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
10187   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
10187   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
10187   NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
10187   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
10188   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10188   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10188   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10188   NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
10188   NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
10188   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
10188   NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
10188   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10189   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
10189   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
10189   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
10189   NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
10189   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
10190   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10190   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10190   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10190   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
10190   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
10190   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10191   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
10191   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
10191   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
10191   NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
10191   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
10192   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10192   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10192   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10192   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
10192   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
10192   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10193   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
10193   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
10193   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
10193   NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
10193   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
10194   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10194   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10194   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10194   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
10194   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
10194   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10195   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
10195   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
10195   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
10195   NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
10196   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10196   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10196   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10196   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
10196   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
10197   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
10197   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
10197   NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
10198   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10198   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10198   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
10198   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
10199   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
10199   NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
10200   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10200   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
10200   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
10201   NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
10202   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
10202   NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
10245   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[4][0]
10246   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->18 VC 0)
10246   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
10246   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
10247   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
10247   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[4][0]
10248   I am switch: 2  _Going to destination: 6
 id = 2
x = 0 and y =2
10248   I am again switch: 2  _Going to destination: 6  _Via direction 1
10248   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->18 VC 0)
10248   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
10248   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
10248   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
10249   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
10249   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[2][0]
10249   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[4][0]
10250   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
10250   I am switch: 6  _Going to destination: 6
 id = 6
x = 1 and y =2
10250   I am again switch: 6  _Going to destination: 6  _Via direction 1
10250   NoC.Switch[1][2]_(#6).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->18 VC 0)
10250   NoC.Switch[1][2]_(#6).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->18 VC 0)
10250   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->18 VC 0)
10250   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
10251   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
10251   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[2][0]
10251   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[3][0]
10251   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[4][0]
10252   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
10252   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->18 VC 0)
10252   I am switch: 11  _Going to destination: 6
 id = 11
x = 2 and y =3
10252   I am again switch: 11  _Going to destination: 6  _Via direction 0
10252   NoC.Switch[2][3]_(#11).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->18 VC 0)
10252   NoC.Switch[2][3]_(#11).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->18 VC 0)
10252   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->18 VC 0)
10252   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
10253   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
10253   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[2][0]
10253   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[3][0]
10253   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[4][0]
10253   NoC.Core_(#18).Router::rxProcess() -->  Flit (H0, 16->18 VC 0) collected from Input[1][0]
10254   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
10254   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->18 VC 0)
10254   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->18 VC 0)
10254   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
10254   NoC.Core_(#18).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->18 VC 0)
10254   NoC.Core_(#18).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->18 VC 0)
10254   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->18 VC 0)
10254   NoC.Core_(#18).Router::txProcess() --> Consumed flit (H0, 16->18 VC 0)
10255   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
10255   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[2][0]
10255   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[3][0]
10255   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[4][0]
10255   NoC.Core_(#18).Router::rxProcess() -->  Flit (B1, 16->18 VC 0) collected from Input[1][0]
10256   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
10256   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->18 VC 0)
10256   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->18 VC 0)
10256   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
10256   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->18 VC 0)
10256   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B1, 16->18 VC 0)
10257   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
10257   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[2][0]
10257   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[3][0]
10257   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[4][0]
10257   NoC.Core_(#18).Router::rxProcess() -->  Flit (B2, 16->18 VC 0) collected from Input[1][0]
10258   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
10258   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->18 VC 0)
10258   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->18 VC 0)
10258   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
10258   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->18 VC 0)
10258   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B2, 16->18 VC 0)
10259   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
10259   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[2][0]
10259   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[3][0]
10259   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[4][0]
10259   NoC.Core_(#18).Router::rxProcess() -->  Flit (B3, 16->18 VC 0) collected from Input[1][0]
10260   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
10260   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->18 VC 0)
10260   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->18 VC 0)
10260   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
10260   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->18 VC 0)
10260   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B3, 16->18 VC 0)
10261   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
10261   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[2][0]
10261   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[3][0]
10261   NoC.Core_(#18).Router::rxProcess() -->  Flit (B4, 16->18 VC 0) collected from Input[1][0]
10262   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
10262   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->18 VC 0)
10262   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->18 VC 0)
10262   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->18 VC 0)
10262   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B4, 16->18 VC 0)
10263   NoC.Switch[1][2]_(#6).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[2][0]
10263   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[3][0]
10263   NoC.Core_(#18).Router::rxProcess() -->  Flit (B5, 16->18 VC 0) collected from Input[1][0]
10264   NoC.Switch[1][2]_(#6).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->18 VC 0)
10264   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->18 VC 0)
10264   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->18 VC 0)
10264   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B5, 16->18 VC 0)
10265   NoC.Switch[2][3]_(#11).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[3][0]
10265   NoC.Core_(#18).Router::rxProcess() -->  Flit (B6, 16->18 VC 0) collected from Input[1][0]
10266   NoC.Switch[2][3]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->18 VC 0)
10266   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->18 VC 0)
10266   NoC.Core_(#18).Router::txProcess() --> Consumed flit (B6, 16->18 VC 0)
10267   NoC.Core_(#18).Router::rxProcess() -->  Flit (T7, 16->18 VC 0) collected from Input[1][0]
10268   NoC.Core_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->18 VC 0)
10268   NoC.Core_(#18).Router::txProcess() --> Consumed flit (T7, 16->18 VC 0)
10673   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[4][0]
10674   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->15 VC 0)
10674   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
10674   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
10675   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
10675   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[4][0]
10676   I am switch: 2  _Going to destination: 3
 id = 2
x = 0 and y =2
10676   I am again switch: 2  _Going to destination: 3  _Via direction 0
10676   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->15 VC 0)
10676   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->15 VC 0)
10676   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->15 VC 0)
10676   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
10677   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[2][0]
10677   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
10677   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[4][0]
10678   I am switch: 4  _Going to destination: 3
 id = 4
x = 1 and y =0
10678   I am again switch: 4  _Going to destination: 3  _Via direction 1
10678   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->15 VC 0)
10678   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
10678   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
10678   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->15 VC 0)
10678   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
10679   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[2][0]
10679   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[3][0]
10679   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
10679   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[4][0]
10680   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
10680   I am switch: 9  _Going to destination: 3
 id = 9
x = 2 and y =1
10680   I am again switch: 9  _Going to destination: 3  _Via direction 1
10680   NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->15 VC 0)
10680   NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->15 VC 0)
10680   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->15 VC 0)
10680   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->15 VC 0)
10680   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
10681   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[2][0]
10681   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[3][0]
10681   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
10681   NoC.Core_(#15).Router::rxProcess() -->  Flit (H0, 16->15 VC 0) collected from Input[1][0]
10681   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[4][0]
10682   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
10682   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->15 VC 0)
10682   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->15 VC 0)
10682   NoC.Core_(#15).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->15 VC 0)
10682   NoC.Core_(#15).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->15 VC 0)
10682   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->15 VC 0)
10682   NoC.Core_(#15).Router::txProcess() --> Consumed flit (H0, 16->15 VC 0)
10682   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
10683   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[2][0]
10683   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[3][0]
10683   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
10683   NoC.Core_(#15).Router::rxProcess() -->  Flit (B1, 16->15 VC 0) collected from Input[1][0]
10683   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[4][0]
10684   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
10684   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->15 VC 0)
10684   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->15 VC 0)
10684   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->15 VC 0)
10684   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B1, 16->15 VC 0)
10684   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
10685   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[2][0]
10685   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[3][0]
10685   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
10685   NoC.Core_(#15).Router::rxProcess() -->  Flit (B2, 16->15 VC 0) collected from Input[1][0]
10685   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[4][0]
10686   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
10686   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->15 VC 0)
10686   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->15 VC 0)
10686   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->15 VC 0)
10686   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B2, 16->15 VC 0)
10686   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
10687   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[2][0]
10687   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[3][0]
10687   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
10687   NoC.Core_(#15).Router::rxProcess() -->  Flit (B3, 16->15 VC 0) collected from Input[1][0]
10687   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[4][0]
10688   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
10688   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->15 VC 0)
10688   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->15 VC 0)
10688   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->15 VC 0)
10688   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B3, 16->15 VC 0)
10688   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
10689   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[2][0]
10689   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[3][0]
10689   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
10689   NoC.Core_(#15).Router::rxProcess() -->  Flit (B4, 16->15 VC 0) collected from Input[1][0]
10690   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
10690   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->15 VC 0)
10690   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->15 VC 0)
10690   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->15 VC 0)
10690   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B4, 16->15 VC 0)
10691   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[2][0]
10691   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[3][0]
10691   NoC.Core_(#15).Router::rxProcess() -->  Flit (B5, 16->15 VC 0) collected from Input[1][0]
10692   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
10692   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->15 VC 0)
10692   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->15 VC 0)
10692   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B5, 16->15 VC 0)
10693   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[3][0]
10693   NoC.Core_(#15).Router::rxProcess() -->  Flit (B6, 16->15 VC 0) collected from Input[1][0]
10694   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 16->15 VC 0)
10694   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->15 VC 0)
10694   NoC.Core_(#15).Router::txProcess() --> Consumed flit (B6, 16->15 VC 0)
10695   NoC.Core_(#15).Router::rxProcess() -->  Flit (T7, 16->15 VC 0) collected from Input[1][0]
10696   NoC.Core_(#15).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->15 VC 0)
10696   NoC.Core_(#15).Router::txProcess() --> Consumed flit (T7, 16->15 VC 0)
10749   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[4][0]
10750   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->12 VC 0)
10750   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10750   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10751   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
10751   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[4][0]
10752   I am switch: 2  _Going to destination: 0
 id = 2
x = 0 and y =2
10752   I am again switch: 2  _Going to destination: 0  _Via direction 0
10752   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
10752   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10752   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10752   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10753   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[2][0]
10753   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
10753   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[4][0]
10754   I am switch: 4  _Going to destination: 0
 id = 4
x = 1 and y =0
10754   I am again switch: 4  _Going to destination: 0  _Via direction 0
10754   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->12 VC 0)
10754   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10754   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10754   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10754   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10755   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[2][0]
10755   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[3][0]
10755   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
10755   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[4][0]
10756   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10756   I am switch: 8  _Going to destination: 0
 id = 8
x = 2 and y =0
10756   I am again switch: 8  _Going to destination: 0  _Via direction 0
10756   NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->12 VC 0)
10756   NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->12 VC 0)
10756   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->12 VC 0)
10756   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10756   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10757   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[2][0]
10757   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[3][0]
10757   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
10757   NoC.Core_(#12).Router::rxProcess() -->  Flit (H0, 16->12 VC 0) collected from Input[1][0]
10757   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[4][0]
10758   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10758   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->12 VC 0)
10758   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10758   NoC.Core_(#12).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->12 VC 0)
10758   NoC.Core_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->12 VC 0)
10758   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->12 VC 0)
10758   NoC.Core_(#12).Router::txProcess() --> Consumed flit (H0, 16->12 VC 0)
10758   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10759   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[2][0]
10759   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[3][0]
10759   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
10759   NoC.Core_(#12).Router::rxProcess() -->  Flit (B1, 16->12 VC 0) collected from Input[1][0]
10759   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[4][0]
10760   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10760   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->12 VC 0)
10760   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10760   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->12 VC 0)
10760   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B1, 16->12 VC 0)
10760   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10761   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[2][0]
10761   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[3][0]
10761   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
10761   NoC.Core_(#12).Router::rxProcess() -->  Flit (B2, 16->12 VC 0) collected from Input[1][0]
10761   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[4][0]
10762   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10762   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->12 VC 0)
10762   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10762   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->12 VC 0)
10762   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B2, 16->12 VC 0)
10762   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10763   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[2][0]
10763   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[3][0]
10763   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
10763   NoC.Core_(#12).Router::rxProcess() -->  Flit (B3, 16->12 VC 0) collected from Input[1][0]
10763   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[4][0]
10764   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10764   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->12 VC 0)
10764   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10764   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->12 VC 0)
10764   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B3, 16->12 VC 0)
10764   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10765   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[2][0]
10765   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[3][0]
10765   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
10765   NoC.Core_(#12).Router::rxProcess() -->  Flit (B4, 16->12 VC 0) collected from Input[1][0]
10766   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10766   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->12 VC 0)
10766   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10766   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->12 VC 0)
10766   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B4, 16->12 VC 0)
10767   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[2][0]
10767   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[3][0]
10767   NoC.Core_(#12).Router::rxProcess() -->  Flit (B5, 16->12 VC 0) collected from Input[1][0]
10768   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10768   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->12 VC 0)
10768   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->12 VC 0)
10768   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B5, 16->12 VC 0)
10769   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[3][0]
10769   NoC.Core_(#12).Router::rxProcess() -->  Flit (B6, 16->12 VC 0) collected from Input[1][0]
10770   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->12 VC 0)
10770   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->12 VC 0)
10770   NoC.Core_(#12).Router::txProcess() --> Consumed flit (B6, 16->12 VC 0)
10771   NoC.Core_(#12).Router::rxProcess() -->  Flit (T7, 16->12 VC 0) collected from Input[1][0]
10772   NoC.Core_(#12).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->12 VC 0)
10772   NoC.Core_(#12).Router::txProcess() --> Consumed flit (T7, 16->12 VC 0)
10861   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[4][0]
10862   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->14 VC 0)
10862   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
10862   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
10863   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
10863   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[4][0]
10864   I am switch: 2  _Going to destination: 2
 id = 2
x = 0 and y =2
10864   I am again switch: 2  _Going to destination: 2  _Via direction 0
10864   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
10864   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
10864   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
10864   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
10865   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[2][0]
10865   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
10865   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[4][0]
10866   I am switch: 4  _Going to destination: 2
 id = 4
x = 1 and y =0
10866   I am again switch: 4  _Going to destination: 2  _Via direction 1
10866   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 1 Input[2][0] for flit (H0, 16->14 VC 0)
10866   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->14 VC 0)
10866   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (H0, 16->14 VC 0)
10866   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
10866   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
10867   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[2][0]
10867   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[3][0]
10867   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
10867   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[4][0]
10868   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B1, 16->14 VC 0)
10868   I am switch: 9  _Going to destination: 2
 id = 9
x = 2 and y =1
10868   I am again switch: 9  _Going to destination: 2  _Via direction 0
10868   NoC.Switch[2][1]_(#9).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->14 VC 0)
10868   NoC.Switch[2][1]_(#9).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->14 VC 0)
10868   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->14 VC 0)
10868   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
10868   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
10869   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[2][0]
10869   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[3][0]
10869   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
10869   NoC.Core_(#14).Router::rxProcess() -->  Flit (H0, 16->14 VC 0) collected from Input[1][0]
10869   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[4][0]
10870   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B2, 16->14 VC 0)
10870   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->14 VC 0)
10870   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
10870   NoC.Core_(#14).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->14 VC 0)
10870   NoC.Core_(#14).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->14 VC 0)
10870   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->14 VC 0)
10870   NoC.Core_(#14).Router::txProcess() --> Consumed flit (H0, 16->14 VC 0)
10870   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
10871   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[2][0]
10871   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[3][0]
10871   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
10871   NoC.Core_(#14).Router::rxProcess() -->  Flit (B1, 16->14 VC 0) collected from Input[1][0]
10871   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[4][0]
10872   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B3, 16->14 VC 0)
10872   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->14 VC 0)
10872   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
10872   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->14 VC 0)
10872   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B1, 16->14 VC 0)
10872   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
10873   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[2][0]
10873   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[3][0]
10873   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
10873   NoC.Core_(#14).Router::rxProcess() -->  Flit (B2, 16->14 VC 0) collected from Input[1][0]
10873   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[4][0]
10874   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B4, 16->14 VC 0)
10874   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->14 VC 0)
10874   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
10874   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->14 VC 0)
10874   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B2, 16->14 VC 0)
10874   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
10875   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[2][0]
10875   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[3][0]
10875   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
10875   NoC.Core_(#14).Router::rxProcess() -->  Flit (B3, 16->14 VC 0) collected from Input[1][0]
10875   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[4][0]
10876   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B5, 16->14 VC 0)
10876   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->14 VC 0)
10876   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
10876   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->14 VC 0)
10876   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B3, 16->14 VC 0)
10876   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
10877   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[2][0]
10877   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[3][0]
10877   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
10877   NoC.Core_(#14).Router::rxProcess() -->  Flit (B4, 16->14 VC 0) collected from Input[1][0]
10878   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (B6, 16->14 VC 0)
10878   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->14 VC 0)
10878   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
10878   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->14 VC 0)
10878   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B4, 16->14 VC 0)
10879   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[2][0]
10879   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[3][0]
10879   NoC.Core_(#14).Router::rxProcess() -->  Flit (B5, 16->14 VC 0) collected from Input[1][0]
10880   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[1], flit: (T7, 16->14 VC 0)
10880   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->14 VC 0)
10880   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->14 VC 0)
10880   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B5, 16->14 VC 0)
10881   NoC.Switch[2][1]_(#9).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[3][0]
10881   NoC.Core_(#14).Router::rxProcess() -->  Flit (B6, 16->14 VC 0) collected from Input[1][0]
10882   NoC.Switch[2][1]_(#9).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->14 VC 0)
10882   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B6, 16->14 VC 0)
10882   NoC.Core_(#14).Router::txProcess() --> Consumed flit (B6, 16->14 VC 0)
10883   NoC.Core_(#14).Router::rxProcess() -->  Flit (T7, 16->14 VC 0) collected from Input[1][0]
10884   NoC.Core_(#14).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (T7, 16->14 VC 0)
10884   NoC.Core_(#14).Router::txProcess() --> Consumed flit (T7, 16->14 VC 0)
10980   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[4][0]
10981   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->13 VC 0)
10981   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10981   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10982   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
10982   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[4][0]
10983   I am switch: 2  _Going to destination: 1
 id = 2
x = 0 and y =2
10983   I am again switch: 2  _Going to destination: 1  _Via direction 0
10983   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 0 Input[3][0] for flit (H0, 16->13 VC 0)
10983   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10983   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10983   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10984   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[2][0]
10984   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
10984   NoC.Core_(#16).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[4][0]
10985   I am switch: 4  _Going to destination: 1
 id = 4
x = 1 and y =0
10985   I am again switch: 4  _Going to destination: 1  _Via direction 0
10985   NoC.Switch[1][0]_(#4).Router::txProcess() -->  checking reservation availability of Output 0 Input[2][0] for flit (H0, 16->13 VC 0)
10985   NoC.Switch[1][0]_(#4).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->13 VC 0)
10985   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 16->13 VC 0)
10985   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10985   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10986   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[2][0]
10986   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[3][0]
10986   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
10986   NoC.Core_(#16).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[4][0]
10987   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 16->13 VC 0)
10987   I am switch: 8  _Going to destination: 1
 id = 8
x = 2 and y =0
10987   I am again switch: 8  _Going to destination: 1  _Via direction 1
10987   NoC.Switch[2][0]_(#8).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->13 VC 0)
10987   NoC.Switch[2][0]_(#8).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->13 VC 0)
10987   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->13 VC 0)
10987   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10987   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10988   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[2][0]
10988   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[3][0]
10988   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
10988   NoC.Core_(#13).Router::rxProcess() -->  Flit (H0, 16->13 VC 0) collected from Input[1][0]
10988   NoC.Core_(#16).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[4][0]
10989   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 16->13 VC 0)
10989   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 16->13 VC 0)
10989   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10989   NoC.Core_(#13).Router::txProcess() -->  checking reservation availability of Output 4 Input[1][0] for flit (H0, 16->13 VC 0)
10989   NoC.Core_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 16->13 VC 0)
10989   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (H0, 16->13 VC 0)
10989   NoC.Core_(#13).Router::txProcess() --> Consumed flit (H0, 16->13 VC 0)
10989   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10990   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[2][0]
10990   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[3][0]
10990   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
10990   NoC.Core_(#13).Router::rxProcess() -->  Flit (B1, 16->13 VC 0) collected from Input[1][0]
10990   NoC.Core_(#16).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[4][0]
10991   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 16->13 VC 0)
10991   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 16->13 VC 0)
10991   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10991   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B1, 16->13 VC 0)
10991   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B1, 16->13 VC 0)
10991   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10992   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[2][0]
10992   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[3][0]
10992   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
10992   NoC.Core_(#13).Router::rxProcess() -->  Flit (B2, 16->13 VC 0) collected from Input[1][0]
10992   NoC.Core_(#16).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[4][0]
10993   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 16->13 VC 0)
10993   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 16->13 VC 0)
10993   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10993   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B2, 16->13 VC 0)
10993   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B2, 16->13 VC 0)
10993   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10994   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[2][0]
10994   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[3][0]
10994   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
10994   NoC.Core_(#13).Router::rxProcess() -->  Flit (B3, 16->13 VC 0) collected from Input[1][0]
10994   NoC.Core_(#16).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[4][0]
10995   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 16->13 VC 0)
10995   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 16->13 VC 0)
10995   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10995   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B3, 16->13 VC 0)
10995   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B3, 16->13 VC 0)
10995   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10996   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[2][0]
10996   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[3][0]
10996   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[3][0]
10996   NoC.Core_(#13).Router::rxProcess() -->  Flit (B4, 16->13 VC 0) collected from Input[1][0]
10996   NoC.Core_(#16).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[4][0]
10997   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 16->13 VC 0)
10997   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 16->13 VC 0)
10997   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10997   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B4, 16->13 VC 0)
10997   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B4, 16->13 VC 0)
10997   NoC.Core_(#16).Router::txProcess() -->  checking reservation availability of Output 0 Input[4][0] for flit (H0, 16->19 VC 0)
10997   NoC.Core_(#16).Router::txProcess() -->  reserving direction 0 for flit (H0, 16->19 VC 0)
10997   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (H0, 16->19 VC 0)
10998   NoC.Switch[1][0]_(#4).Router::rxProcess() -->  Flit (T7, 16->13 VC 0) collected from Input[2][0]
10998   NoC.Switch[2][0]_(#8).Router::rxProcess() -->  Flit (B6, 16->13 VC 0) collected from Input[3][0]
10998   NoC.Switch[0][2]_(#2).Router::rxProcess() -->  Flit (H0, 16->19 VC 0) collected from Input[3][0]
10998   NoC.Core_(#13).Router::rxProcess() -->  Flit (B5, 16->13 VC 0) collected from Input[1][0]
10998   NoC.Core_(#16).Router::rxProcess() -->  Flit (B1, 16->19 VC 0) collected from Input[4][0]
10999   NoC.Switch[1][0]_(#4).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 16->13 VC 0)
10999   NoC.Switch[2][0]_(#8).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 16->13 VC 0)
10999   I am switch: 2  _Going to destination: 7
 id = 2
x = 0 and y =2
10999   I am again switch: 2  _Going to destination: 7  _Via direction 1
10999   NoC.Switch[0][2]_(#2).Router::txProcess() -->  checking reservation availability of Output 1 Input[3][0] for flit (H0, 16->19 VC 0)
10999   NoC.Switch[0][2]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H0, 16->19 VC 0)
10999   NoC.Switch[0][2]_(#2).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 16->19 VC 0)
10999   NoC.Core_(#13).Router::txProcess() --> Input[1][0] forwarded to Output[4], flit: (B5, 16->13 VC 0)
10999   NoC.Core_(#13).Router::txProcess() --> Consumed flit (B5, 16->13 VC 0)
10999   NoC.Core_(#16).Router::txProcess() --> Input[4][0] forwarded to Output[0], flit: (B1, 16->19 VC 0)
Noxim simulation completed. (11000 cycles executed)

