//Timer circuit test file
// Name: Vidhur Potluri

load Timer.hdl,  // HDL file
output-file Timer.out,  // output file
compare-to Timer.cmp,  // compare file
output-list time%S2.3.1 out%B1.4.1;

output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

tick,
tock,
output;

