Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 26 16:22:40 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       27          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: l_clk_in_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_in                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_clk_in_n
                            (input port)
  Destination:            lvds_output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 4.608ns (40.484%)  route 6.774ns (59.516%))
  Logic Levels:           2  (IBUFDS=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  l_clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    l_clock_in_inst/l_clk_in_n
    T16                  IBUFDS (Prop_ibufds_IB_O)    1.005     1.005 r  l_clock_in_inst/IBUFDS_inst/O
                         net (fo=28, routed)          6.774     7.778    lvds_output_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.603    11.381 r  lvds_output_OBUF_inst/O
                         net (fo=0)                   0.000    11.381    lvds_output
    Y11                                                               r  lvds_output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            LED_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.979ns (70.300%)  route 1.681ns (29.700%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=2, routed)           1.681     2.138    LED_OUT_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.660 r  LED_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.660    LED_OUT
    T22                                                               r  LED_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 2.035ns (80.899%)  route 0.480ns (19.101%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  <hidden>
                         net (fo=1, routed)           0.000     2.181    <hidden>
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.515 r  <hidden>
                         net (fo=1, routed)           0.000     2.515    <hidden>
    SLICE_X113Y45        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 1.940ns (80.149%)  route 0.480ns (19.851%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  <hidden>
                         net (fo=1, routed)           0.000     2.181    <hidden>
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.420 r  <hidden>
                         net (fo=1, routed)           0.000     2.420    <hidden>
    SLICE_X113Y45        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.404ns  (logic 1.924ns (80.017%)  route 0.480ns (19.983%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  <hidden>
                         net (fo=1, routed)           0.000     2.181    <hidden>
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.404 r  <hidden>
                         net (fo=1, routed)           0.000     2.404    <hidden>
    SLICE_X113Y45        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.401ns  (logic 1.921ns (79.992%)  route 0.480ns (20.008%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.401 r  <hidden>
                         net (fo=1, routed)           0.000     2.401    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 1.900ns (79.816%)  route 0.480ns (20.184%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.380 r  <hidden>
                         net (fo=1, routed)           0.000     2.380    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.306ns  (logic 1.826ns (79.168%)  route 0.480ns (20.832%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.306 r  <hidden>
                         net (fo=1, routed)           0.000     2.306    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.290ns  (logic 1.810ns (79.023%)  route 0.480ns (20.977%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.290 r  <hidden>
                         net (fo=1, routed)           0.000     2.290    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.287ns  (logic 1.807ns (78.995%)  route 0.480ns (21.005%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.457     0.457 r  <hidden>
                         net (fo=1, routed)           0.480     0.937    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.611 r  <hidden>
                         net (fo=1, routed)           0.000     1.611    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  <hidden>
                         net (fo=1, routed)           0.000     1.725    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  <hidden>
                         net (fo=1, routed)           0.000     1.839    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  <hidden>
                         net (fo=1, routed)           0.000     1.953    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.287 r  <hidden>
                         net (fo=1, routed)           0.000     2.287    <hidden>
    SLICE_X113Y43        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y41        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y41        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y42        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y43        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y39        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.108     0.250    <hidden>
    SLICE_X113Y40        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.358 r  <hidden>
                         net (fo=1, routed)           0.000     0.358    <hidden>
    SLICE_X113Y40        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.257ns (70.961%)  route 0.105ns (29.039%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.105     0.247    <hidden>
    SLICE_X113Y42        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.362 r  <hidden>
                         net (fo=1, routed)           0.000     0.362    <hidden>
    SLICE_X113Y42        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.257ns (70.961%)  route 0.105ns (29.039%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.105     0.247    <hidden>
    SLICE_X113Y43        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.362 r  <hidden>
                         net (fo=1, routed)           0.000     0.362    <hidden>
    SLICE_X113Y43        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.257ns (70.961%)  route 0.105ns (29.039%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.105     0.247    <hidden>
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.362 r  <hidden>
                         net (fo=1, routed)           0.000     0.362    <hidden>
    SLICE_X113Y44        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.257ns (70.961%)  route 0.105ns (29.039%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.142     0.142 r  <hidden>
                         net (fo=1, routed)           0.105     0.247    <hidden>
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.362 r  <hidden>
                         net (fo=1, routed)           0.000     0.362    <hidden>
    SLICE_X113Y45        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_in
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_clk_out_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 3.216ns (34.650%)  route 6.065ns (65.350%))
  Logic Levels:           2  (IBUF=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)     5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           6.065    12.555    l_clock_out_inst/clk_in_IBUF
    N19                  OBUFDS (Prop_obufds_I_OB)    1.725    14.280 r  l_clock_out_inst/OBUFDS_inst/OB
                         net (fo=0)                   0.000    14.280    l_clk_out_n
    N20                                                               r  l_clk_out_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_clk_out_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 3.215ns (34.643%)  route 6.065ns (65.357%))
  Logic Levels:           2  (IBUF=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)     5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           6.065    12.555    l_clock_out_inst/clk_in_IBUF
    N19                  OBUFDS (Prop_obufds_I_O)     1.724    14.279 f  l_clock_out_inst/OBUFDS_inst/O
                         net (fo=0)                   0.000    14.279    l_clk_out_p
    N19                                                               f  l_clk_out_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_clk_out_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 0.964ns (28.976%)  route 2.364ns (71.024%))
  Logic Levels:           2  (IBUF=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.364     2.622    l_clock_out_inst/clk_in_IBUF
    N19                  OBUFDS (Prop_obufds_I_O)     0.706     3.328 r  l_clock_out_inst/OBUFDS_inst/O
                         net (fo=0)                   0.000     3.328    l_clk_out_p
    N19                                                               r  l_clk_out_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_clk_out_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 0.965ns (28.997%)  route 2.364ns (71.003%))
  Logic Levels:           2  (IBUF=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.364     2.622    l_clock_out_inst/clk_in_IBUF
    N19                  OBUFDS (Prop_obufds_I_OB)    0.707     3.329 r  l_clock_out_inst/OBUFDS_inst/OB
                         net (fo=0)                   0.000     3.329    l_clk_out_n
    N20                                                               r  l_clk_out_n (OUT)
  -------------------------------------------------------------------    -------------------





