{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "title: Comparing Two Verilog CPU Implementations using EBMC\n",
    "date: 2025-02-10\n",
    "---\n",
    "\n",
    "About a year ago my friends and I built a 4bit cpu out of a kit from aliexpress. https://www.philipzucker.com/td4-4bit-cpu/ It's a lot of fun. I also think the system is so simple that is is kind of a nice target for tinkering around with formal methods.\n",
    "\n",
    "From my understanding, the digital design world orbits around VHDL and Verilog. A confusion that can arise when a programmer sees verilog is that it is just another programming language. Yes and no. These languages play multiple roles. They can be seen and used as a sort of  netlist  / circuit description language, describing which subpieces are connected and how. But they can also be seen as a programming language for describing the behavior of a digital system and that is how they are used in simulation of these circuits. \n",
    "\n",
    "## High Level Interpreter of the CPU\n",
    "\n",
    "The TD4 is designed so that the 4 high bits of an instruction are an opcode, things like `MOV_A_B`\n",
    "\n",
    "Based on the current instruction we can switch on it to get the next state of the CPU.\n",
    "\n",
    "One can write an interpreter for the CPU in a pretty straightforward style.\n",
    "I'm not a hardware designer. I don't really know verilog very well. I'm just doing what makes sense to me. Do not take this as a lesson in the right way to write verilog.\n",
    "\n",
    "A first pass at a cpu translated by chatgpt from my python model https://chatgpt.com/share/67aadd55-11b4-8008-9c78-080a836d2c92 . It took a couple iterations and then I fiddled with some bits. There's no assurance my python model was correct either.\n",
    "\n",
    "Googling around there seem to be some footguns possible with the `case` statement. It is nice though."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 131,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_high.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_high.sv\n",
    "`timescale 1ns/1ps\n",
    "module td4_cpu_high (\n",
    "    input clk,\n",
    "    input notreset,\n",
    "    input [7:0] insn, // Program ROM (16 instructions)\n",
    "    input [3:0] inp,            // Input switches\n",
    "    output reg [3:0] outp,      // Output LEDs\n",
    "    output reg [3:0] A,         // Register A\n",
    "    output reg [3:0] B,         // Register B\n",
    "    output reg [3:0] pc        // Program Counter\n",
    ");\n",
    "    reg carry;\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000, MOV_A_B = 4'b0001, IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A = 4'b0100, ADD_B_IM = 4'b0101, IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B = 4'b1001, OUT_IM = 4'b1011, JNC_IM = 4'b1110, JMP_IM = 4'b1111;\n",
    "\n",
    "    always @(posedge clk or negedge notreset) begin\n",
    "        if (!notreset) begin\n",
    "            A <= 4'b0000;\n",
    "            B <= 4'b0000;\n",
    "            pc <= 4'b0000;\n",
    "            carry <= 1'b0;\n",
    "            outp <= 4'b0000;\n",
    "        end else begin\n",
    "            case (insn[7:4])\n",
    "                ADD_A_IM:  {carry, A} <= A + insn[3:0];  // Add immediate to A\n",
    "                MOV_A_B:   A <= B;                       // Move B to A\n",
    "                IN_A:      A <= inp;                     // Read input to A\n",
    "                MOV_A_IM:  A <= insn[3:0];               // Move immediate to A\n",
    "                MOV_B_A:   B <= A;                       // Move A to B\n",
    "                ADD_B_IM:  {carry, B} <= B + insn[3:0];  // Add immediate to B\n",
    "                IN_B:      B <= inp;                     // Read input to B\n",
    "                MOV_B_IM:  B <= insn[3:0];               // Move immediate to B\n",
    "                OUT_B:     outp <= B;                    // Output B to LEDs\n",
    "                OUT_IM:    outp <= insn[3:0];            // Output immediate to LEDs\n",
    "            endcase\n",
    "\n",
    "            // Control Flow (PC updates)\n",
    "            case (insn[7:4])\n",
    "                JNC_IM:    pc <= (!carry) ? insn[3:0] : pc + 1; // Jump if no carry\n",
    "                JMP_IM:    pc <= insn[3:0];                     // Unconditional jump\n",
    "                default:   pc <= pc + 1;                        // Increment PC normally\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Chip Level Model of CPU\n",
    "\n",
    "But we can also write a lower level formulation, modelling chip by chip and interconnecting them according the the schematic. This is using verilog more according to its hardware description language sense.\n",
    "\n",
    "The basic structure of the computer is:\n",
    "\n",
    "- There are 4 4bit registers A,B,Out,PC implemented using counter circuits. Only PC has the counting enabled.\n",
    "- 2 multiplexers select operands from A,B,IN,0.\n",
    "- An adder can combine the operands with the immediate value which is the 4 lowest bits of the instruction.\n",
    "- The command decoder is some custom digital logic\n",
    "\n",
    "The high level diagram\n",
    "\n",
    "![](https://www.philipzucker.com/assets/td4/blockdiagram.png)\n",
    "\n",
    "The schematic.\n",
    "\n",
    "![](https://www.philipzucker.com/assets/td4/cpu_td4.jpg)\n",
    "\n",
    "I made this verilog by going through chip by chip, kind of glancing at the datasheet and making some best guesses. Don't put this in your life support machine.\n",
    "\n",
    "I've noted before in my previous post that the schematic is wrong in the command decoder. I realized this again when I started emulating using iverilog"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 237,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_low.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_low.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module counter_74HC161(\n",
    "    input [3:0] abcd,\n",
    "    input enable,\n",
    "    input notreset,\n",
    "    input notld,\n",
    "    input clk,\n",
    "    output reg [3:0] qabcd\n",
    ");\n",
    "\n",
    "always @(posedge clk or negedge notreset)\n",
    "begin\n",
    "  if (!notreset)\n",
    "    qabcd <= 4'b0000;  // Reset counter\n",
    "  else if (!notld)\n",
    "    qabcd <= abcd;     // Load input value\n",
    "  else if (enable)\n",
    "    qabcd <= qabcd + 1;  // Increment counter\n",
    "  else\n",
    "    qabcd <= qabcd;     // Hold counter \n",
    "end\n",
    "\n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder_74HC283(\n",
    "    input [3:0] a,\n",
    "    input [3:0] b,\n",
    "    input cin,\n",
    "    output [3:0] s,\n",
    "    output cout\n",
    ");\n",
    "\n",
    "    assign {cout, s} = a + b + cin;\n",
    "\n",
    "endmodule\n",
    "\n",
    "\n",
    "module data_select_74HC153(\n",
    "    input [3:0] a,\n",
    "    input [3:0] b,\n",
    "    input [1:0] sel,\n",
    "    output [1:0] y\n",
    ");\n",
    "\n",
    "    assign y[0] = a[sel];\n",
    "    assign y[1] = b[sel];\n",
    "    \n",
    "endmodule\n",
    "\n",
    "module command_decoder(\n",
    "    input notcarry,\n",
    "    input [7:0] d,\n",
    "    output [3:0] l,\n",
    "    output sel_a\n",
    ");\n",
    "\n",
    "    // It is unlikely I got this right. Well. Seems ok so far\n",
    "    wire s3 =  d[4] | d[7];\n",
    "    wire s6 = d[4] | notcarry;\n",
    "    wire s12 = !d[6];\n",
    "    assign l[0] = d[7] | d[6];\n",
    "    assign l[1] = s12 | d[7];\n",
    "    assign l[2] = !(d[7] & s12);\n",
    "    assign l[3] = !(s6 & d[7] & d[6]);\n",
    "    assign sel_a = s3;\n",
    "endmodule\n",
    "\n",
    "module td4_cpu_low(\n",
    "    input clk,\n",
    "    input notreset,   // reset signal\n",
    "    input [7:0] insn, // instruction\n",
    "    input [3:0] inp,  // input switches\n",
    "    output reg [3:0] A,\n",
    "    output reg [3:0] B,\n",
    "    output reg [3:0] pc,\n",
    "    output reg [3:0] outp\n",
    ");\n",
    "\n",
    "    wire [3:0] alu_out;\n",
    "    wire [3:0] notload;\n",
    "    wire cout;\n",
    "    wire [3:0] imm; // immediate data\n",
    "    wire sel_a;\n",
    "    wire sel_b = insn[5];\n",
    "\n",
    "    wire [3:0] opa;\n",
    "    wire [3:0] opb = insn[3:0];\n",
    "\n",
    "    assign imm = insn[3:0];\n",
    "\n",
    "    adder_74HC283 alu(\n",
    "        .a(opa),\n",
    "        .b(opb),\n",
    "        .cin(1'b0),\n",
    "        .s(alu_out),\n",
    "        .cout(cout)\n",
    "    );\n",
    "\n",
    "    data_select_74HC153 mux1(\n",
    "        .a({1'b0, inp[0], B[0], A[0]}),\n",
    "        .b({1'b0, inp[1], B[1], A[1]}),\n",
    "        .sel({sel_b, sel_a}),\n",
    "        .y(opa[1:0])\n",
    "    );\n",
    "\n",
    "    data_select_74HC153 mux2(\n",
    "        .a({1'b0, inp[2], B[2], A[2]}),\n",
    "        .b({1'b0, inp[3], B[3], A[3]}),\n",
    "        .sel({sel_b, sel_a}),\n",
    "        .y(opa[3:2])\n",
    "    );\n",
    "\n",
    "    reg prev_carry;\n",
    "\n",
    "    always @(posedge clk or negedge notreset)\n",
    "    begin\n",
    "        if (!notreset)\n",
    "            prev_carry <= 1'b0;\n",
    "        else\n",
    "            prev_carry <= cout;\n",
    "    end\n",
    "\n",
    "    command_decoder cmd(\n",
    "        .notcarry(!prev_carry),\n",
    "        .d(insn),\n",
    "        .l(notload),\n",
    "        .sel_a(sel_a)\n",
    "    );\n",
    "\n",
    "\n",
    "    counter_74HC161 a_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[0]),\n",
    "        .clk(clk),\n",
    "        .qabcd(A)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 b_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[1]),\n",
    "        .clk(clk),\n",
    "        .qabcd(B)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 out_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[2]),\n",
    "        .clk(clk),\n",
    "        .qabcd(outp)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 pc_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b1),\n",
    "        .notld(notload[3]),\n",
    "        .clk(clk),\n",
    "        .qabcd(pc)\n",
    "    );\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Running the CPU\n",
    "We can run both version of the CPU in a simulator.\n",
    "\n",
    "I'm using [icarus verilog](https://steveicarus.github.io/iverilog/) which is pretty easy to use. In verilog, you often have to make testbenches which drive the circuits of interest. These testbenches use verilog like a programming language and can use non synthesizable constructs. One could also use verilator whicvh transpiles verilog to C++ and drive it using C++ code.\n",
    "\n",
    "I hardcoded a couple programs into the source. You can also read them from file (`readmemh`)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 245,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_tb.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_tb.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module tb_td4_cpu;\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    reg clk;\n",
    "    reg notreset;\n",
    "    reg [7:0] insn;\n",
    "    reg [7:0] prog [0:15];\n",
    "    reg [3:0] inp;\n",
    "    wire [3:0] pc;\n",
    "    wire [3:0] outp;\n",
    "    wire [3:0] A;\n",
    "    wire [3:0] B;\n",
    "\n",
    "    wire [3:0] pc_low;\n",
    "    wire [3:0] outp_low;\n",
    "    wire [3:0] A_low;\n",
    "    wire [3:0] B_low;\n",
    "\n",
    "    assign insn = prog[pc];\n",
    "\n",
    "    `ifdef PROGADDB\n",
    "    // A simple program to add 1 to B, move it to out, and then jump back to start\n",
    "    initial begin\n",
    "        prog[0] = {ADD_B_IM, 4'b0001}; // ADD B 1\n",
    "        prog[1] = {OUT_B, 4'b0000};    // OUT B\n",
    "        prog[2] = {JMP_IM, 4'b0000};   // JMP 0\n",
    "    end\n",
    "    `endif\n",
    "\n",
    "    `ifdef PROGJNC\n",
    "    // Fiddling around with conditional hjumps\n",
    "    initial begin\n",
    "        prog[0] = {ADD_B_IM, 4'b1111}; // \n",
    "        //prog[1] = {ADD_B_IM, 4'b0010}; // \n",
    "        prog[1] = {JNC_IM, 4'b0000}; //\n",
    "        prog[2] = {JMP_IM, 4'b0001};    // JMP 0\n",
    "    end\n",
    "    `endif\n",
    "\n",
    "    always @(*) begin\n",
    "        assert (pc == pc_low) else $error(\"PC mismatch at time %0t\", $time);\n",
    "        assert (outp == outp_low) else $error(\"OUTP mismatch at time %0t\", $time);\n",
    "        assert (A == A_low) else $error(\"A mismatch at time %0t\", $time);\n",
    "        assert (B == B_low) else $error(\"B mismatch at time %0t\", $time);\n",
    "    end\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu_high uut_high (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc),\n",
    "        .A(A),\n",
    "        .B(B),\n",
    "        .outp(outp)\n",
    "    );\n",
    "\n",
    "        td4_cpu_low uut_low (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc_low),\n",
    "        .A(A_low),\n",
    "        .B(B_low),\n",
    "        .outp(outp_low)\n",
    "    );\n",
    "\n",
    "    always #10 clk = ~clk;\n",
    "\n",
    "\n",
    "\n",
    "    initial begin\n",
    "        $display(\"Time\\t INSN     INP  |Hi PC      A      B        OUTP |Lo PC      A      B      OUTP\");\n",
    "        $monitor(\"%0t\\t %b   %b | %b    %b    %b    %b  |  %b    %b    %b    %b\",\n",
    "                    $time, insn, inp, pc, A, B, outp, pc_low, A_low, B_low, outp_low);\n",
    "\n",
    "        \n",
    "\n",
    "        clk = 0;\n",
    "        notreset = 0;  // Apply reset\n",
    "        inp = 4'b0000;\n",
    "\n",
    "        #20 notreset = 1;  // Release reset\n",
    "\n",
    "        // Run it for a while\n",
    "        #300 $finish;\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can run the first program which is a simple loop adding 1 to B, moving B to Out and then jumping back to the beginning. We can see both version of the CPU running side by side. An assertion is triggered if their output does not agree. It does agree here."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 238,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t INSN     INP  |Hi PC      A      B        OUTP |Lo PC      A      B      OUTP\n",
      "0\t 01010001   0000 | 0000    0000    0000    0000  |  0000    0000    0000    0000\n",
      "30000\t 10010000   0000 | 0001    0000    0001    0000  |  0001    0000    0001    0000\n",
      "50000\t 11110000   0000 | 0010    0000    0001    0001  |  0010    0000    0001    0001\n",
      "70000\t 01010001   0000 | 0000    0000    0001    0001  |  0000    0000    0001    0001\n",
      "90000\t 10010000   0000 | 0001    0000    0010    0001  |  0001    0000    0010    0001\n",
      "110000\t 11110000   0000 | 0010    0000    0010    0010  |  0010    0000    0010    0010\n",
      "130000\t 01010001   0000 | 0000    0000    0010    0010  |  0000    0000    0010    0010\n",
      "150000\t 10010000   0000 | 0001    0000    0011    0010  |  0001    0000    0011    0010\n",
      "170000\t 11110000   0000 | 0010    0000    0011    0011  |  0010    0000    0011    0011\n",
      "190000\t 01010001   0000 | 0000    0000    0011    0011  |  0000    0000    0011    0011\n",
      "210000\t 10010000   0000 | 0001    0000    0100    0011  |  0001    0000    0100    0011\n",
      "230000\t 11110000   0000 | 0010    0000    0100    0100  |  0010    0000    0100    0100\n",
      "250000\t 01010001   0000 | 0000    0000    0100    0100  |  0000    0000    0100    0100\n",
      "270000\t 10010000   0000 | 0001    0000    0101    0100  |  0001    0000    0101    0100\n",
      "290000\t 11110000   0000 | 0010    0000    0101    0101  |  0010    0000    0101    0101\n",
      "310000\t 01010001   0000 | 0000    0000    0101    0101  |  0000    0000    0101    0101\n",
      "/tmp/td4_tb.sv:85: $finish called at 320000 (1ps)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -DPROGADDB -Wall -g2012 -o /tmp/td4 /tmp/td4_high.sv /tmp/td4_low.sv /tmp/td4_tb.sv && vvp /tmp/td4"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## EBMC\n",
    "\n",
    "But I can also make a testbench to run them through EBMC, which is a bounded model checker for verilog.  https://www.cprover.org/ebmc/ Download here and install https://github.com/diffblue/hw-cbmc/releases . EBMC is a cousin of [CBMC](https://www.philipzucker.com/cbmc_tut/) and Kani for C and Rust respectively, which I'm pretty bullish on.\n",
    "\n",
    "Using a bounded model checker lets the instruction run be symbolically chosen, which is more complete and easier than me writing a ton of programs (I suppose I could fuzz them too? Wouldn't be so bad). The key is to be feeding the same stuff into both versions of the cpu. Even though I don't have confidence on either implementation, any difference in behavior is something to look into. In the end of the day, this is almost all formal methods can be. Comparing one way of saying a thing to another. Often these are a logicy spec and a programmy implementation, but they can be two programs too.\n",
    "\n",
    "I'm a little unclear on exactly what is supported in ebmc vs iverilog. There are some features in all parts of the Venn diagram  of support, so I couldn't easily make one mega testbench.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 270,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_tb_ebmc.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_tb_ebmc.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module main(\n",
    "    input clk,\n",
    "    input notreset,\n",
    "    input [7:0] insn,\n",
    "    input [3:0] inp);\n",
    "\n",
    "    wire [3:0] pc;\n",
    "    wire [3:0] outp;\n",
    "    wire [3:0] A;\n",
    "    wire [3:0] B;\n",
    "\n",
    "    wire [3:0] pc_low;\n",
    "    wire [3:0] outp_low;\n",
    "    wire [3:0] A_low;\n",
    "    wire [3:0] B_low;\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu_high uut_high (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc),\n",
    "        .A(A),\n",
    "        .B(B),\n",
    "        .outp(outp)\n",
    "    );\n",
    "\n",
    "        td4_cpu_low uut_low (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc_low),\n",
    "        .A(A_low),\n",
    "        .B(B_low),\n",
    "        .outp(outp_low)\n",
    "    );\n",
    "\n",
    "    assert property (notreset == 0 |  A_low == A);\n",
    "    assert property (notreset == 0 | B_low == B);\n",
    "    assert property (notreset == 0 | pc_low == pc);\n",
    "    assert property (notreset == 0 | outp_low == outp);\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "I run with `--reset` to reset the thing at the start. I couldn't figure out how to just assign the initial states to each other.\n",
    "\n",
    "We get a counterexample right off the bat. It's a lot of info. There are probably ways to prune it down."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/td4_high.sv\n",
      "Parsing /tmp/td4_low.sv\n",
      "Parsing /tmp/td4_tb_ebmc.sv\n",
      "Converting\n",
      "Type-checking Verilog::adder_74HC283\n",
      "Type-checking Verilog::command_decoder\n",
      "Type-checking Verilog::counter_74HC161\n",
      "Type-checking Verilog::data_select_74HC153\n",
      "Type-checking Verilog::td4_cpu_high\n",
      "Type-checking Verilog::td4_cpu_low\n",
      "Making td4_cpu_low.A a wire\n",
      "Making td4_cpu_low.B a wire\n",
      "Making td4_cpu_low.outp a wire\n",
      "Making td4_cpu_low.pc a wire\n",
      "Type-checking Verilog::main\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "SAT checker: instance is SATISFIABLE\n",
      "SAT: path found\n",
      "SAT checker inconsistent: instance is UNSATISFIABLE\n",
      "UNSAT: No path found within bound\n",
      "\n",
      "** Results:\n",
      "[main.assert.1] always main.notreset == 0 || main.A_low == main.A: \u001b[91mREFUTED\u001b[0m\n",
      "Counterexample:\n",
      "\n",
      "Transition system state 0\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 0\n",
      "  main.insn = 1 (00000001)\n",
      "  main.inp = 4'b0000 (0000)\n",
      "  main.pc = 4'b0000 (0000)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b0000 (0000)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0000 (0000)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b0000 (0000)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 0\n",
      "  main.uut_high.insn = 1 (00000001)\n",
      "  main.uut_high.inp = 4'b0000 (0000)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b0000 (0000)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0000 (0000)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 0\n",
      "  main.uut_low.insn = 1 (00000001)\n",
      "  main.uut_low.inp = 4'b0000 (0000)\n",
      "  main.uut_low.A = 4'b0000 (0000)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0000 (0000)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b0001 (0001)\n",
      "  main.uut_low.notload = 4'b1110 (1110)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0001 (0001)\n",
      "  main.uut_low.sel_a = 0\n",
      "  main.uut_low.sel_b = 0\n",
      "  main.uut_low.opa = 4'b0000 (0000)\n",
      "  main.uut_low.opb = 4'b0001 (0001)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b0000 (0000)\n",
      "  main.uut_low.alu.b = 4'b0001 (0001)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b0001 (0001)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.sel = 2'b00 (00)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.sel = 2'b00 (00)\n",
      "  main.uut_low.mux2.y = 2'b00 (00)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 1 (00000001)\n",
      "  main.uut_low.cmd.l = 4'b1110 (1110)\n",
      "  main.uut_low.cmd.sel_a = 0\n",
      "  main.uut_low.cmd.s3 = 0\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 1\n",
      "  main.uut_low.a_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 0\n",
      "  main.uut_low.a_counter.notld = 0\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 0\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 0\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 0\n",
      "  main.uut_low.pc_counter.notld = 1\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0000 (0000)\n",
      "\n",
      "Transition system state 1\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 1\n",
      "  main.insn = 34 (00100010)\n",
      "  main.inp = 4'b1100 (1100)\n",
      "  main.pc = 4'b0000 (0000)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b0000 (0000)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0000 (0000)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b0000 (0000)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 1\n",
      "  main.uut_high.insn = 34 (00100010)\n",
      "  main.uut_high.inp = 4'b1100 (1100)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b0000 (0000)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0000 (0000)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 1\n",
      "  main.uut_low.insn = 34 (00100010)\n",
      "  main.uut_low.inp = 4'b1100 (1100)\n",
      "  main.uut_low.A = 4'b0000 (0000)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0000 (0000)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b1110 (1110)\n",
      "  main.uut_low.notload = 4'b1110 (1110)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0010 (0010)\n",
      "  main.uut_low.sel_a = 0\n",
      "  main.uut_low.sel_b = 1\n",
      "  main.uut_low.opa = 4'b1100 (1100)\n",
      "  main.uut_low.opb = 4'b0010 (0010)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b1100 (1100)\n",
      "  main.uut_low.alu.b = 4'b0010 (0010)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b1110 (1110)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.sel = 2'b10 (10)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0100 (0100)\n",
      "  main.uut_low.mux2.b = 4'b0100 (0100)\n",
      "  main.uut_low.mux2.sel = 2'b10 (10)\n",
      "  main.uut_low.mux2.y = 2'b11 (11)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 34 (00100010)\n",
      "  main.uut_low.cmd.l = 4'b1110 (1110)\n",
      "  main.uut_low.cmd.sel_a = 0\n",
      "  main.uut_low.cmd.s3 = 0\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 1\n",
      "  main.uut_low.a_counter.abcd = 4'b1110 (1110)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 1\n",
      "  main.uut_low.a_counter.notld = 0\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.abcd = 4'b1110 (1110)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 1\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b1110 (1110)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 1\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b1110 (1110)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 1\n",
      "  main.uut_low.pc_counter.notld = 1\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0000 (0000)\n",
      "\n",
      "Transition system state 2\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 1\n",
      "  main.insn = 36 (00100100)\n",
      "  main.inp = 4'b0000 (0000)\n",
      "  main.pc = 4'b0001 (0001)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b1100 (1100)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0001 (0001)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b1110 (1110)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 1\n",
      "  main.uut_high.insn = 36 (00100100)\n",
      "  main.uut_high.inp = 4'b0000 (0000)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b1100 (1100)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0001 (0001)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 1\n",
      "  main.uut_low.insn = 36 (00100100)\n",
      "  main.uut_low.inp = 4'b0000 (0000)\n",
      "  main.uut_low.A = 4'b1110 (1110)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0001 (0001)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b0100 (0100)\n",
      "  main.uut_low.notload = 4'b1110 (1110)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0100 (0100)\n",
      "  main.uut_low.sel_a = 0\n",
      "  main.uut_low.sel_b = 1\n",
      "  main.uut_low.opa = 4'b0000 (0000)\n",
      "  main.uut_low.opb = 4'b0100 (0100)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b0000 (0000)\n",
      "  main.uut_low.alu.b = 4'b0100 (0100)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b0100 (0100)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0001 (0001)\n",
      "  main.uut_low.mux1.sel = 2'b10 (10)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0001 (0001)\n",
      "  main.uut_low.mux2.b = 4'b0001 (0001)\n",
      "  main.uut_low.mux2.sel = 2'b10 (10)\n",
      "  main.uut_low.mux2.y = 2'b00 (00)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 36 (00100100)\n",
      "  main.uut_low.cmd.l = 4'b1110 (1110)\n",
      "  main.uut_low.cmd.sel_a = 0\n",
      "  main.uut_low.cmd.s3 = 0\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 1\n",
      "  main.uut_low.a_counter.abcd = 4'b0100 (0100)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 1\n",
      "  main.uut_low.a_counter.notld = 0\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b1110 (1110)\n",
      "  main.uut_low.b_counter.abcd = 4'b0100 (0100)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 1\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b0100 (0100)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 1\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b0100 (0100)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 1\n",
      "  main.uut_low.pc_counter.notld = 1\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0001 (0001)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! ebmc /tmp/td4_high.sv /tmp/td4_low.sv /tmp/td4_tb_ebmc.sv --top main --reset \"notreset==0\" --trace --bound 2 --property main.assert.1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "I was suspecting there would be trouble around the carry operation. After looking it over and fixing up some bugs, I wrote a testbench to run through iverilog, which is more readable.\n",
    "\n",
    "The issue is that I don't reset the carry flag enough in my (or chatgpt's) first pass at the high level interpreter. For example, jumps should clear the carry."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 266,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t INSN     INP  |Hi PC      A      B        OUTP |Lo PC      A      B      OUTP\n",
      "0\t 01011111   0000 | 0000    0000    0000    0000  |  0000    0000    0000    0000\n",
      "30000\t 11100000   0000 | 0001    0000    1111    0000  |  0001    0000    1111    0000\n",
      "50000\t 01011111   0000 | 0000    0000    1111    0000  |  0000    0000    1111    0000\n",
      "70000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "90000\t 11110001   0000 | 0010    0000    1110    0000  |  0010    0000    1110    0000\n",
      "110000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "ERROR: /tmp/td4_tb.sv:48: PC mismatch at time 130000\n",
      "       Time: 130000  Scope: tb_td4_cpu\n",
      "130000\t 11110001   0000 | 0010    0000    1110    0000  |  0000    0000    1110    0000\n",
      "150000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "ERROR: /tmp/td4_tb.sv:48: PC mismatch at time 170000\n",
      "       Time: 170000  Scope: tb_td4_cpu\n",
      "170000\t 11110001   0000 | 0010    0000    1110    0000  |  0000    0000    1110    0000\n",
      "190000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "ERROR: /tmp/td4_tb.sv:48: PC mismatch at time 210000\n",
      "       Time: 210000  Scope: tb_td4_cpu\n",
      "210000\t 11110001   0000 | 0010    0000    1110    0000  |  0000    0000    1110    0000\n",
      "230000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "ERROR: /tmp/td4_tb.sv:48: PC mismatch at time 250000\n",
      "       Time: 250000  Scope: tb_td4_cpu\n",
      "250000\t 11110001   0000 | 0010    0000    1110    0000  |  0000    0000    1110    0000\n",
      "270000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "ERROR: /tmp/td4_tb.sv:48: PC mismatch at time 290000\n",
      "       Time: 290000  Scope: tb_td4_cpu\n",
      "290000\t 11110001   0000 | 0010    0000    1110    0000  |  0000    0000    1110    0000\n",
      "310000\t 11100000   0000 | 0001    0000    1110    0000  |  0001    0000    1110    0000\n",
      "/tmp/td4_tb.sv:95: $finish called at 320000 (1ps)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -DPROGJNC -Wall -g2012 -o /tmp/td4 /tmp/td4_high.sv /tmp/td4_low.sv /tmp/td4_tb.sv && vvp /tmp/td4"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "So I can write a fixed up version of the high level interpreter. Really, carrys should happen all over the place. The carry flag is unconditionally updated from the alu. This is not uncommon that the carry flag is clobbered by most operations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 246,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_high2.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_high2.sv\n",
    "`timescale 1ns/1ps\n",
    "module td4_cpu_high (\n",
    "    input clk,\n",
    "    input notreset,\n",
    "    input [7:0] insn, // Program ROM (16 instructions)\n",
    "    input [3:0] inp,            // Input switches\n",
    "    output reg [3:0] outp,      // Output LEDs\n",
    "    output reg [3:0] A,         // Register A\n",
    "    output reg [3:0] B,         // Register B\n",
    "    output reg [3:0] pc        // Program Counter\n",
    ");\n",
    "    reg carry;\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000, MOV_A_B = 4'b0001, IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A = 4'b0100, ADD_B_IM = 4'b0101, IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B = 4'b1001, OUT_IM = 4'b1011, JNC_IM = 4'b1110, JMP_IM = 4'b1111;\n",
    "\n",
    "    \n",
    "\n",
    "\n",
    "\n",
    "    always @(posedge clk or negedge notreset) begin\n",
    "        if (!notreset) begin\n",
    "            A <= 4'b0000;\n",
    "            B <= 4'b0000;\n",
    "            pc <= 4'b0000;\n",
    "            carry <= 1'b0;\n",
    "            outp <= 4'b0000;\n",
    "        end else begin\n",
    "            case (insn[7:4])\n",
    "                ADD_A_IM:  {carry, A} <= A + insn[3:0];  // Add immediate to A\n",
    "                MOV_A_B:   {carry, A} <= B + insn[3:0];            // ACTUALLY add immedate also\n",
    "                IN_A:      {carry, A} <= inp + insn[3:0];                     // Read input to A\n",
    "                MOV_A_IM:  {carry, A} <= insn[3:0];               // Move immediate to A\n",
    "                MOV_B_A:   {carry, B} <= A + insn[3:0];                       // Move A to B\n",
    "                ADD_B_IM:  {carry, B} <= B + insn[3:0];  // Add immediate to B\n",
    "                IN_B:      {carry, B} <= inp + insn[3:0];                     // Read input to B\n",
    "                MOV_B_IM:  {carry, B} <= insn[3:0];               // Move immediate to B\n",
    "                OUT_B:     {carry, outp} <= B + insn[3:0];                    // Output B to LEDs\n",
    "                OUT_IM:    {carry, outp} <= insn[3:0];            // Output immediate to LEDs\n",
    "            endcase\n",
    "\n",
    "            // Control Flow (PC updates)\n",
    "            case (insn[7:4])\n",
    "                JNC_IM:    \n",
    "                    begin \n",
    "                        pc <= (!carry) ? insn[3:0] : pc + 1; // Jump if no carry\n",
    "                        carry <= 1'b0;\n",
    "                    end\n",
    "                JMP_IM:    \n",
    "                    begin\n",
    "                        pc <= insn[3:0];                     // Unconditional jump\n",
    "                        carry <= 1'b0;\n",
    "                    end\n",
    "                default:   pc <= pc + 1;                        // Increment PC normally\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/td4_high2.sv\n",
      "Parsing /tmp/td4_low.sv\n",
      "Parsing /tmp/td4_tb_ebmc.sv\n",
      "Converting\n",
      "Type-checking Verilog::adder_74HC283\n",
      "Type-checking Verilog::command_decoder\n",
      "Type-checking Verilog::counter_74HC161\n",
      "Type-checking Verilog::data_select_74HC153\n",
      "Type-checking Verilog::td4_cpu_high\n",
      "Type-checking Verilog::td4_cpu_low\n",
      "Making td4_cpu_low.A a wire\n",
      "Making td4_cpu_low.B a wire\n",
      "Making td4_cpu_low.outp a wire\n",
      "Making td4_cpu_low.pc a wire\n",
      "Type-checking Verilog::main\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "SAT checker: instance is SATISFIABLE\n",
      "SAT: path found\n",
      "SAT checker inconsistent: instance is UNSATISFIABLE\n",
      "UNSAT: No path found within bound\n",
      "\n",
      "** Results:\n",
      "[main.assert.3] always main.notreset == 0 || main.pc_low == main.pc: \u001b[91mREFUTED\u001b[0m\n",
      "Counterexample:\n",
      "\n",
      "Transition system state 0\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 0\n",
      "  main.insn = 1 (00000001)\n",
      "  main.inp = 4'b0000 (0000)\n",
      "  main.pc = 4'b0000 (0000)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b0000 (0000)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0000 (0000)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b0000 (0000)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 0\n",
      "  main.uut_high.insn = 1 (00000001)\n",
      "  main.uut_high.inp = 4'b0000 (0000)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b0000 (0000)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0000 (0000)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 0\n",
      "  main.uut_low.insn = 1 (00000001)\n",
      "  main.uut_low.inp = 4'b0000 (0000)\n",
      "  main.uut_low.A = 4'b0000 (0000)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0000 (0000)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b0001 (0001)\n",
      "  main.uut_low.notload = 4'b1110 (1110)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0001 (0001)\n",
      "  main.uut_low.sel_a = 0\n",
      "  main.uut_low.sel_b = 0\n",
      "  main.uut_low.opa = 4'b0000 (0000)\n",
      "  main.uut_low.opb = 4'b0001 (0001)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b0000 (0000)\n",
      "  main.uut_low.alu.b = 4'b0001 (0001)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b0001 (0001)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.sel = 2'b00 (00)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.sel = 2'b00 (00)\n",
      "  main.uut_low.mux2.y = 2'b00 (00)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 1 (00000001)\n",
      "  main.uut_low.cmd.l = 4'b1110 (1110)\n",
      "  main.uut_low.cmd.sel_a = 0\n",
      "  main.uut_low.cmd.s3 = 0\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 1\n",
      "  main.uut_low.a_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 0\n",
      "  main.uut_low.a_counter.notld = 0\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 0\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 0\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b0001 (0001)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 0\n",
      "  main.uut_low.pc_counter.notld = 1\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0000 (0000)\n",
      "\n",
      "Transition system state 1\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 1\n",
      "  main.insn = 211 (11010011)\n",
      "  main.inp = 4'b0000 (0000)\n",
      "  main.pc = 4'b0000 (0000)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b0000 (0000)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0000 (0000)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b0000 (0000)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 1\n",
      "  main.uut_high.insn = 211 (11010011)\n",
      "  main.uut_high.inp = 4'b0000 (0000)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b0000 (0000)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0000 (0000)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 1\n",
      "  main.uut_low.insn = 211 (11010011)\n",
      "  main.uut_low.inp = 4'b0000 (0000)\n",
      "  main.uut_low.A = 4'b0000 (0000)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0000 (0000)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b0011 (0011)\n",
      "  main.uut_low.notload = 4'b0111 (0111)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0011 (0011)\n",
      "  main.uut_low.sel_a = 1\n",
      "  main.uut_low.sel_b = 0\n",
      "  main.uut_low.opa = 4'b0000 (0000)\n",
      "  main.uut_low.opb = 4'b0011 (0011)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b0000 (0000)\n",
      "  main.uut_low.alu.b = 4'b0011 (0011)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b0011 (0011)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.sel = 2'b01 (01)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.sel = 2'b01 (01)\n",
      "  main.uut_low.mux2.y = 2'b00 (00)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 211 (11010011)\n",
      "  main.uut_low.cmd.l = 4'b0111 (0111)\n",
      "  main.uut_low.cmd.sel_a = 1\n",
      "  main.uut_low.cmd.s3 = 1\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 0\n",
      "  main.uut_low.a_counter.abcd = 4'b0011 (0011)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 1\n",
      "  main.uut_low.a_counter.notld = 1\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.abcd = 4'b0011 (0011)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 1\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b0011 (0011)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 1\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b0011 (0011)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 1\n",
      "  main.uut_low.pc_counter.notld = 0\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0000 (0000)\n",
      "\n",
      "Transition system state 2\n",
      "----------------------------------------------------\n",
      "  main.clk = 0\n",
      "  main.notreset = 1\n",
      "  main.insn = 32 (00100000)\n",
      "  main.inp = 4'b0000 (0000)\n",
      "  main.pc = 4'b0001 (0001)\n",
      "  main.outp = 4'b0000 (0000)\n",
      "  main.A = 4'b0000 (0000)\n",
      "  main.B = 4'b0000 (0000)\n",
      "  main.pc_low = 4'b0011 (0011)\n",
      "  main.outp_low = 4'b0000 (0000)\n",
      "  main.A_low = 4'b0000 (0000)\n",
      "  main.B_low = 4'b0000 (0000)\n",
      "  main.uut_high.clk = 0\n",
      "  main.uut_high.notreset = 1\n",
      "  main.uut_high.insn = 32 (00100000)\n",
      "  main.uut_high.inp = 4'b0000 (0000)\n",
      "  main.uut_high.outp = 4'b0000 (0000)\n",
      "  main.uut_high.A = 4'b0000 (0000)\n",
      "  main.uut_high.B = 4'b0000 (0000)\n",
      "  main.uut_high.pc = 4'b0001 (0001)\n",
      "  main.uut_high.carry = 0\n",
      "  main.uut_high.ADD_A_IM = 4'b0000 (0000)\n",
      "  main.uut_high.MOV_A_B = 4'b0001 (0001)\n",
      "  main.uut_high.IN_A = 4'b0010 (0010)\n",
      "  main.uut_high.MOV_A_IM = 4'b0011 (0011)\n",
      "  main.uut_high.MOV_B_A = 4'b0100 (0100)\n",
      "  main.uut_high.ADD_B_IM = 4'b0101 (0101)\n",
      "  main.uut_high.IN_B = 4'b0110 (0110)\n",
      "  main.uut_high.MOV_B_IM = 4'b0111 (0111)\n",
      "  main.uut_high.OUT_B = 4'b1001 (1001)\n",
      "  main.uut_high.OUT_IM = 4'b1011 (1011)\n",
      "  main.uut_high.JNC_IM = 4'b1110 (1110)\n",
      "  main.uut_high.JMP_IM = 4'b1111 (1111)\n",
      "  main.uut_low.clk = 0\n",
      "  main.uut_low.notreset = 1\n",
      "  main.uut_low.insn = 32 (00100000)\n",
      "  main.uut_low.inp = 4'b0000 (0000)\n",
      "  main.uut_low.A = 4'b0000 (0000)\n",
      "  main.uut_low.B = 4'b0000 (0000)\n",
      "  main.uut_low.pc = 4'b0011 (0011)\n",
      "  main.uut_low.outp = 4'b0000 (0000)\n",
      "  main.uut_low.alu_out = 4'b0000 (0000)\n",
      "  main.uut_low.notload = 4'b1110 (1110)\n",
      "  main.uut_low.cout = 0\n",
      "  main.uut_low.imm = 4'b0000 (0000)\n",
      "  main.uut_low.sel_a = 0\n",
      "  main.uut_low.sel_b = 1\n",
      "  main.uut_low.opa = 4'b0000 (0000)\n",
      "  main.uut_low.opb = 4'b0000 (0000)\n",
      "  main.uut_low.prev_carry = 0\n",
      "  main.uut_low.alu.a = 4'b0000 (0000)\n",
      "  main.uut_low.alu.b = 4'b0000 (0000)\n",
      "  main.uut_low.alu.cin = 0\n",
      "  main.uut_low.alu.s = 4'b0000 (0000)\n",
      "  main.uut_low.alu.cout = 0\n",
      "  main.uut_low.mux1.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux1.sel = 2'b10 (10)\n",
      "  main.uut_low.mux1.y = 2'b00 (00)\n",
      "  main.uut_low.mux2.a = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.b = 4'b0000 (0000)\n",
      "  main.uut_low.mux2.sel = 2'b10 (10)\n",
      "  main.uut_low.mux2.y = 2'b00 (00)\n",
      "  main.uut_low.cmd.notcarry = 1\n",
      "  main.uut_low.cmd.d = 32 (00100000)\n",
      "  main.uut_low.cmd.l = 4'b1110 (1110)\n",
      "  main.uut_low.cmd.sel_a = 0\n",
      "  main.uut_low.cmd.s3 = 0\n",
      "  main.uut_low.cmd.s6 = 1\n",
      "  main.uut_low.cmd.s12 = 1\n",
      "  main.uut_low.a_counter.abcd = 4'b0000 (0000)\n",
      "  main.uut_low.a_counter.enable = 0\n",
      "  main.uut_low.a_counter.notreset = 1\n",
      "  main.uut_low.a_counter.notld = 0\n",
      "  main.uut_low.a_counter.clk = 0\n",
      "  main.uut_low.a_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.abcd = 4'b0000 (0000)\n",
      "  main.uut_low.b_counter.enable = 0\n",
      "  main.uut_low.b_counter.notreset = 1\n",
      "  main.uut_low.b_counter.notld = 1\n",
      "  main.uut_low.b_counter.clk = 0\n",
      "  main.uut_low.b_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.abcd = 4'b0000 (0000)\n",
      "  main.uut_low.out_counter.enable = 0\n",
      "  main.uut_low.out_counter.notreset = 1\n",
      "  main.uut_low.out_counter.notld = 1\n",
      "  main.uut_low.out_counter.clk = 0\n",
      "  main.uut_low.out_counter.qabcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.abcd = 4'b0000 (0000)\n",
      "  main.uut_low.pc_counter.enable = 1\n",
      "  main.uut_low.pc_counter.notreset = 1\n",
      "  main.uut_low.pc_counter.notld = 1\n",
      "  main.uut_low.pc_counter.clk = 0\n",
      "  main.uut_low.pc_counter.qabcd = 4'b0011 (0011)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! ebmc /tmp/td4_high2.sv /tmp/td4_low.sv /tmp/td4_tb_ebmc.sv --top main --reset \"notreset==0\" --trace --bound 2 --property main.assert.3"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Then at this point I was still receiving errors. I looked at the instruction in the trace and I realized / remembered that there are secret opcodes. There are only 12 named listed opcodes, but 4bits = 16. We can see here that in step 1, it picks opcode `main.insn = 129 (10000001)` which corresponds to opcode `1000`.  There are secret (possibly even useful) opcodes `1010`, `1101`, `1100`, `1000`. This is not at all uncommon on real chips to have undocumented or accidental opcodes.\n",
    "\n",
    "Rather than figuring out what they do from the schematic, I went back an put an assumption into the ebmc testbench to disallow them"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 274,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_tb_ebmc2.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_tb_ebmc2.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module main(\n",
    "    input clk,\n",
    "    input notreset,\n",
    "    input [7:0] insn,\n",
    "    input [3:0] inp);\n",
    "\n",
    "    wire [3:0] pc;\n",
    "    wire [3:0] outp;\n",
    "    wire [3:0] A;\n",
    "    wire [3:0] B;\n",
    "\n",
    "    wire [3:0] pc_low;\n",
    "    wire [3:0] outp_low;\n",
    "    wire [3:0] A_low;\n",
    "    wire [3:0] B_low;\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu_high uut_high (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc),\n",
    "        .A(A),\n",
    "        .B(B),\n",
    "        .outp(outp)\n",
    "    );\n",
    "\n",
    "        td4_cpu_low uut_low (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc_low),\n",
    "        .A(A_low),\n",
    "        .B(B_low),\n",
    "        .outp(outp_low)\n",
    "    );\n",
    "\n",
    "    assert property (notreset == 0 |  A_low == A);\n",
    "    assert property (notreset == 0 | B_low == B);\n",
    "    assert property (notreset == 0 | pc_low == pc);\n",
    "    assert property (notreset == 0 | outp_low == outp);\n",
    "\n",
    "    // 1010, 1101, 1100, 1000\n",
    "    assume property (insn[7:4] != 4'b1000);\n",
    "    assume property (insn[7:4] != 4'b1010);\n",
    "    assume property (insn[7:4] != 4'b1101); \n",
    "    assume property (insn[7:4] != 4'b1100);\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With that, it passes the equivalence check up to a high number of bound"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 276,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/td4_high2.sv\n",
      "Parsing /tmp/td4_low.sv\n",
      "Parsing /tmp/td4_tb_ebmc2.sv\n",
      "Converting\n",
      "Type-checking Verilog::adder_74HC283\n",
      "Type-checking Verilog::command_decoder\n",
      "Type-checking Verilog::counter_74HC161\n",
      "Type-checking Verilog::data_select_74HC153\n",
      "Type-checking Verilog::td4_cpu_high\n",
      "Type-checking Verilog::td4_cpu_low\n",
      "Making td4_cpu_low.A a wire\n",
      "Making td4_cpu_low.B a wire\n",
      "Making td4_cpu_low.outp a wire\n",
      "Making td4_cpu_low.pc a wire\n",
      "Type-checking Verilog::main\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Properties\n",
      "Solving with propositional reduction\n",
      "SAT checker: instance is UNSATISFIABLE\n",
      "UNSAT: No path found within bound\n",
      "\n",
      "** Results:\n",
      "[main.assert.1] always main.notreset == 0 || main.A_low == main.A: \u001b[32mPROVED up to bound 100\u001b[0m\n",
      "[main.assert.2] always main.notreset == 0 || main.B_low == main.B: \u001b[32mPROVED up to bound 100\u001b[0m\n",
      "[main.assert.3] always main.notreset == 0 || main.pc_low == main.pc: \u001b[32mPROVED up to bound 100\u001b[0m\n",
      "[main.assert.4] always main.notreset == 0 || main.outp_low == main.outp: \u001b[32mPROVED up to bound 100\u001b[0m\n",
      "[main.assume.5] always main.insn[7:4] != 4'b1000: \u001b[34mASSUMED\u001b[0m\n",
      "[main.assume.6] always main.insn[7:4] != 4'b1010: \u001b[34mASSUMED\u001b[0m\n",
      "[main.assume.7] always main.insn[7:4] != 4'b1101: \u001b[34mASSUMED\u001b[0m\n",
      "[main.assume.8] always main.insn[7:4] != 4'b1100: \u001b[34mASSUMED\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "! ebmc /tmp/td4_high2.sv /tmp/td4_low.sv /tmp/td4_tb_ebmc2.sv --top main --reset \"notreset==0\" --trace --bound 100"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Bits and Bobbles\n",
    "I could try to use yosys-smtbmc / symbiyosys https://symbiyosys.readthedocs.io/en/latest/reference.html similarly. I kind of like ebmc and haven't found a clean way to run yosys as a simple single command. This is admittedly an odd use case to want to avoid files.\n",
    "\n",
    "There are some odd race conditions in the circuit itself which are solved by finite propagation of signals. I suspect it would be better to have a fetch cycle and then an execute cycle. Timing concerns are a mystery to me.\n",
    "\n",
    "\n",
    "Errors\n",
    "- I had carry logic missing in the high level interpreter\n",
    "- Arguable whether a bug or feature that instructions secretly always add in the immediate\n",
    "- Secret instructions opcode 1010, 1101, 1100, 1000"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/counter.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module counter_74HC161(\n",
    "    input [3:0] abcd,\n",
    "    input notreset,\n",
    "    input ld,\n",
    "    input clk,\n",
    "    output reg [3:0] qabcd\n",
    ");\n",
    "\n",
    "always @(posedge clk or negedge notreset)\n",
    "begin\n",
    "  if (!notreset)\n",
    "    qabcd <= 4'b0000;  // Reset counter\n",
    "  else if (ld)\n",
    "    qabcd <= abcd;     // Load input value\n",
    "  else\n",
    "    qabcd <= qabcd + 1; // Increment counter\n",
    "end\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/counter_tb.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter_tb.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module tb_counter_74HC161;\n",
    "\n",
    "  // Declare testbench signals\n",
    "  reg [3:0] abcd;\n",
    "  reg notreset, ld, clk;\n",
    "  wire [3:0] qabcd;\n",
    "\n",
    "  // Instantiate the counter module\n",
    "  counter_74HC161 uut (\n",
    "      .abcd(abcd),\n",
    "      .notreset(notreset),\n",
    "      .ld(ld),\n",
    "      .clk(clk),\n",
    "      .qabcd(qabcd)\n",
    "  );\n",
    "\n",
    "  // Generate clock signal\n",
    "  always #5 clk <= ~clk; // Toggle clock every 5 ns (10 ns period, 100 MHz)\n",
    "\n",
    "  initial begin\n",
    "    // Console header\n",
    "    $display(\"Time\\t clk notreset ld abcd qabcd\");\n",
    "    $display(\"-----------------------------------\");\n",
    "    \n",
    "    // Monitor changes and print signals\n",
    "    $monitor(\"%0t\\t %b    %b       %b  %b    %b\", \n",
    "             $time, clk, notreset, ld, abcd, qabcd);\n",
    "\n",
    "    // Initialize signals\n",
    "    clk = 0;\n",
    "    notreset = 0; \n",
    "    ld = 0;\n",
    "    abcd = 4'b1010;\n",
    "\n",
    "    // Apply reset\n",
    "    #10 notreset = 1; // Release reset\n",
    "    #10 ld = 1;       // Load value into counter\n",
    "    #10 ld = 0;       // Start counting\n",
    "\n",
    "    // Let the counter increment for a while\n",
    "    #60 $finish; // End simulation\n",
    "  end\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t clk notreset ld abcd qabcd\n",
      "-----------------------------------\n",
      "0\t 0    0       0  1010    0000\n",
      "5000\t 1    0       0  1010    0000\n",
      "10000\t 0    1       0  1010    0000\n",
      "15000\t 1    1       0  1010    0001\n",
      "20000\t 0    1       1  1010    0001\n",
      "25000\t 1    1       1  1010    1010\n",
      "30000\t 0    1       0  1010    1010\n",
      "35000\t 1    1       0  1010    1011\n",
      "40000\t 0    1       0  1010    1011\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "45000\t 1    1       0  1010    1100\n",
      "50000\t 0    1       0  1010    1100\n",
      "55000\t 1    1       0  1010    1101\n",
      "60000\t 0    1       0  1010    1101\n",
      "65000\t 1    1       0  1010    1110\n",
      "70000\t 0    1       0  1010    1110\n",
      "75000\t 1    1       0  1010    1111\n",
      "80000\t 0    1       0  1010    1111\n",
      "85000\t 1    1       0  1010    0000\n",
      "/tmp/counter_tb.sv:44: $finish called at 90000 (1ps)\n",
      "90000\t 0    1       0  1010    0000\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "iverilog -Wall -g2012 -o /tmp/tb_counter.vvp /tmp/counter_tb.sv /tmp/counter.sv\n",
    "vvp /tmp/tb_counter.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "- V e r i l a t i o n   R e p o r t: Verilator 5.027 devel rev v5.026-18-ga6d438d11\n",
      "- Verilator: Built from 0.013 MB sources in 2 modules, into 0.009 MB in 4 C++ files needing 0.000 MB\n",
      "- Verilator: Walltime 0.003 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.406 MB\n"
     ]
    }
   ],
   "source": [
    "! verilator --lint-only /tmp/counter.sv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "%Warning-DECLFILENAME: /tmp/counter.sv:4:8: Filename 'counter' does not match MODULE name: 'counter_74HC161'\n",
      "    4 | module counter_74HC161(\n",
      "      |        ^~~~~~~~~~~~~~~\n",
      "                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.027\n",
      "                       ... Use \"/* verilator lint_off DECLFILENAME */\" and lint_on around source to disable this message.\n",
      "%Warning-DECLFILENAME: /tmp/counter_tb.sv:4:8: Filename 'counter_tb' does not match MODULE name: 'tb_counter_74HC161'\n",
      "    4 | module tb_counter_74HC161;\n",
      "      |        ^~~~~~~~~~~~~~~~~~\n",
      "%Error: Exiting due to 2 warning(s)\n"
     ]
    }
   ],
   "source": [
    "! verilator -Wall --binary --top-module tb_counter_74HC161 --sv /tmp/counter.sv /tmp/counter_tb.sv &&  obj_dir/Vtb_counter_74HC161 && rm -rf obj_dir/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Adder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module counter_74HC161(\n",
    "    input [3:0] abcd,\n",
    "    input enable,\n",
    "    input notreset,\n",
    "    input notld,\n",
    "    input clk,\n",
    "    output reg [3:0] qabcd\n",
    ");\n",
    "\n",
    "always @(posedge clk or negedge notreset)\n",
    "begin\n",
    "  if (!notreset)\n",
    "    qabcd <= 4'b0000;  // Reset counter\n",
    "  else if (!notld)\n",
    "    qabcd <= abcd;     // Load input value\n",
    "  else if (enable)\n",
    "    qabcd <= qabcd + 1;  // Increment counter\n",
    "  else\n",
    "    qabcd <= qabcd;     // Hold counter \n",
    "end\n",
    "\n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder_74HC283(\n",
    "    input [3:0] a,\n",
    "    input [3:0] b,\n",
    "    input cin,\n",
    "    output [3:0] s,\n",
    "    output cout\n",
    ");\n",
    "\n",
    "    assign {cout, s} = a + b + cin;\n",
    "\n",
    "endmodule\n",
    "\n",
    "\n",
    "module data_select_74HC153(\n",
    "    input [3:0] a,\n",
    "    input [3:0] b,\n",
    "    input [1:0] sel,\n",
    "    output [1:0] y\n",
    ");\n",
    "\n",
    "    assign y[0] = a[sel];\n",
    "    assign y[1] = b[sel];\n",
    "    \n",
    "endmodule\n",
    "\n",
    "module address_decode_74HC154(\n",
    "    input [3:0] a,\n",
    "    output [15:0] y\n",
    ");\n",
    "\n",
    "    assign y = 1 << a;\n",
    "\n",
    "endmodule\n",
    "\n",
    "module command_decoder(\n",
    "    input carry,\n",
    "    input [7:0] d,\n",
    "    output [3:0] l,\n",
    "    output sel_a\n",
    ");\n",
    "\n",
    "    // It is unlikely I got this right.\n",
    "    wire s3 =  d[4] | d[7];\n",
    "    wire s6 = d[4] | carry;\n",
    "    wire s12 = !d[6];\n",
    "    assign l[0] = d[7] | d[6];\n",
    "    assign l[1] = s12 | d[7];\n",
    "    assign l[2] = !(d[7] & s12);\n",
    "    assign l[3] = !(s6 & d[7] & d[6]);\n",
    "    assign sel_a = s3;\n",
    "endmodule\n",
    "\n",
    "module td4_cpu(\n",
    "    input clk,\n",
    "    input notreset,   // reset signal\n",
    "    input [7:0] insn, // instruction\n",
    "    input [3:0] inp,  // input switches\n",
    "    output reg [3:0] A,\n",
    "    output reg [3:0] B,\n",
    "    output reg [3:0] pc,\n",
    "    output reg [3:0] outp\n",
    ");\n",
    "\n",
    "    wire [3:0] alu_out;\n",
    "    wire [3:0] notload;\n",
    "    wire cout;\n",
    "    wire [3:0] imm; // immediate data\n",
    "    wire sel_a;\n",
    "    wire sel_b = insn[5];\n",
    "\n",
    "    wire [3:0] opa;\n",
    "    wire [3:0] opb = insn[3:0];\n",
    "\n",
    "    //always @(posedge clk) begin\n",
    "    //$display(\"alu_out %b   notload %b  opa %b opb %b\",\n",
    "    //         alu_out, notload, opa, opb);\n",
    "    //end\n",
    "\n",
    "\n",
    "    assign imm = insn[3:0];\n",
    "\n",
    "    adder_74HC283 alu(\n",
    "        .a(opa),\n",
    "        .b(opb),\n",
    "        .cin(1'b0),\n",
    "        .s(alu_out),\n",
    "        .cout(cout)\n",
    "    );\n",
    "\n",
    "    data_select_74HC153 mux1(\n",
    "        .a({1'b0, inp[0], B[0], A[0]}),\n",
    "        .b({1'b0, inp[1], B[1], A[1]}),\n",
    "        .sel({sel_b, sel_a}),\n",
    "        .y(opa[1:0])\n",
    "    );\n",
    "\n",
    "    data_select_74HC153 mux2(\n",
    "        .a({1'b0, inp[2], B[2], A[2]}),\n",
    "        .b({1'b0, inp[3], B[3], A[3]}),\n",
    "        .sel({sel_b, sel_a}),\n",
    "        .y(opa[3:2])\n",
    "    );\n",
    "\n",
    "    reg prev_carry;\n",
    "\n",
    "    always @(posedge clk or negedge notreset)\n",
    "    begin\n",
    "        if (!notreset)\n",
    "            prev_carry <= 1'b0;\n",
    "        else\n",
    "            prev_carry <= cout;\n",
    "    end\n",
    "\n",
    "    command_decoder cmd(\n",
    "        .carry(prev_carry),\n",
    "        .d(insn),\n",
    "        .l(notload),\n",
    "        .sel_a(sel_a)\n",
    "    );\n",
    "\n",
    "\n",
    "    counter_74HC161 a_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[0]),\n",
    "        .clk(clk),\n",
    "        .qabcd(A)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 b_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[1]),\n",
    "        .clk(clk),\n",
    "        .qabcd(B)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 out_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b0),\n",
    "        .notld(notload[2]),\n",
    "        .clk(clk),\n",
    "        .qabcd(outp)\n",
    "    );\n",
    "\n",
    "    counter_74HC161 pc_counter(\n",
    "        .abcd(alu_out),\n",
    "        .notreset(notreset),\n",
    "        .enable(1'b1),\n",
    "        .notld(notload[3]),\n",
    "        .clk(clk),\n",
    "        .qabcd(pc)\n",
    "    );\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 96,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t PC     A      B      OUTP     INSN      INP\n",
      "0\t 0000   0000   0000    0000    00000000    0000\n",
      "alu_out xxxx   notload 1110 \n",
      "Loading immediate value into register A\n",
      "20000\t 0000   0000   0000    0000    00111011    0000\n",
      "alu_out xxxx   notload 1110 \n",
      "30000\t 0001   xxxx   0000    0000    00111011    0000\n",
      "Test complete.\n",
      "/tmp/td4_tb.sv:68: $finish called at 40000 (1ps)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -Wall -g2012 -o /tmp/td4.vvp /tmp/td4_tb.sv /tmp/td4.sv && vvp /tmp/td4.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 111,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_tb.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_tb.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module tb_td4_cpu;\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    reg clk;\n",
    "    reg notreset;\n",
    "    reg [7:0] insn;\n",
    "    reg [3:0] inp;\n",
    "    wire [3:0] pc;\n",
    "    wire [3:0] outp;\n",
    "    wire [3:0] A;\n",
    "    wire [3:0] B;\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu uut (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc),\n",
    "        .A(A),\n",
    "        .B(B),\n",
    "        .outp(outp)\n",
    "    );\n",
    "\n",
    "    always #10 clk = ~clk;\n",
    "\n",
    "    initial begin\n",
    "        $display(\"Time\\t PC     A      B      OUTP     INSN      INP\");\n",
    "        $monitor(\"%0t\\t %b   %b   %b    %b    %b    %b\", $time, pc, A, B, outp, insn, inp);\n",
    "\n",
    "        // Initialize signals\n",
    "        clk = 0;\n",
    "        notreset = 0;  // Apply reset\n",
    "        insn = 8'b00000000; // No-op\n",
    "        inp = 4'b0000;\n",
    "\n",
    "        #20 notreset = 1;  // Release reset\n",
    "\n",
    "        $display(\"Loading immediate value into register A\");\n",
    "        insn = {MOV_A_IM, 4'b1011};\n",
    "        #20;\n",
    "        assert(A === 4'b1011);\n",
    "\n",
    "        $display(\"Loading immediate value into register B\");\n",
    "        insn = {MOV_B_IM, 4'b1010};\n",
    "        #20;\n",
    "        assert(B === 4'b1010);\n",
    "\n",
    "        $display(\"A = A + 1\");\n",
    "        insn = {ADD_A_IM , 4'b0001}; // ADD A = A + B\n",
    "        #20;\n",
    "        assert(A === 4'b1011 + 4'b0001);\n",
    "\n",
    "        #20\n",
    "        assert(A == 4'b1011 + 4'b0010);\n",
    "\n",
    "        $display(\"JMP 0010\");\n",
    "        insn = {JMP_IM, 4'b0010};\n",
    "        #10;\n",
    "        #10;\n",
    "        assert(pc === 4'b0010);\n",
    "\n",
    "        $display(\"out B\");\n",
    "        insn = {OUT_B, 4'b0000};\n",
    "        #20;\n",
    "        assert(outp === B);\n",
    "\n",
    "\n",
    "        /*\n",
    "        $display(\"Loading immediate value into register B\");\n",
    "        insn = 8'b00011010; // Load B with 0b1010\n",
    "        #20;\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "        $display(\"Outputting the result\");\n",
    "        insn = 8'b01000000; // Move A to OUT\n",
    "        #20;\n",
    "\n",
    "        // Increment PC\n",
    "        insn = 8'b01100000; // INC PC\n",
    "        #20;\n",
    "        */\n",
    "        $display(\"Test complete.\");\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 92,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t PC     A      B      OUTP     INSN      INP\n",
      "0\t 0000   0000   0000    0000    00000000    0000\n",
      "Loading immediate value into register A\n",
      "20000\t 0000   0000   0000    0000    00111011    0000\n",
      "30000\t 0001   xxxx   0000    0000    00111011    0000\n",
      "Test complete.\n",
      "/tmp/td4_tb.sv:68: $finish called at 40000 (1ps)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -Wall -g2012 -o /tmp/td4.vvp /tmp/td4_tb.sv /tmp/td4.sv && vvp /tmp/td4.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 118,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_tb.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4_tb.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module tb_td4_cpu;\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    reg clk;\n",
    "    reg notreset;\n",
    "    reg [7:0] insn;\n",
    "    reg [7:0] prog [0:15];\n",
    "    reg [3:0] inp;\n",
    "    wire [3:0] pc;\n",
    "    wire [3:0] outp;\n",
    "    wire [3:0] A;\n",
    "    wire [3:0] B;\n",
    "\n",
    "    assign insn = prog[pc];\n",
    "\n",
    "    initial begin\n",
    "        prog[0] = {ADD_B_IM, 4'b0001}; // ADD B 1\n",
    "        prog[1] = {OUT_B, 4'b0000};    // OUT B\n",
    "        prog[2] = {JMP_IM, 4'b0000};   // JMP 0\n",
    "    end\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu uut (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc),\n",
    "        .A(A),\n",
    "        .B(B),\n",
    "        .outp(outp)\n",
    "    );\n",
    "\n",
    "    always #10 clk = ~clk;\n",
    "\n",
    "    initial begin\n",
    "        $display(\"Time\\t PC     A      B      OUTP     INSN      INP\");\n",
    "        $monitor(\"%0t\\t %b   %b   %b    %b    %b    %b\", $time, pc, A, B, outp, insn, inp);\n",
    "\n",
    "        \n",
    "\n",
    "        clk = 0;\n",
    "        notreset = 0;  // Apply reset\n",
    "        inp = 4'b0000;\n",
    "\n",
    "        #20 notreset = 1;  // Release reset\n",
    "\n",
    "        #200 $finish;\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 119,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time\t PC     A      B      OUTP     INSN      INP\n",
      "0\t 0000   0000   0000    0000    01010001    0000\n",
      "30000\t 0001   0000   0001    0000    10010000    0000\n",
      "50000\t 0010   0000   0001    0001    11110000    0000\n",
      "70000\t 0000   0000   0001    0001    01010001    0000\n",
      "90000\t 0001   0000   0010    0001    10010000    0000\n",
      "110000\t 0010   0000   0010    0010    11110000    0000\n",
      "130000\t 0000   0000   0010    0010    01010001    0000\n",
      "150000\t 0001   0000   0011    0010    10010000    0000\n",
      "170000\t 0010   0000   0011    0011    11110000    0000\n",
      "190000\t 0000   0000   0011    0011    01010001    0000\n",
      "210000\t 0001   0000   0100    0011    10010000    0000\n",
      "/tmp/td4_tb.sv:55: $finish called at 220000 (1ps)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -Wall -g2012 -o /tmp/td4.vvp /tmp/td4_tb.sv /tmp/td4.sv && vvp /tmp/td4.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 128,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4_high.sv\n"
     ]
    }
   ],
   "source": [
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 126,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/td4_high.sv:1: warning: timescale for td4_cpu inherited from another file.\n",
      "/tmp/td4_tb.sv:2: ...: The inherited timescale is here.\n",
      "/tmp/td4_high.sv:27: error: Could not find variable ``a'' in ``tb_td4_cpu.uut''\n",
      "/tmp/td4_high.sv:27: error: Unable to bind wire/reg/memory `a' in `tb_td4_cpu.uut'\n",
      "2 error(s) during elaboration.\n"
     ]
    }
   ],
   "source": [
    "! iverilog -Wall -g2012 -o /tmp/td4.vvp /tmp/td4_tb.sv /tmp/td4_high.sv && vvp /tmp/td4.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/compare_tb.sv\n",
    "\n",
    "module compare_tb;\n",
    "\n",
    "reg insn;\n",
    "\n",
    "\n",
    "    reg clk;\n",
    "    reg notreset;\n",
    "    reg [7:0] insn;\n",
    "\n",
    "    reg [3:0] inp1, inp2;\n",
    "    wire [3:0] pc1, pc2;\n",
    "    wire [3:0] outp1, outp2;\n",
    "    wire [3:0] A1, A1;\n",
    "    wire [3:0] B1, A1;\n",
    "\n",
    "    // Instantiate the TD4 CPU\n",
    "    td4_cpu uut (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp1),\n",
    "        .pc(pc1),\n",
    "        .A(A1),\n",
    "        .B(B1),\n",
    "        .outp(outp1)\n",
    "    );\n",
    "\n",
    "    td4_cpu_high uut (\n",
    "        .clk(clk),\n",
    "        .notreset(notreset),\n",
    "        .insn(insn),\n",
    "        .inp(inp),\n",
    "        .pc(pc2),\n",
    "        .A(A2),\n",
    "        .B(B2),\n",
    "        .outp(outp2)\n",
    "    );\n",
    "\n",
    "    initial begin\n",
    "    \n",
    "    end\n",
    "\n",
    "\n",
    "endmodule\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Problems I had:\n",
    "\n",
    "1. The schematic was wrong in the decoder logic\n",
    "2. least and most signifcant bit confusion\n",
    "3. I forgot to wire the immediate into the adder\n",
    "4. notload and notreset vs load and reset"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Using EBMC\n",
    "\n",
    "\n",
    "\n",
    "https://www.cprover.org/ebmc/\n",
    "\n",
    "Download here and install\n",
    "https://github.com/diffblue/hw-cbmc/releases\n",
    "Oh a wasm build, that's nice\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/counter.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.sv\n",
    "\n",
    "module main(input clk, x, y);\n",
    "\n",
    "  reg [1:0] cnt1;\n",
    "  reg z;\n",
    "\n",
    "  initial cnt1=0;\n",
    "  initial z=0;\n",
    "\n",
    "  always @(posedge clk) cnt1=cnt1+1;\n",
    "\n",
    "  always @(posedge clk)\n",
    "    casex (cnt1)\n",
    "      2'b00:;\n",
    "      2'b01:;\n",
    "      2'b1?: z=1;\n",
    "    endcase\n",
    "\n",
    "  p1: assert property (@(posedge clk) (z==0));\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/counter.sv\n",
      "Converting\n",
      "Type-checking Verilog::main\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "SAT checker: instance is SATISFIABLE\n",
      "SAT: path found\n",
      "SAT checker inconsistent: instance is UNSATISFIABLE\n",
      "UNSAT: No path found within bound\n",
      "\n",
      "** Results:\n",
      "[main.p1] always main.z == 0: \u001b[91mREFUTED\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "! ebmc --top main --bound 3 /tmp/counter.sv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog  -sv /tmp/counter.sv; prep -top main; write_smt2 -wires -mem -bv /tmp/counter.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.sv\n",
      "Parsing SystemVerilog input from `/tmp/counter.sv' to AST representation.\n",
      "/tmp/counter.sv:19: ERROR: syntax error, unexpected '@'\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"read_verilog  -sv /tmp/counter.sv; prep -top main; write_smt2 -wires -mem -bv /tmp/counter.smt2\" && yosys-smtbmc -s z3 /tmp/main.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/add.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/add.v\n",
    "// https://www.cprover.org/ebmc/manual/tutorial/\n",
    "module my_add(input a, b, output [1:0] y);\n",
    "\n",
    "  assign y[0]=a^b;\n",
    "  assign y[1]=a&b;\n",
    "\n",
    "endmodule\n",
    "\n",
    "module main(input a, b);\n",
    "\n",
    "  wire [1:0] result;\n",
    "\n",
    "  my_add adder(a, b, result);\n",
    "\n",
    "  assert final (2'(a)+b==result);\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/add.v\n",
      "file /tmp/add.v line 15: syntax error before 'final'\n"
     ]
    }
   ],
   "source": [
    "! ebmc --top main /tmp/add.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bits and Bobbles\n",
    "\n",
    "https://www.youtube.com/watch?v=H3tsP9tjYdY&ab_channel=FOSSiFoundation Introduction to Formal Verification with Symbiotic EDA Open Source Tools\n",
    "https://www.youtube.com/watch?v=cxPLuzOMm8g&ab_channel=PsychogenicTechnologies  The Hidden Power of Formal Methods in Hardware Design: Crash Course"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Add(lhs=2, rhs=4)"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from collections import namedtuple\n",
    "class TaggedUnion():\n",
    "    def __init__(self, name, cases):\n",
    "        self.name = name\n",
    "        self.constructors = []\n",
    "        for name, args in cases:\n",
    "            cons = namedtuple(name, args)\n",
    "            self.constructors.append(cons)\n",
    "            setattr(self, name, lambda self, *args, **kwargs: cons(*args, **kwargs))\n",
    "            setattr(self, \"is_\" + name, lambda x: isinstance(x, cons))\n",
    "            for fname in args:\n",
    "                setattr(self, fname, lambda x: getattr(x, fname))\n",
    "    def num_constructors(self):\n",
    "        return len(self.constructors)\n",
    "    def constructor(self, idx):\n",
    "        return self.constructors[idx]\n",
    "    \n",
    "\n",
    "AExpr = TaggedUnion(\"AExpr\", [\n",
    "    (\"Int\", [\"value\"]),\n",
    "    (\"Add\", [\"lhs\", \"rhs\"]),\n",
    "])\n",
    "            \n",
    "\n",
    "\n",
    "AExpr.Int(1,2,4)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from collections import namedtuple\n",
    "from enum import Enum\n",
    "\n",
    "Op = Enum(\"Op\", \"ADD MOV IN OUT JNC JMP\")\n",
    "Op = Enum(\"Op\", \"ADD_A ADD_B MOV_AB MOV_BA IN_A IN_B OUT_B OUT JNC JMP\")\n",
    "Insn = namedtuple(\"Insn\", \"op im\")\n",
    "State = namedtuple(\"State\", \"a, b, out, pc, c, inp, program\")\n",
    "def step(state):\n",
    "    a, b, out, pc, c, inp, program = state \n",
    "    insn = program[pc]\n",
    "    im = insn.im\n",
    "    match insn.op:\n",
    "        case Op.ADD_A:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            a_tmp = a+im_int\n",
    "            return State(a_tmp%16, b, out, (pc+1)%16, a_tmp>=16, inp, program)\n",
    "        case Op.MOV_A_B:\n",
    "            return State._replace(pc = (pc+1)%16, )(b, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"IN\", \"A\", None:\n",
    "            return State(inp, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"A\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(im_int, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"B\", \"A\":\n",
    "            return State(a, a, out, (pc+1)%16, False, inp, program)\n",
    "        case \"ADD\", \"B\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            b_tmp = b+im_int\n",
    "            return State(a, b_tmp%16, out, (pc+1)%16, b_tmp>=16, inp, program)\n",
    "        case \"IN\", \"B\", None:\n",
    "            return State(a, inp, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"B\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, im_int, out, (pc+1)%16, False, inp, program)\n",
    "        case \"OUT\", \"B\", None:\n",
    "            print(b)\n",
    "            return State(a, b, b, (pc+1)%16, False, inp, program)\n",
    "        case \"OUT\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            print(im_int)\n",
    "            return State(a, b, im_int, (pc+1)%16, False, inp, program)\n",
    "        case \"JNC\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, b, out, im_int if not c else (pc+1)%16, False, inp, program)\n",
    "        case \"JMP\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, b, out, im_int, False, inp, program)\n",
    "        case _:\n",
    "            raise Exception(\"Unrecognized command\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bits and Bobbles\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/td4.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4.v\n",
    "module TD4 (\n",
    "    input clk,\n",
    "    input rst,\n",
    "    input [7:0] dip_switch [16],\n",
    "    input [3:0] in_dip_switch,\n",
    "    output reg [3:0] out_led,\n",
    "    output reg [3:0] A,       // Added output for register A\n",
    "    output reg [3:0] B,       // Added output for register B\n",
    "    output reg [3:0] PC,      // Added output for program counter\n",
    "    output reg carry          // Added output for carry flag\n",
    ");\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    // Main CPU cycle\n",
    "    always @(posedge clk or posedge rst) begin\n",
    "        if (rst) {A, B, PC, carry, out_led} <= 0;\n",
    "        else begin\n",
    "            // Data\n",
    "            case (dip_switch[PC][7:4])\n",
    "                ADD_A_IM:  {carry, A} <= A + dip_switch[PC][3:0];\n",
    "                MOV_A_B:   A <= B;\n",
    "                IN_A, MOV_A_IM:  A <= dip_switch;\n",
    "                MOV_B_A:   B <= A;\n",
    "                ADD_B_IM:  {carry, B} <= B + dip_switch[PC][3:0];\n",
    "                IN_B, MOV_B_IM:  B <= dip_switch[PC][3:0];\n",
    "                OUT_B:     out_led <= B;\n",
    "                OUT_IM:    out_led <= dip_switch;\n",
    "            endcase\n",
    "            // Control\n",
    "            case (dip_switch[PC][7:4])\n",
    "                JNC_IM:    PC <= !carry ? dip_switch : PC + 1;\n",
    "                JMP_IM:    PC <= dip_switch;\n",
    "                default:   PC <= PC + 1;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/tb.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/tb.v\n",
    "module td4_tb;\n",
    "    reg clk, rst;\n",
    "    reg [3:0] dip_switch;\n",
    "    wire [3:0] out_led;\n",
    "    wire [3:0] A, B, PC;\n",
    "    wire carry;\n",
    "\n",
    "    // Instantiate the TD4 CPU with new outputs for A, B, PC, and carry\n",
    "    TD4 td4 (\n",
    "        .clk(clk), .rst(rst), .dip_switch(dip_switch),\n",
    "        .out_led(out_led), .A(A), .B(B), .PC(PC), .carry(carry)\n",
    "    );\n",
    "\n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;  // 10ns period (100MHz)\n",
    "\n",
    "    initial begin\n",
    "        // Initialize signals\n",
    "        clk = 0;\n",
    "        rst = 1;\n",
    "        dip_switch = 4'b0000;\n",
    "\n",
    "        // Release reset after some delay\n",
    "        #20 rst = 0;\n",
    "\n",
    "        // Test a simple sequence of instructions\n",
    "        #10 dip_switch = 4'b0000;  // ADD A, Im\n",
    "        #10 dip_switch = 4'b0001;  // MOV A, B\n",
    "        #10 dip_switch = 4'b1001;  // OUT B\n",
    "        #10 dip_switch = 4'b1111;  // JMP 0\n",
    "        #10 dip_switch = 4'b0000;  // Set dip_switch to zero for testing\n",
    "\n",
    "        // Run simulation for some cycles\n",
    "        #1000 $finish;\n",
    "    end\n",
    "\n",
    "    // Monitor outputs\n",
    "    initial begin\n",
    "        $monitor(\"Time=%0t | clk=%b | rst=%b | dip_switch=%b | out_led=%b | A=%b | B=%b | PC=%b | carry=%b\", \n",
    "                 $time, clk, rst, dip_switch, out_led, A, B, PC, carry);\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/td4.v:4: warning: Use of SystemVerilog [size] dimension. Use at least -g2005-sv to remove this warning.\n",
      "/tmp/td4.v:26: error: Array dip_switch needs an array index here.\n",
      "/tmp/td4.v:26: error: Array dip_switch needs an array index here.\n",
      "/tmp/td4.v:31: error: Array dip_switch needs an array index here.\n",
      "/tmp/td4.v:35: error: Array dip_switch needs an array index here.\n",
      "/tmp/td4.v:36: error: Array dip_switch needs an array index here.\n",
      "/tmp/td4.v:4: error: Ports cannot be unpacked arrays. Try enabling SystemVerilog support.\n",
      "6 error(s) during elaboration.\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/tb /tmp/td4.v /tmp/tb.v && vvp /tmp/tb"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
