Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter/Q_reg[3]/Q
    (Clocked by sysclk R)
Endpoint: state_holder/Q_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 969.1
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.9)
Data arrival time: 251.7
Slack: 717.4
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4    36,   72                       
counter/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0      4    38,   38  /PD_TOP        (1.10)
counter/Q_reg[3]/CK->Q   DFF_X1*                 rr    146.0    146.0    146.0      0.0      0.0      2.4     30.9      7    38,   38  /PD_TOP        (1.10)
priority_encoder/i_0_3/B2->ZN
                         OAI22_X4                rf    168.8     22.8     22.8      0.0     15.3      0.9      3.3      1    34,   34  /PD_TOP        (1.10)
priority_encoder/i_0_0/C1->ZN
                         AOI221_X2               fr    216.9     48.1     48.1      0.0     10.5      0.8      3.0      1    34,   34  /PD_TOP        (1.10)
state_holder/i_0_1/A2->ZN
                         AND2_X4                 rr    251.7     34.8     34.8      0.0     43.7      0.7      1.8      1    34,   34  /PD_TOP        (1.10)
state_holder/Q_reg[0]/D  DFF_X1                   r    251.7      0.0               0.0      6.5                             34,   34  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: temperature[0]
    (Clocked by rtDefaultClock R)
Endpoint: state_holder/Q_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 969.1
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.9)
Data arrival time: 292.2
Slack: 676.9
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
temperature[0]           {set_input_delay}        f     10.0     10.0     10.0                        4.6      6.8      1    36,    0                       
priority_encoder/i_0_18/A3->ZN
                         OR3_X4                  ff     78.7     68.7     68.3      0.4      1.0      0.8      3.2      1    34,   34  /PD_TOP        (1.10)
priority_encoder/i_0_17/C1->ZN
                         AOI211_X2               fr    129.2     50.5     50.5      0.0     11.5      1.4      5.6      2    34,   34  /PD_TOP        (1.10)
priority_encoder/i_0_5/A1->ZN
                         AND2_X4                 rr    171.9     42.7     42.7      0.0     48.2      1.4      9.7      2    34,   34  /PD_TOP        (1.10)
priority_encoder/i_0_1/A1->ZN
                         NOR2_X4                 rf    180.1      8.2      8.2      0.0     10.6      0.8      3.2      1    34,   34  /PD_TOP        (1.10)
priority_encoder/i_0_0/B2->ZN
                         AOI221_X2               fr    257.4     77.3     77.3      0.0      5.3      0.8      3.0      1    34,   34  /PD_TOP        (1.10)
state_holder/i_0_1/A2->ZN
                         AND2_X4                 rr    292.2     34.8     34.8      0.0     43.7      0.7      1.8      1    34,   34  /PD_TOP        (1.10)
state_holder/Q_reg[0]/D  DFF_X1                   r    292.2      0.0               0.0      6.5                             34,   34  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_holder/Q_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: alarm_buzzer
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 900.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 100.0)
Data arrival time: 210.5
Slack: 689.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4    36,   72                       
state_holder/Q_reg[0]/CK->Q
                         DFF_X1*                 rr    150.0    150.0    150.0      0.0      0.0      2.1     37.9      4    34,   34  /PD_TOP        (1.10)
output_decoder/i_0_6/A->ZN
                         INV_X8                  rf    160.1     10.1     10.1      0.0     15.3      2.8     14.8      4    34,   34  /PD_TOP        (1.10)
output_decoder/i_0_3/A3->ZN
                         NOR3_X4                 fr    210.1     50.0     49.9      0.1      4.6      4.5      4.5      1    34,   34  /PD_TOP        (1.10)
alarm_buzzer                                      r    210.5      0.4               0.4     27.9                              0,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
