digraph "0_qemu_691a02e2ce0c413236a78dee6f2651c937b09fb0" {
"1000322" [label="(MethodReturn,static void)"];
"1000110" [label="(MethodParameterIn,VAPICROMState *s)"];
"1000444" [label="(MethodParameterOut,VAPICROMState *s)"];
"1000111" [label="(MethodParameterIn,X86CPU *cpu)"];
"1000445" [label="(MethodParameterOut,X86CPU *cpu)"];
"1000112" [label="(MethodParameterIn,target_ulong ip)"];
"1000446" [label="(MethodParameterOut,target_ulong ip)"];
"1000141" [label="(Call,current_flags = 0)"];
"1000142" [label="(Identifier,current_flags)"];
"1000143" [label="(Literal,0)"];
"1000147" [label="(Literal,1)"];
"1000148" [label="(Block,)"];
"1000144" [label="(ControlStructure,if (smp_cpus == 1))"];
"1000145" [label="(Call,smp_cpus == 1)"];
"1000146" [label="(Identifier,smp_cpus)"];
"1000151" [label="(Call,&s->rom_state.up)"];
"1000152" [label="(Call,s->rom_state.up)"];
"1000153" [label="(Call,s->rom_state)"];
"1000154" [label="(Identifier,s)"];
"1000155" [label="(FieldIdentifier,rom_state)"];
"1000156" [label="(FieldIdentifier,up)"];
"1000149" [label="(Call,handlers = &s->rom_state.up)"];
"1000150" [label="(Identifier,handlers)"];
"1000158" [label="(Block,)"];
"1000157" [label="(ControlStructure,else)"];
"1000161" [label="(Call,&s->rom_state.mp)"];
"1000162" [label="(Call,s->rom_state.mp)"];
"1000163" [label="(Call,s->rom_state)"];
"1000164" [label="(Identifier,s)"];
"1000165" [label="(FieldIdentifier,rom_state)"];
"1000166" [label="(FieldIdentifier,mp)"];
"1000159" [label="(Call,handlers = &s->rom_state.mp)"];
"1000160" [label="(Identifier,handlers)"];
"1000170" [label="(Block,)"];
"1000167" [label="(ControlStructure,if (!kvm_enabled()))"];
"1000168" [label="(Call,!kvm_enabled())"];
"1000169" [label="(Call,kvm_enabled())"];
"1000172" [label="(Identifier,env)"];
"1000173" [label="(Call,&current_pc)"];
"1000174" [label="(Identifier,current_pc)"];
"1000175" [label="(Call,&current_cs_base)"];
"1000176" [label="(Identifier,current_cs_base)"];
"1000171" [label="(Call,cpu_get_tb_cpu_state(env, &current_pc, &current_cs_base,\n                             &current_flags))"];
"1000113" [label="(Block,)"];
"1000177" [label="(Call,&current_flags)"];
"1000178" [label="(Identifier,current_flags)"];
"1000179" [label="(Call,pause_all_vcpus())"];
"1000181" [label="(Identifier,cs)"];
"1000182" [label="(Identifier,ip)"];
"1000183" [label="(Identifier,opcode)"];
"1000180" [label="(Call,cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0))"];
"1000184" [label="(Call,sizeof(opcode))"];
"1000185" [label="(Identifier,opcode)"];
"1000186" [label="(Literal,0)"];
"1000188" [label="(Call,opcode[0])"];
"1000189" [label="(Identifier,opcode)"];
"1000190" [label="(Literal,0)"];
"1000191" [label="(Block,)"];
"1000187" [label="(ControlStructure,switch (opcode[0]))"];
"1000192" [label="(JumpTarget,case 0x89:)"];
"1000194" [label="(Identifier,cpu)"];
"1000195" [label="(Identifier,ip)"];
"1000196" [label="(Call,0x50 + modrm_reg(opcode[1]))"];
"1000197" [label="(Literal,0x50)"];
"1000198" [label="(Call,modrm_reg(opcode[1]))"];
"1000199" [label="(Call,opcode[1])"];
"1000200" [label="(Identifier,opcode)"];
"1000201" [label="(Literal,1)"];
"1000193" [label="(Call,patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1])))"];
"1000115" [label="(Call,*cs = CPU(cpu))"];
"1000116" [label="(Identifier,cs)"];
"1000117" [label="(Call,CPU(cpu))"];
"1000118" [label="(Identifier,cpu)"];
"1000203" [label="(Identifier,s)"];
"1000204" [label="(Identifier,cpu)"];
"1000205" [label="(Call,ip + 1)"];
"1000206" [label="(Identifier,ip)"];
"1000207" [label="(Literal,1)"];
"1000208" [label="(Call,handlers->set_tpr)"];
"1000209" [label="(Identifier,handlers)"];
"1000210" [label="(FieldIdentifier,set_tpr)"];
"1000202" [label="(Call,patch_call(s, cpu, ip + 1, handlers->set_tpr))"];
"1000211" [label="(ControlStructure,break;)"];
"1000212" [label="(JumpTarget,case 0x8b:)"];
"1000214" [label="(Identifier,cpu)"];
"1000215" [label="(Identifier,ip)"];
"1000216" [label="(Literal,0x90)"];
"1000213" [label="(Call,patch_byte(cpu, ip, 0x90))"];
"1000218" [label="(Identifier,s)"];
"1000219" [label="(Identifier,cpu)"];
"1000220" [label="(Call,ip + 1)"];
"1000221" [label="(Identifier,ip)"];
"1000222" [label="(Literal,1)"];
"1000223" [label="(Call,handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000224" [label="(Call,handlers->get_tpr)"];
"1000225" [label="(Identifier,handlers)"];
"1000226" [label="(FieldIdentifier,get_tpr)"];
"1000227" [label="(Call,modrm_reg(opcode[1]))"];
"1000228" [label="(Call,opcode[1])"];
"1000229" [label="(Identifier,opcode)"];
"1000230" [label="(Literal,1)"];
"1000217" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])]))"];
"1000231" [label="(ControlStructure,break;)"];
"1000232" [label="(JumpTarget,case 0xa1:)"];
"1000234" [label="(Identifier,s)"];
"1000235" [label="(Identifier,cpu)"];
"1000236" [label="(Identifier,ip)"];
"1000237" [label="(Call,handlers->get_tpr[0])"];
"1000238" [label="(Call,handlers->get_tpr)"];
"1000239" [label="(Identifier,handlers)"];
"1000240" [label="(FieldIdentifier,get_tpr)"];
"1000241" [label="(Literal,0)"];
"1000233" [label="(Call,patch_call(s, cpu, ip, handlers->get_tpr[0]))"];
"1000242" [label="(ControlStructure,break;)"];
"1000243" [label="(JumpTarget,case 0xa3:)"];
"1000120" [label="(Call,*env = &cpu->env)"];
"1000121" [label="(Identifier,env)"];
"1000122" [label="(Call,&cpu->env)"];
"1000123" [label="(Call,cpu->env)"];
"1000124" [label="(Identifier,cpu)"];
"1000125" [label="(FieldIdentifier,env)"];
"1000245" [label="(Identifier,s)"];
"1000246" [label="(Identifier,cpu)"];
"1000247" [label="(Identifier,ip)"];
"1000248" [label="(Call,handlers->set_tpr_eax)"];
"1000249" [label="(Identifier,handlers)"];
"1000250" [label="(FieldIdentifier,set_tpr_eax)"];
"1000244" [label="(Call,patch_call(s, cpu, ip, handlers->set_tpr_eax))"];
"1000251" [label="(ControlStructure,break;)"];
"1000252" [label="(JumpTarget,case 0xc7:)"];
"1000254" [label="(Identifier,cpu)"];
"1000255" [label="(Identifier,ip)"];
"1000256" [label="(Literal,0x68)"];
"1000253" [label="(Call,patch_byte(cpu, ip, 0x68))"];
"1000258" [label="(Identifier,cs)"];
"1000259" [label="(Call,ip + 6)"];
"1000260" [label="(Identifier,ip)"];
"1000261" [label="(Literal,6)"];
"1000262" [label="(Call,(void *)&imm32)"];
"1000264" [label="(Call,&imm32)"];
"1000265" [label="(Identifier,imm32)"];
"1000266" [label="(Call,sizeof(imm32))"];
"1000267" [label="(Identifier,imm32)"];
"1000268" [label="(Literal,0)"];
"1000257" [label="(Call,cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0))"];
"1000270" [label="(Identifier,cs)"];
"1000271" [label="(Call,ip + 1)"];
"1000272" [label="(Identifier,ip)"];
"1000273" [label="(Literal,1)"];
"1000274" [label="(Call,(void *)&imm32)"];
"1000276" [label="(Call,&imm32)"];
"1000277" [label="(Identifier,imm32)"];
"1000278" [label="(Call,sizeof(imm32))"];
"1000279" [label="(Identifier,imm32)"];
"1000280" [label="(Literal,1)"];
"1000269" [label="(Call,cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1))"];
"1000282" [label="(Identifier,s)"];
"1000283" [label="(Identifier,cpu)"];
"1000284" [label="(Call,ip + 5)"];
"1000285" [label="(Identifier,ip)"];
"1000286" [label="(Literal,5)"];
"1000287" [label="(Call,handlers->set_tpr)"];
"1000288" [label="(Identifier,handlers)"];
"1000289" [label="(FieldIdentifier,set_tpr)"];
"1000281" [label="(Call,patch_call(s, cpu, ip + 5, handlers->set_tpr))"];
"1000290" [label="(ControlStructure,break;)"];
"1000291" [label="(JumpTarget,case 0xff:)"];
"1000293" [label="(Identifier,cpu)"];
"1000294" [label="(Identifier,ip)"];
"1000295" [label="(Literal,0x50)"];
"1000292" [label="(Call,patch_byte(cpu, ip, 0x50))"];
"1000297" [label="(Identifier,s)"];
"1000298" [label="(Identifier,cpu)"];
"1000299" [label="(Call,ip + 1)"];
"1000300" [label="(Identifier,ip)"];
"1000301" [label="(Literal,1)"];
"1000302" [label="(Call,handlers->get_tpr_stack)"];
"1000303" [label="(Identifier,handlers)"];
"1000304" [label="(FieldIdentifier,get_tpr_stack)"];
"1000296" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr_stack))"];
"1000305" [label="(ControlStructure,break;)"];
"1000306" [label="(JumpTarget,default:)"];
"1000307" [label="(Call,abort())"];
"1000308" [label="(Call,resume_all_vcpus())"];
"1000312" [label="(Block,)"];
"1000309" [label="(ControlStructure,if (!kvm_enabled()))"];
"1000310" [label="(Call,!kvm_enabled())"];
"1000311" [label="(Call,kvm_enabled())"];
"1000314" [label="(Identifier,cs)"];
"1000315" [label="(Identifier,current_pc)"];
"1000316" [label="(Identifier,current_cs_base)"];
"1000317" [label="(Identifier,current_flags)"];
"1000318" [label="(Literal,1)"];
"1000313" [label="(Call,tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1))"];
"1000320" [label="(Identifier,cs)"];
"1000321" [label="(Identifier,NULL)"];
"1000319" [label="(Call,cpu_resume_from_signal(cs, NULL))"];
"1000129" [label="(Call,imm32 = 0)"];
"1000130" [label="(Identifier,imm32)"];
"1000131" [label="(Literal,0)"];
"1000133" [label="(Call,current_pc = 0)"];
"1000134" [label="(Identifier,current_pc)"];
"1000135" [label="(Literal,0)"];
"1000137" [label="(Call,current_cs_base = 0)"];
"1000138" [label="(Identifier,current_cs_base)"];
"1000139" [label="(Literal,0)"];
"1000322" -> "1000109"  [label="AST: "];
"1000322" -> "1000319"  [label="CFG: "];
"1000322" -> "1000310"  [label="CFG: "];
"1000179" -> "1000322"  [label="DDG: pause_all_vcpus()"];
"1000180" -> "1000322"  [label="DDG: cs"];
"1000180" -> "1000322"  [label="DDG: ip"];
"1000180" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0)"];
"1000180" -> "1000322"  [label="DDG: opcode"];
"1000296" -> "1000322"  [label="DDG: s"];
"1000296" -> "1000322"  [label="DDG: cpu"];
"1000296" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr_stack)"];
"1000296" -> "1000322"  [label="DDG: ip + 1"];
"1000296" -> "1000322"  [label="DDG: handlers->get_tpr_stack"];
"1000198" -> "1000322"  [label="DDG: opcode[1]"];
"1000257" -> "1000322"  [label="DDG: ip + 6"];
"1000257" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0)"];
"1000244" -> "1000322"  [label="DDG: handlers->set_tpr_eax"];
"1000244" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->set_tpr_eax)"];
"1000244" -> "1000322"  [label="DDG: s"];
"1000244" -> "1000322"  [label="DDG: cpu"];
"1000244" -> "1000322"  [label="DDG: ip"];
"1000310" -> "1000322"  [label="DDG: !kvm_enabled()"];
"1000310" -> "1000322"  [label="DDG: kvm_enabled()"];
"1000115" -> "1000322"  [label="DDG: CPU(cpu)"];
"1000129" -> "1000322"  [label="DDG: imm32"];
"1000171" -> "1000322"  [label="DDG: env"];
"1000171" -> "1000322"  [label="DDG: &current_pc"];
"1000171" -> "1000322"  [label="DDG: cpu_get_tb_cpu_state(env, &current_pc, &current_cs_base,\n                             &current_flags)"];
"1000171" -> "1000322"  [label="DDG: &current_flags"];
"1000171" -> "1000322"  [label="DDG: &current_cs_base"];
"1000141" -> "1000322"  [label="DDG: current_flags"];
"1000220" -> "1000322"  [label="DDG: ip"];
"1000292" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50)"];
"1000217" -> "1000322"  [label="DDG: handlers->get_tpr[modrm_reg(opcode[1])]"];
"1000217" -> "1000322"  [label="DDG: cpu"];
"1000217" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000217" -> "1000322"  [label="DDG: s"];
"1000217" -> "1000322"  [label="DDG: ip + 1"];
"1000233" -> "1000322"  [label="DDG: handlers->get_tpr[0]"];
"1000233" -> "1000322"  [label="DDG: ip"];
"1000233" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->get_tpr[0])"];
"1000233" -> "1000322"  [label="DDG: cpu"];
"1000233" -> "1000322"  [label="DDG: s"];
"1000284" -> "1000322"  [label="DDG: ip"];
"1000313" -> "1000322"  [label="DDG: current_pc"];
"1000313" -> "1000322"  [label="DDG: current_cs_base"];
"1000313" -> "1000322"  [label="DDG: tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1)"];
"1000313" -> "1000322"  [label="DDG: current_flags"];
"1000281" -> "1000322"  [label="DDG: s"];
"1000281" -> "1000322"  [label="DDG: ip + 5"];
"1000281" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000281" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 5, handlers->set_tpr)"];
"1000281" -> "1000322"  [label="DDG: cpu"];
"1000149" -> "1000322"  [label="DDG: &s->rom_state.up"];
"1000149" -> "1000322"  [label="DDG: handlers"];
"1000253" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x68)"];
"1000159" -> "1000322"  [label="DDG: handlers"];
"1000159" -> "1000322"  [label="DDG: &s->rom_state.mp"];
"1000227" -> "1000322"  [label="DDG: opcode[1]"];
"1000319" -> "1000322"  [label="DDG: cpu_resume_from_signal(cs, NULL)"];
"1000319" -> "1000322"  [label="DDG: NULL"];
"1000319" -> "1000322"  [label="DDG: cs"];
"1000205" -> "1000322"  [label="DDG: ip"];
"1000307" -> "1000322"  [label="DDG: abort()"];
"1000269" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1)"];
"1000269" -> "1000322"  [label="DDG: (void *)&imm32"];
"1000269" -> "1000322"  [label="DDG: cs"];
"1000269" -> "1000322"  [label="DDG: ip + 1"];
"1000133" -> "1000322"  [label="DDG: current_pc"];
"1000120" -> "1000322"  [label="DDG: env"];
"1000120" -> "1000322"  [label="DDG: &cpu->env"];
"1000202" -> "1000322"  [label="DDG: s"];
"1000202" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000202" -> "1000322"  [label="DDG: ip + 1"];
"1000202" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->set_tpr)"];
"1000202" -> "1000322"  [label="DDG: cpu"];
"1000117" -> "1000322"  [label="DDG: cpu"];
"1000274" -> "1000322"  [label="DDG: &imm32"];
"1000299" -> "1000322"  [label="DDG: ip"];
"1000112" -> "1000322"  [label="DDG: ip"];
"1000213" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x90)"];
"1000193" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1]))"];
"1000193" -> "1000322"  [label="DDG: 0x50 + modrm_reg(opcode[1])"];
"1000110" -> "1000322"  [label="DDG: s"];
"1000145" -> "1000322"  [label="DDG: smp_cpus == 1"];
"1000145" -> "1000322"  [label="DDG: smp_cpus"];
"1000137" -> "1000322"  [label="DDG: current_cs_base"];
"1000308" -> "1000322"  [label="DDG: resume_all_vcpus()"];
"1000278" -> "1000322"  [label="DDG: imm32"];
"1000111" -> "1000322"  [label="DDG: cpu"];
"1000196" -> "1000322"  [label="DDG: modrm_reg(opcode[1])"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000322"  [label="DDG: s"];
"1000110" -> "1000202"  [label="DDG: s"];
"1000110" -> "1000217"  [label="DDG: s"];
"1000110" -> "1000233"  [label="DDG: s"];
"1000110" -> "1000244"  [label="DDG: s"];
"1000110" -> "1000281"  [label="DDG: s"];
"1000110" -> "1000296"  [label="DDG: s"];
"1000444" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000322"  [label="DDG: cpu"];
"1000111" -> "1000117"  [label="DDG: cpu"];
"1000111" -> "1000193"  [label="DDG: cpu"];
"1000111" -> "1000202"  [label="DDG: cpu"];
"1000111" -> "1000213"  [label="DDG: cpu"];
"1000111" -> "1000217"  [label="DDG: cpu"];
"1000111" -> "1000233"  [label="DDG: cpu"];
"1000111" -> "1000244"  [label="DDG: cpu"];
"1000111" -> "1000253"  [label="DDG: cpu"];
"1000111" -> "1000281"  [label="DDG: cpu"];
"1000111" -> "1000292"  [label="DDG: cpu"];
"1000111" -> "1000296"  [label="DDG: cpu"];
"1000445" -> "1000109"  [label="AST: "];
"1000112" -> "1000109"  [label="AST: "];
"1000112" -> "1000322"  [label="DDG: ip"];
"1000112" -> "1000180"  [label="DDG: ip"];
"1000112" -> "1000193"  [label="DDG: ip"];
"1000112" -> "1000202"  [label="DDG: ip"];
"1000112" -> "1000205"  [label="DDG: ip"];
"1000112" -> "1000213"  [label="DDG: ip"];
"1000112" -> "1000217"  [label="DDG: ip"];
"1000112" -> "1000220"  [label="DDG: ip"];
"1000112" -> "1000233"  [label="DDG: ip"];
"1000112" -> "1000244"  [label="DDG: ip"];
"1000112" -> "1000253"  [label="DDG: ip"];
"1000112" -> "1000257"  [label="DDG: ip"];
"1000112" -> "1000259"  [label="DDG: ip"];
"1000112" -> "1000269"  [label="DDG: ip"];
"1000112" -> "1000271"  [label="DDG: ip"];
"1000112" -> "1000281"  [label="DDG: ip"];
"1000112" -> "1000284"  [label="DDG: ip"];
"1000112" -> "1000292"  [label="DDG: ip"];
"1000112" -> "1000296"  [label="DDG: ip"];
"1000112" -> "1000299"  [label="DDG: ip"];
"1000446" -> "1000109"  [label="AST: "];
"1000141" -> "1000113"  [label="AST: "];
"1000141" -> "1000143"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000143" -> "1000141"  [label="AST: "];
"1000146" -> "1000141"  [label="CFG: "];
"1000141" -> "1000322"  [label="DDG: current_flags"];
"1000141" -> "1000313"  [label="DDG: current_flags"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000137"  [label="CFG: "];
"1000143" -> "1000142"  [label="CFG: "];
"1000143" -> "1000141"  [label="AST: "];
"1000143" -> "1000142"  [label="CFG: "];
"1000141" -> "1000143"  [label="CFG: "];
"1000147" -> "1000145"  [label="AST: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000148" -> "1000144"  [label="AST: "];
"1000149" -> "1000148"  [label="AST: "];
"1000144" -> "1000113"  [label="AST: "];
"1000145" -> "1000144"  [label="AST: "];
"1000148" -> "1000144"  [label="AST: "];
"1000157" -> "1000144"  [label="AST: "];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000147" -> "1000145"  [label="AST: "];
"1000150" -> "1000145"  [label="CFG: "];
"1000160" -> "1000145"  [label="CFG: "];
"1000145" -> "1000322"  [label="DDG: smp_cpus == 1"];
"1000145" -> "1000322"  [label="DDG: smp_cpus"];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000141"  [label="CFG: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000156" -> "1000152"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000155" -> "1000153"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000150"  [label="CFG: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000155" -> "1000153"  [label="AST: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000156" -> "1000152"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000169" -> "1000149"  [label="CFG: "];
"1000149" -> "1000322"  [label="DDG: &s->rom_state.up"];
"1000149" -> "1000322"  [label="DDG: handlers"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000145"  [label="CFG: "];
"1000154" -> "1000150"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000157" -> "1000144"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000166"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000166" -> "1000162"  [label="AST: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000166" -> "1000163"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000164" -> "1000160"  [label="CFG: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000165" -> "1000163"  [label="AST: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000166" -> "1000162"  [label="AST: "];
"1000166" -> "1000163"  [label="CFG: "];
"1000162" -> "1000166"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000169" -> "1000159"  [label="CFG: "];
"1000159" -> "1000322"  [label="DDG: handlers"];
"1000159" -> "1000322"  [label="DDG: &s->rom_state.mp"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000145"  [label="CFG: "];
"1000164" -> "1000160"  [label="CFG: "];
"1000170" -> "1000167"  [label="AST: "];
"1000171" -> "1000170"  [label="AST: "];
"1000167" -> "1000113"  [label="AST: "];
"1000168" -> "1000167"  [label="AST: "];
"1000170" -> "1000167"  [label="AST: "];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000169"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000172" -> "1000168"  [label="CFG: "];
"1000179" -> "1000168"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000149"  [label="CFG: "];
"1000169" -> "1000159"  [label="CFG: "];
"1000168" -> "1000169"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000172" -> "1000168"  [label="CFG: "];
"1000174" -> "1000172"  [label="CFG: "];
"1000173" -> "1000171"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000176" -> "1000173"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000172"  [label="CFG: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000175" -> "1000171"  [label="AST: "];
"1000175" -> "1000176"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000178" -> "1000175"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000173"  [label="CFG: "];
"1000175" -> "1000176"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000177"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000173" -> "1000171"  [label="AST: "];
"1000175" -> "1000171"  [label="AST: "];
"1000177" -> "1000171"  [label="AST: "];
"1000179" -> "1000171"  [label="CFG: "];
"1000171" -> "1000322"  [label="DDG: env"];
"1000171" -> "1000322"  [label="DDG: &current_pc"];
"1000171" -> "1000322"  [label="DDG: cpu_get_tb_cpu_state(env, &current_pc, &current_cs_base,\n                             &current_flags)"];
"1000171" -> "1000322"  [label="DDG: &current_flags"];
"1000171" -> "1000322"  [label="DDG: &current_cs_base"];
"1000120" -> "1000171"  [label="DDG: env"];
"1000113" -> "1000109"  [label="AST: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000119" -> "1000113"  [label="AST: "];
"1000120" -> "1000113"  [label="AST: "];
"1000126" -> "1000113"  [label="AST: "];
"1000127" -> "1000113"  [label="AST: "];
"1000128" -> "1000113"  [label="AST: "];
"1000129" -> "1000113"  [label="AST: "];
"1000132" -> "1000113"  [label="AST: "];
"1000133" -> "1000113"  [label="AST: "];
"1000136" -> "1000113"  [label="AST: "];
"1000137" -> "1000113"  [label="AST: "];
"1000140" -> "1000113"  [label="AST: "];
"1000141" -> "1000113"  [label="AST: "];
"1000144" -> "1000113"  [label="AST: "];
"1000167" -> "1000113"  [label="AST: "];
"1000179" -> "1000113"  [label="AST: "];
"1000180" -> "1000113"  [label="AST: "];
"1000187" -> "1000113"  [label="AST: "];
"1000308" -> "1000113"  [label="AST: "];
"1000309" -> "1000113"  [label="AST: "];
"1000177" -> "1000171"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000171" -> "1000177"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000175"  [label="CFG: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000179" -> "1000113"  [label="AST: "];
"1000179" -> "1000171"  [label="CFG: "];
"1000179" -> "1000168"  [label="CFG: "];
"1000181" -> "1000179"  [label="CFG: "];
"1000179" -> "1000322"  [label="DDG: pause_all_vcpus()"];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000179"  [label="CFG: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000182" -> "1000180"  [label="AST: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000183" -> "1000182"  [label="CFG: "];
"1000183" -> "1000180"  [label="AST: "];
"1000183" -> "1000182"  [label="CFG: "];
"1000185" -> "1000183"  [label="CFG: "];
"1000180" -> "1000113"  [label="AST: "];
"1000180" -> "1000186"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000183" -> "1000180"  [label="AST: "];
"1000184" -> "1000180"  [label="AST: "];
"1000186" -> "1000180"  [label="AST: "];
"1000189" -> "1000180"  [label="CFG: "];
"1000180" -> "1000322"  [label="DDG: cs"];
"1000180" -> "1000322"  [label="DDG: ip"];
"1000180" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0)"];
"1000180" -> "1000322"  [label="DDG: opcode"];
"1000115" -> "1000180"  [label="DDG: cs"];
"1000112" -> "1000180"  [label="DDG: ip"];
"1000180" -> "1000193"  [label="DDG: ip"];
"1000180" -> "1000198"  [label="DDG: opcode"];
"1000180" -> "1000213"  [label="DDG: ip"];
"1000180" -> "1000227"  [label="DDG: opcode"];
"1000180" -> "1000233"  [label="DDG: ip"];
"1000180" -> "1000244"  [label="DDG: ip"];
"1000180" -> "1000253"  [label="DDG: ip"];
"1000180" -> "1000257"  [label="DDG: cs"];
"1000180" -> "1000292"  [label="DDG: ip"];
"1000180" -> "1000313"  [label="DDG: cs"];
"1000184" -> "1000180"  [label="AST: "];
"1000184" -> "1000185"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000186" -> "1000184"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000183"  [label="CFG: "];
"1000184" -> "1000185"  [label="CFG: "];
"1000186" -> "1000180"  [label="AST: "];
"1000186" -> "1000184"  [label="CFG: "];
"1000180" -> "1000186"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000192" -> "1000188"  [label="CFG: "];
"1000212" -> "1000188"  [label="CFG: "];
"1000232" -> "1000188"  [label="CFG: "];
"1000243" -> "1000188"  [label="CFG: "];
"1000252" -> "1000188"  [label="CFG: "];
"1000291" -> "1000188"  [label="CFG: "];
"1000306" -> "1000188"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000180"  [label="CFG: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000191" -> "1000187"  [label="AST: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000202" -> "1000191"  [label="AST: "];
"1000211" -> "1000191"  [label="AST: "];
"1000212" -> "1000191"  [label="AST: "];
"1000213" -> "1000191"  [label="AST: "];
"1000217" -> "1000191"  [label="AST: "];
"1000231" -> "1000191"  [label="AST: "];
"1000232" -> "1000191"  [label="AST: "];
"1000233" -> "1000191"  [label="AST: "];
"1000242" -> "1000191"  [label="AST: "];
"1000243" -> "1000191"  [label="AST: "];
"1000244" -> "1000191"  [label="AST: "];
"1000251" -> "1000191"  [label="AST: "];
"1000252" -> "1000191"  [label="AST: "];
"1000253" -> "1000191"  [label="AST: "];
"1000257" -> "1000191"  [label="AST: "];
"1000269" -> "1000191"  [label="AST: "];
"1000281" -> "1000191"  [label="AST: "];
"1000290" -> "1000191"  [label="AST: "];
"1000291" -> "1000191"  [label="AST: "];
"1000292" -> "1000191"  [label="AST: "];
"1000296" -> "1000191"  [label="AST: "];
"1000305" -> "1000191"  [label="AST: "];
"1000306" -> "1000191"  [label="AST: "];
"1000307" -> "1000191"  [label="AST: "];
"1000187" -> "1000113"  [label="AST: "];
"1000188" -> "1000187"  [label="AST: "];
"1000191" -> "1000187"  [label="AST: "];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000188"  [label="CFG: "];
"1000194" -> "1000192"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000192"  [label="CFG: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000195" -> "1000193"  [label="AST: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000197" -> "1000195"  [label="CFG: "];
"1000196" -> "1000193"  [label="AST: "];
"1000196" -> "1000198"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000193" -> "1000196"  [label="CFG: "];
"1000196" -> "1000322"  [label="DDG: modrm_reg(opcode[1])"];
"1000198" -> "1000196"  [label="DDG: opcode[1]"];
"1000197" -> "1000196"  [label="AST: "];
"1000197" -> "1000195"  [label="CFG: "];
"1000200" -> "1000197"  [label="CFG: "];
"1000198" -> "1000196"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000196" -> "1000198"  [label="CFG: "];
"1000198" -> "1000322"  [label="DDG: opcode[1]"];
"1000198" -> "1000193"  [label="DDG: opcode[1]"];
"1000198" -> "1000196"  [label="DDG: opcode[1]"];
"1000180" -> "1000198"  [label="DDG: opcode"];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000201"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000201" -> "1000199"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000197"  [label="CFG: "];
"1000201" -> "1000200"  [label="CFG: "];
"1000201" -> "1000199"  [label="AST: "];
"1000201" -> "1000200"  [label="CFG: "];
"1000199" -> "1000201"  [label="CFG: "];
"1000193" -> "1000191"  [label="AST: "];
"1000193" -> "1000196"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000196" -> "1000193"  [label="AST: "];
"1000203" -> "1000193"  [label="CFG: "];
"1000193" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1]))"];
"1000193" -> "1000322"  [label="DDG: 0x50 + modrm_reg(opcode[1])"];
"1000117" -> "1000193"  [label="DDG: cpu"];
"1000111" -> "1000193"  [label="DDG: cpu"];
"1000180" -> "1000193"  [label="DDG: ip"];
"1000112" -> "1000193"  [label="DDG: ip"];
"1000198" -> "1000193"  [label="DDG: opcode[1]"];
"1000193" -> "1000202"  [label="DDG: cpu"];
"1000193" -> "1000202"  [label="DDG: ip"];
"1000193" -> "1000205"  [label="DDG: ip"];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000121" -> "1000115"  [label="CFG: "];
"1000115" -> "1000322"  [label="DDG: CPU(cpu)"];
"1000117" -> "1000115"  [label="DDG: cpu"];
"1000115" -> "1000180"  [label="DDG: cs"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000109"  [label="CFG: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000322"  [label="DDG: cpu"];
"1000117" -> "1000115"  [label="DDG: cpu"];
"1000111" -> "1000117"  [label="DDG: cpu"];
"1000117" -> "1000193"  [label="DDG: cpu"];
"1000117" -> "1000213"  [label="DDG: cpu"];
"1000117" -> "1000233"  [label="DDG: cpu"];
"1000117" -> "1000244"  [label="DDG: cpu"];
"1000117" -> "1000253"  [label="DDG: cpu"];
"1000117" -> "1000292"  [label="DDG: cpu"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000203" -> "1000193"  [label="CFG: "];
"1000204" -> "1000203"  [label="CFG: "];
"1000204" -> "1000202"  [label="AST: "];
"1000204" -> "1000203"  [label="CFG: "];
"1000206" -> "1000204"  [label="CFG: "];
"1000205" -> "1000202"  [label="AST: "];
"1000205" -> "1000207"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000207" -> "1000205"  [label="AST: "];
"1000209" -> "1000205"  [label="CFG: "];
"1000205" -> "1000322"  [label="DDG: ip"];
"1000193" -> "1000205"  [label="DDG: ip"];
"1000112" -> "1000205"  [label="DDG: ip"];
"1000206" -> "1000205"  [label="AST: "];
"1000206" -> "1000204"  [label="CFG: "];
"1000207" -> "1000206"  [label="CFG: "];
"1000207" -> "1000205"  [label="AST: "];
"1000207" -> "1000206"  [label="CFG: "];
"1000205" -> "1000207"  [label="CFG: "];
"1000208" -> "1000202"  [label="AST: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000210" -> "1000208"  [label="AST: "];
"1000202" -> "1000208"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000205"  [label="CFG: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000210" -> "1000208"  [label="AST: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000202" -> "1000191"  [label="AST: "];
"1000202" -> "1000208"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000205" -> "1000202"  [label="AST: "];
"1000208" -> "1000202"  [label="AST: "];
"1000211" -> "1000202"  [label="CFG: "];
"1000202" -> "1000322"  [label="DDG: s"];
"1000202" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000202" -> "1000322"  [label="DDG: ip + 1"];
"1000202" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->set_tpr)"];
"1000202" -> "1000322"  [label="DDG: cpu"];
"1000110" -> "1000202"  [label="DDG: s"];
"1000193" -> "1000202"  [label="DDG: cpu"];
"1000193" -> "1000202"  [label="DDG: ip"];
"1000111" -> "1000202"  [label="DDG: cpu"];
"1000112" -> "1000202"  [label="DDG: ip"];
"1000211" -> "1000191"  [label="AST: "];
"1000211" -> "1000202"  [label="CFG: "];
"1000308" -> "1000211"  [label="CFG: "];
"1000212" -> "1000191"  [label="AST: "];
"1000212" -> "1000188"  [label="CFG: "];
"1000214" -> "1000212"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000214" -> "1000212"  [label="CFG: "];
"1000215" -> "1000214"  [label="CFG: "];
"1000215" -> "1000213"  [label="AST: "];
"1000215" -> "1000214"  [label="CFG: "];
"1000216" -> "1000215"  [label="CFG: "];
"1000216" -> "1000213"  [label="AST: "];
"1000216" -> "1000215"  [label="CFG: "];
"1000213" -> "1000216"  [label="CFG: "];
"1000213" -> "1000191"  [label="AST: "];
"1000213" -> "1000216"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000215" -> "1000213"  [label="AST: "];
"1000216" -> "1000213"  [label="AST: "];
"1000218" -> "1000213"  [label="CFG: "];
"1000213" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x90)"];
"1000117" -> "1000213"  [label="DDG: cpu"];
"1000111" -> "1000213"  [label="DDG: cpu"];
"1000180" -> "1000213"  [label="DDG: ip"];
"1000112" -> "1000213"  [label="DDG: ip"];
"1000213" -> "1000217"  [label="DDG: cpu"];
"1000213" -> "1000217"  [label="DDG: ip"];
"1000213" -> "1000220"  [label="DDG: ip"];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000213"  [label="CFG: "];
"1000219" -> "1000218"  [label="CFG: "];
"1000219" -> "1000217"  [label="AST: "];
"1000219" -> "1000218"  [label="CFG: "];
"1000221" -> "1000219"  [label="CFG: "];
"1000220" -> "1000217"  [label="AST: "];
"1000220" -> "1000222"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000222" -> "1000220"  [label="AST: "];
"1000225" -> "1000220"  [label="CFG: "];
"1000220" -> "1000322"  [label="DDG: ip"];
"1000213" -> "1000220"  [label="DDG: ip"];
"1000112" -> "1000220"  [label="DDG: ip"];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000219"  [label="CFG: "];
"1000222" -> "1000221"  [label="CFG: "];
"1000222" -> "1000220"  [label="AST: "];
"1000222" -> "1000221"  [label="CFG: "];
"1000220" -> "1000222"  [label="CFG: "];
"1000223" -> "1000217"  [label="AST: "];
"1000223" -> "1000227"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000227" -> "1000223"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000226" -> "1000224"  [label="AST: "];
"1000229" -> "1000224"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000225" -> "1000220"  [label="CFG: "];
"1000226" -> "1000225"  [label="CFG: "];
"1000226" -> "1000224"  [label="AST: "];
"1000226" -> "1000225"  [label="CFG: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000227" -> "1000223"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000223" -> "1000227"  [label="CFG: "];
"1000227" -> "1000322"  [label="DDG: opcode[1]"];
"1000180" -> "1000227"  [label="DDG: opcode"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000230" -> "1000228"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000229" -> "1000224"  [label="CFG: "];
"1000230" -> "1000229"  [label="CFG: "];
"1000230" -> "1000228"  [label="AST: "];
"1000230" -> "1000229"  [label="CFG: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000217" -> "1000191"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000220" -> "1000217"  [label="AST: "];
"1000223" -> "1000217"  [label="AST: "];
"1000231" -> "1000217"  [label="CFG: "];
"1000217" -> "1000322"  [label="DDG: handlers->get_tpr[modrm_reg(opcode[1])]"];
"1000217" -> "1000322"  [label="DDG: cpu"];
"1000217" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000217" -> "1000322"  [label="DDG: s"];
"1000217" -> "1000322"  [label="DDG: ip + 1"];
"1000110" -> "1000217"  [label="DDG: s"];
"1000213" -> "1000217"  [label="DDG: cpu"];
"1000213" -> "1000217"  [label="DDG: ip"];
"1000111" -> "1000217"  [label="DDG: cpu"];
"1000112" -> "1000217"  [label="DDG: ip"];
"1000231" -> "1000191"  [label="AST: "];
"1000231" -> "1000217"  [label="CFG: "];
"1000308" -> "1000231"  [label="CFG: "];
"1000232" -> "1000191"  [label="AST: "];
"1000232" -> "1000188"  [label="CFG: "];
"1000234" -> "1000232"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000234" -> "1000232"  [label="CFG: "];
"1000235" -> "1000234"  [label="CFG: "];
"1000235" -> "1000233"  [label="AST: "];
"1000235" -> "1000234"  [label="CFG: "];
"1000236" -> "1000235"  [label="CFG: "];
"1000236" -> "1000233"  [label="AST: "];
"1000236" -> "1000235"  [label="CFG: "];
"1000239" -> "1000236"  [label="CFG: "];
"1000237" -> "1000233"  [label="AST: "];
"1000237" -> "1000241"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000241" -> "1000237"  [label="AST: "];
"1000233" -> "1000237"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000238" -> "1000240"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000240" -> "1000238"  [label="AST: "];
"1000241" -> "1000238"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000239" -> "1000236"  [label="CFG: "];
"1000240" -> "1000239"  [label="CFG: "];
"1000240" -> "1000238"  [label="AST: "];
"1000240" -> "1000239"  [label="CFG: "];
"1000238" -> "1000240"  [label="CFG: "];
"1000241" -> "1000237"  [label="AST: "];
"1000241" -> "1000238"  [label="CFG: "];
"1000237" -> "1000241"  [label="CFG: "];
"1000233" -> "1000191"  [label="AST: "];
"1000233" -> "1000237"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000235" -> "1000233"  [label="AST: "];
"1000236" -> "1000233"  [label="AST: "];
"1000237" -> "1000233"  [label="AST: "];
"1000242" -> "1000233"  [label="CFG: "];
"1000233" -> "1000322"  [label="DDG: handlers->get_tpr[0]"];
"1000233" -> "1000322"  [label="DDG: ip"];
"1000233" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->get_tpr[0])"];
"1000233" -> "1000322"  [label="DDG: cpu"];
"1000233" -> "1000322"  [label="DDG: s"];
"1000110" -> "1000233"  [label="DDG: s"];
"1000117" -> "1000233"  [label="DDG: cpu"];
"1000111" -> "1000233"  [label="DDG: cpu"];
"1000180" -> "1000233"  [label="DDG: ip"];
"1000112" -> "1000233"  [label="DDG: ip"];
"1000242" -> "1000191"  [label="AST: "];
"1000242" -> "1000233"  [label="CFG: "];
"1000308" -> "1000242"  [label="CFG: "];
"1000243" -> "1000191"  [label="AST: "];
"1000243" -> "1000188"  [label="CFG: "];
"1000245" -> "1000243"  [label="CFG: "];
"1000120" -> "1000113"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000130" -> "1000120"  [label="CFG: "];
"1000120" -> "1000322"  [label="DDG: env"];
"1000120" -> "1000322"  [label="DDG: &cpu->env"];
"1000120" -> "1000171"  [label="DDG: env"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000115"  [label="CFG: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000125" -> "1000123"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000125" -> "1000123"  [label="AST: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000245" -> "1000243"  [label="CFG: "];
"1000246" -> "1000245"  [label="CFG: "];
"1000246" -> "1000244"  [label="AST: "];
"1000246" -> "1000245"  [label="CFG: "];
"1000247" -> "1000246"  [label="CFG: "];
"1000247" -> "1000244"  [label="AST: "];
"1000247" -> "1000246"  [label="CFG: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000248" -> "1000244"  [label="AST: "];
"1000248" -> "1000250"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000250" -> "1000248"  [label="AST: "];
"1000244" -> "1000248"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000250" -> "1000249"  [label="CFG: "];
"1000250" -> "1000248"  [label="AST: "];
"1000250" -> "1000249"  [label="CFG: "];
"1000248" -> "1000250"  [label="CFG: "];
"1000244" -> "1000191"  [label="AST: "];
"1000244" -> "1000248"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000247" -> "1000244"  [label="AST: "];
"1000248" -> "1000244"  [label="AST: "];
"1000251" -> "1000244"  [label="CFG: "];
"1000244" -> "1000322"  [label="DDG: handlers->set_tpr_eax"];
"1000244" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->set_tpr_eax)"];
"1000244" -> "1000322"  [label="DDG: s"];
"1000244" -> "1000322"  [label="DDG: cpu"];
"1000244" -> "1000322"  [label="DDG: ip"];
"1000110" -> "1000244"  [label="DDG: s"];
"1000117" -> "1000244"  [label="DDG: cpu"];
"1000111" -> "1000244"  [label="DDG: cpu"];
"1000180" -> "1000244"  [label="DDG: ip"];
"1000112" -> "1000244"  [label="DDG: ip"];
"1000251" -> "1000191"  [label="AST: "];
"1000251" -> "1000244"  [label="CFG: "];
"1000308" -> "1000251"  [label="CFG: "];
"1000252" -> "1000191"  [label="AST: "];
"1000252" -> "1000188"  [label="CFG: "];
"1000254" -> "1000252"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000252"  [label="CFG: "];
"1000255" -> "1000254"  [label="CFG: "];
"1000255" -> "1000253"  [label="AST: "];
"1000255" -> "1000254"  [label="CFG: "];
"1000256" -> "1000255"  [label="CFG: "];
"1000256" -> "1000253"  [label="AST: "];
"1000256" -> "1000255"  [label="CFG: "];
"1000253" -> "1000256"  [label="CFG: "];
"1000253" -> "1000191"  [label="AST: "];
"1000253" -> "1000256"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000256" -> "1000253"  [label="AST: "];
"1000258" -> "1000253"  [label="CFG: "];
"1000253" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x68)"];
"1000117" -> "1000253"  [label="DDG: cpu"];
"1000111" -> "1000253"  [label="DDG: cpu"];
"1000180" -> "1000253"  [label="DDG: ip"];
"1000112" -> "1000253"  [label="DDG: ip"];
"1000253" -> "1000257"  [label="DDG: ip"];
"1000253" -> "1000259"  [label="DDG: ip"];
"1000253" -> "1000269"  [label="DDG: ip"];
"1000253" -> "1000271"  [label="DDG: ip"];
"1000253" -> "1000281"  [label="DDG: cpu"];
"1000253" -> "1000281"  [label="DDG: ip"];
"1000253" -> "1000284"  [label="DDG: ip"];
"1000258" -> "1000257"  [label="AST: "];
"1000258" -> "1000253"  [label="CFG: "];
"1000260" -> "1000258"  [label="CFG: "];
"1000259" -> "1000257"  [label="AST: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000263" -> "1000259"  [label="CFG: "];
"1000253" -> "1000259"  [label="DDG: ip"];
"1000112" -> "1000259"  [label="DDG: ip"];
"1000260" -> "1000259"  [label="AST: "];
"1000260" -> "1000258"  [label="CFG: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000261" -> "1000259"  [label="AST: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000262" -> "1000257"  [label="AST: "];
"1000262" -> "1000264"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000264" -> "1000262"  [label="AST: "];
"1000267" -> "1000262"  [label="CFG: "];
"1000262" -> "1000257"  [label="DDG: &imm32"];
"1000262" -> "1000274"  [label="DDG: &imm32"];
"1000264" -> "1000262"  [label="AST: "];
"1000264" -> "1000265"  [label="CFG: "];
"1000265" -> "1000264"  [label="AST: "];
"1000262" -> "1000264"  [label="CFG: "];
"1000265" -> "1000264"  [label="AST: "];
"1000265" -> "1000263"  [label="CFG: "];
"1000264" -> "1000265"  [label="CFG: "];
"1000266" -> "1000257"  [label="AST: "];
"1000266" -> "1000267"  [label="CFG: "];
"1000267" -> "1000266"  [label="AST: "];
"1000268" -> "1000266"  [label="CFG: "];
"1000267" -> "1000266"  [label="AST: "];
"1000267" -> "1000262"  [label="CFG: "];
"1000266" -> "1000267"  [label="CFG: "];
"1000268" -> "1000257"  [label="AST: "];
"1000268" -> "1000266"  [label="CFG: "];
"1000257" -> "1000268"  [label="CFG: "];
"1000257" -> "1000191"  [label="AST: "];
"1000257" -> "1000268"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000257"  [label="AST: "];
"1000262" -> "1000257"  [label="AST: "];
"1000266" -> "1000257"  [label="AST: "];
"1000268" -> "1000257"  [label="AST: "];
"1000270" -> "1000257"  [label="CFG: "];
"1000257" -> "1000322"  [label="DDG: ip + 6"];
"1000257" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0)"];
"1000180" -> "1000257"  [label="DDG: cs"];
"1000253" -> "1000257"  [label="DDG: ip"];
"1000112" -> "1000257"  [label="DDG: ip"];
"1000262" -> "1000257"  [label="DDG: &imm32"];
"1000257" -> "1000269"  [label="DDG: cs"];
"1000270" -> "1000269"  [label="AST: "];
"1000270" -> "1000257"  [label="CFG: "];
"1000272" -> "1000270"  [label="CFG: "];
"1000271" -> "1000269"  [label="AST: "];
"1000271" -> "1000273"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000273" -> "1000271"  [label="AST: "];
"1000275" -> "1000271"  [label="CFG: "];
"1000112" -> "1000271"  [label="DDG: ip"];
"1000253" -> "1000271"  [label="DDG: ip"];
"1000272" -> "1000271"  [label="AST: "];
"1000272" -> "1000270"  [label="CFG: "];
"1000273" -> "1000272"  [label="CFG: "];
"1000273" -> "1000271"  [label="AST: "];
"1000273" -> "1000272"  [label="CFG: "];
"1000271" -> "1000273"  [label="CFG: "];
"1000274" -> "1000269"  [label="AST: "];
"1000274" -> "1000276"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000276" -> "1000274"  [label="AST: "];
"1000279" -> "1000274"  [label="CFG: "];
"1000274" -> "1000322"  [label="DDG: &imm32"];
"1000274" -> "1000269"  [label="DDG: &imm32"];
"1000262" -> "1000274"  [label="DDG: &imm32"];
"1000276" -> "1000274"  [label="AST: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000274" -> "1000276"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000275"  [label="CFG: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000278" -> "1000269"  [label="AST: "];
"1000278" -> "1000279"  [label="CFG: "];
"1000279" -> "1000278"  [label="AST: "];
"1000280" -> "1000278"  [label="CFG: "];
"1000278" -> "1000322"  [label="DDG: imm32"];
"1000279" -> "1000278"  [label="AST: "];
"1000279" -> "1000274"  [label="CFG: "];
"1000278" -> "1000279"  [label="CFG: "];
"1000280" -> "1000269"  [label="AST: "];
"1000280" -> "1000278"  [label="CFG: "];
"1000269" -> "1000280"  [label="CFG: "];
"1000269" -> "1000191"  [label="AST: "];
"1000269" -> "1000280"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000274" -> "1000269"  [label="AST: "];
"1000278" -> "1000269"  [label="AST: "];
"1000280" -> "1000269"  [label="AST: "];
"1000282" -> "1000269"  [label="CFG: "];
"1000269" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1)"];
"1000269" -> "1000322"  [label="DDG: (void *)&imm32"];
"1000269" -> "1000322"  [label="DDG: cs"];
"1000269" -> "1000322"  [label="DDG: ip + 1"];
"1000257" -> "1000269"  [label="DDG: cs"];
"1000112" -> "1000269"  [label="DDG: ip"];
"1000253" -> "1000269"  [label="DDG: ip"];
"1000274" -> "1000269"  [label="DDG: &imm32"];
"1000269" -> "1000313"  [label="DDG: cs"];
"1000282" -> "1000281"  [label="AST: "];
"1000282" -> "1000269"  [label="CFG: "];
"1000283" -> "1000282"  [label="CFG: "];
"1000283" -> "1000281"  [label="AST: "];
"1000283" -> "1000282"  [label="CFG: "];
"1000285" -> "1000283"  [label="CFG: "];
"1000284" -> "1000281"  [label="AST: "];
"1000284" -> "1000286"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000286" -> "1000284"  [label="AST: "];
"1000288" -> "1000284"  [label="CFG: "];
"1000284" -> "1000322"  [label="DDG: ip"];
"1000112" -> "1000284"  [label="DDG: ip"];
"1000253" -> "1000284"  [label="DDG: ip"];
"1000285" -> "1000284"  [label="AST: "];
"1000285" -> "1000283"  [label="CFG: "];
"1000286" -> "1000285"  [label="CFG: "];
"1000286" -> "1000284"  [label="AST: "];
"1000286" -> "1000285"  [label="CFG: "];
"1000284" -> "1000286"  [label="CFG: "];
"1000287" -> "1000281"  [label="AST: "];
"1000287" -> "1000289"  [label="CFG: "];
"1000288" -> "1000287"  [label="AST: "];
"1000289" -> "1000287"  [label="AST: "];
"1000281" -> "1000287"  [label="CFG: "];
"1000288" -> "1000287"  [label="AST: "];
"1000288" -> "1000284"  [label="CFG: "];
"1000289" -> "1000288"  [label="CFG: "];
"1000289" -> "1000287"  [label="AST: "];
"1000289" -> "1000288"  [label="CFG: "];
"1000287" -> "1000289"  [label="CFG: "];
"1000281" -> "1000191"  [label="AST: "];
"1000281" -> "1000287"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000283" -> "1000281"  [label="AST: "];
"1000284" -> "1000281"  [label="AST: "];
"1000287" -> "1000281"  [label="AST: "];
"1000290" -> "1000281"  [label="CFG: "];
"1000281" -> "1000322"  [label="DDG: s"];
"1000281" -> "1000322"  [label="DDG: ip + 5"];
"1000281" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000281" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 5, handlers->set_tpr)"];
"1000281" -> "1000322"  [label="DDG: cpu"];
"1000110" -> "1000281"  [label="DDG: s"];
"1000253" -> "1000281"  [label="DDG: cpu"];
"1000253" -> "1000281"  [label="DDG: ip"];
"1000111" -> "1000281"  [label="DDG: cpu"];
"1000112" -> "1000281"  [label="DDG: ip"];
"1000290" -> "1000191"  [label="AST: "];
"1000290" -> "1000281"  [label="CFG: "];
"1000308" -> "1000290"  [label="CFG: "];
"1000291" -> "1000191"  [label="AST: "];
"1000291" -> "1000188"  [label="CFG: "];
"1000293" -> "1000291"  [label="CFG: "];
"1000293" -> "1000292"  [label="AST: "];
"1000293" -> "1000291"  [label="CFG: "];
"1000294" -> "1000293"  [label="CFG: "];
"1000294" -> "1000292"  [label="AST: "];
"1000294" -> "1000293"  [label="CFG: "];
"1000295" -> "1000294"  [label="CFG: "];
"1000295" -> "1000292"  [label="AST: "];
"1000295" -> "1000294"  [label="CFG: "];
"1000292" -> "1000295"  [label="CFG: "];
"1000292" -> "1000191"  [label="AST: "];
"1000292" -> "1000295"  [label="CFG: "];
"1000293" -> "1000292"  [label="AST: "];
"1000294" -> "1000292"  [label="AST: "];
"1000295" -> "1000292"  [label="AST: "];
"1000297" -> "1000292"  [label="CFG: "];
"1000292" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50)"];
"1000117" -> "1000292"  [label="DDG: cpu"];
"1000111" -> "1000292"  [label="DDG: cpu"];
"1000180" -> "1000292"  [label="DDG: ip"];
"1000112" -> "1000292"  [label="DDG: ip"];
"1000292" -> "1000296"  [label="DDG: cpu"];
"1000292" -> "1000296"  [label="DDG: ip"];
"1000292" -> "1000299"  [label="DDG: ip"];
"1000297" -> "1000296"  [label="AST: "];
"1000297" -> "1000292"  [label="CFG: "];
"1000298" -> "1000297"  [label="CFG: "];
"1000298" -> "1000296"  [label="AST: "];
"1000298" -> "1000297"  [label="CFG: "];
"1000300" -> "1000298"  [label="CFG: "];
"1000299" -> "1000296"  [label="AST: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000301" -> "1000299"  [label="AST: "];
"1000303" -> "1000299"  [label="CFG: "];
"1000299" -> "1000322"  [label="DDG: ip"];
"1000292" -> "1000299"  [label="DDG: ip"];
"1000112" -> "1000299"  [label="DDG: ip"];
"1000300" -> "1000299"  [label="AST: "];
"1000300" -> "1000298"  [label="CFG: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000301" -> "1000299"  [label="AST: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000302" -> "1000296"  [label="AST: "];
"1000302" -> "1000304"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000304" -> "1000302"  [label="AST: "];
"1000296" -> "1000302"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000303" -> "1000299"  [label="CFG: "];
"1000304" -> "1000303"  [label="CFG: "];
"1000304" -> "1000302"  [label="AST: "];
"1000304" -> "1000303"  [label="CFG: "];
"1000302" -> "1000304"  [label="CFG: "];
"1000296" -> "1000191"  [label="AST: "];
"1000296" -> "1000302"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000298" -> "1000296"  [label="AST: "];
"1000299" -> "1000296"  [label="AST: "];
"1000302" -> "1000296"  [label="AST: "];
"1000305" -> "1000296"  [label="CFG: "];
"1000296" -> "1000322"  [label="DDG: s"];
"1000296" -> "1000322"  [label="DDG: cpu"];
"1000296" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr_stack)"];
"1000296" -> "1000322"  [label="DDG: ip + 1"];
"1000296" -> "1000322"  [label="DDG: handlers->get_tpr_stack"];
"1000110" -> "1000296"  [label="DDG: s"];
"1000292" -> "1000296"  [label="DDG: cpu"];
"1000292" -> "1000296"  [label="DDG: ip"];
"1000111" -> "1000296"  [label="DDG: cpu"];
"1000112" -> "1000296"  [label="DDG: ip"];
"1000305" -> "1000191"  [label="AST: "];
"1000305" -> "1000296"  [label="CFG: "];
"1000308" -> "1000305"  [label="CFG: "];
"1000306" -> "1000191"  [label="AST: "];
"1000306" -> "1000188"  [label="CFG: "];
"1000307" -> "1000306"  [label="CFG: "];
"1000307" -> "1000191"  [label="AST: "];
"1000307" -> "1000306"  [label="CFG: "];
"1000308" -> "1000307"  [label="CFG: "];
"1000307" -> "1000322"  [label="DDG: abort()"];
"1000308" -> "1000113"  [label="AST: "];
"1000308" -> "1000211"  [label="CFG: "];
"1000308" -> "1000231"  [label="CFG: "];
"1000308" -> "1000242"  [label="CFG: "];
"1000308" -> "1000251"  [label="CFG: "];
"1000308" -> "1000290"  [label="CFG: "];
"1000308" -> "1000305"  [label="CFG: "];
"1000308" -> "1000307"  [label="CFG: "];
"1000311" -> "1000308"  [label="CFG: "];
"1000308" -> "1000322"  [label="DDG: resume_all_vcpus()"];
"1000312" -> "1000309"  [label="AST: "];
"1000313" -> "1000312"  [label="AST: "];
"1000319" -> "1000312"  [label="AST: "];
"1000309" -> "1000113"  [label="AST: "];
"1000310" -> "1000309"  [label="AST: "];
"1000312" -> "1000309"  [label="AST: "];
"1000310" -> "1000309"  [label="AST: "];
"1000310" -> "1000311"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000314" -> "1000310"  [label="CFG: "];
"1000322" -> "1000310"  [label="CFG: "];
"1000310" -> "1000322"  [label="DDG: !kvm_enabled()"];
"1000310" -> "1000322"  [label="DDG: kvm_enabled()"];
"1000311" -> "1000310"  [label="AST: "];
"1000311" -> "1000308"  [label="CFG: "];
"1000310" -> "1000311"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000314" -> "1000310"  [label="CFG: "];
"1000315" -> "1000314"  [label="CFG: "];
"1000315" -> "1000313"  [label="AST: "];
"1000315" -> "1000314"  [label="CFG: "];
"1000316" -> "1000315"  [label="CFG: "];
"1000316" -> "1000313"  [label="AST: "];
"1000316" -> "1000315"  [label="CFG: "];
"1000317" -> "1000316"  [label="CFG: "];
"1000317" -> "1000313"  [label="AST: "];
"1000317" -> "1000316"  [label="CFG: "];
"1000318" -> "1000317"  [label="CFG: "];
"1000318" -> "1000313"  [label="AST: "];
"1000318" -> "1000317"  [label="CFG: "];
"1000313" -> "1000318"  [label="CFG: "];
"1000313" -> "1000312"  [label="AST: "];
"1000313" -> "1000318"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000315" -> "1000313"  [label="AST: "];
"1000316" -> "1000313"  [label="AST: "];
"1000317" -> "1000313"  [label="AST: "];
"1000318" -> "1000313"  [label="AST: "];
"1000320" -> "1000313"  [label="CFG: "];
"1000313" -> "1000322"  [label="DDG: current_pc"];
"1000313" -> "1000322"  [label="DDG: current_cs_base"];
"1000313" -> "1000322"  [label="DDG: tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1)"];
"1000313" -> "1000322"  [label="DDG: current_flags"];
"1000180" -> "1000313"  [label="DDG: cs"];
"1000269" -> "1000313"  [label="DDG: cs"];
"1000133" -> "1000313"  [label="DDG: current_pc"];
"1000137" -> "1000313"  [label="DDG: current_cs_base"];
"1000141" -> "1000313"  [label="DDG: current_flags"];
"1000313" -> "1000319"  [label="DDG: cs"];
"1000320" -> "1000319"  [label="AST: "];
"1000320" -> "1000313"  [label="CFG: "];
"1000321" -> "1000320"  [label="CFG: "];
"1000321" -> "1000319"  [label="AST: "];
"1000321" -> "1000320"  [label="CFG: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000319" -> "1000312"  [label="AST: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000320" -> "1000319"  [label="AST: "];
"1000321" -> "1000319"  [label="AST: "];
"1000322" -> "1000319"  [label="CFG: "];
"1000319" -> "1000322"  [label="DDG: cpu_resume_from_signal(cs, NULL)"];
"1000319" -> "1000322"  [label="DDG: NULL"];
"1000319" -> "1000322"  [label="DDG: cs"];
"1000313" -> "1000319"  [label="DDG: cs"];
"1000129" -> "1000113"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000134" -> "1000129"  [label="CFG: "];
"1000129" -> "1000322"  [label="DDG: imm32"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000120"  [label="CFG: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000133" -> "1000113"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000133" -> "1000322"  [label="DDG: current_pc"];
"1000133" -> "1000313"  [label="DDG: current_pc"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000129"  [label="CFG: "];
"1000135" -> "1000134"  [label="CFG: "];
"1000135" -> "1000133"  [label="AST: "];
"1000135" -> "1000134"  [label="CFG: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000137" -> "1000113"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000142" -> "1000137"  [label="CFG: "];
"1000137" -> "1000322"  [label="DDG: current_cs_base"];
"1000137" -> "1000313"  [label="DDG: current_cs_base"];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000139" -> "1000137"  [label="AST: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000137" -> "1000139"  [label="CFG: "];
}
