

================================================================
== Vitis HLS Report for 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5'
================================================================
* Date:           Fri Nov 10 02:19:53 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16472|    16472|  0.824 ms|  0.824 ms|  16472|  16472|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5  |    16470|    16470|         8|          1|          1|  16464|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      132|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      131|     -|
|Register             |        -|      -|      273|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      273|      295|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_187_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln38_fu_175_p2                 |         +|   0|  0|  22|          15|           1|
    |add_ln42_fu_230_p2                 |         +|   0|  0|  22|          15|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_239                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |cmp2675_fu_199_p2                  |      icmp|   0|  0|   8|           2|           1|
    |cmp26_mid1_fu_193_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln38_fu_169_p2                |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln42_fu_205_p2                |      icmp|   0|  0|  12|          15|          14|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7   |        or|   0|  0|   2|           1|           1|
    |select_ln38_1_fu_219_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln38_fu_211_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln42_fu_236_p3              |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 132|          79|          49|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten31_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten31_load_1  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten59_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_qk_load                  |   9|          2|    2|          4|
    |gmem_blk_n_AW                             |   9|          2|    1|          2|
    |gmem_blk_n_B                              |   9|          2|    1|          2|
    |gmem_blk_n_R                              |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |indvar_flatten31_fu_72                    |   9|          2|   15|         30|
    |indvar_flatten59_fu_80                    |   9|          2|   15|         30|
    |m_axi_gmem_AWADDR                         |  14|          3|   64|        192|
    |qk_fu_76                                  |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 131|         29|  149|        362|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |gmem_addr_271_read_reg_334        |  32|   0|   32|          0|
    |icmp_ln38_reg_314                 |   1|   0|    1|          0|
    |indvar_flatten31_fu_72            |  15|   0|   15|          0|
    |indvar_flatten59_fu_80            |  15|   0|   15|          0|
    |qk_fu_76                          |   2|   0|    2|          0|
    |select_ln38_reg_318               |   1|   0|    1|          0|
    |sext_ln52_cast_reg_299            |  64|   0|   64|          0|
    |sext_ln59_cast_reg_309            |  64|   0|   64|          0|
    |select_ln38_reg_318               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 273|  32|  210|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|sext_ln59            |   in|   62|     ap_none|                                                                  sext_ln59|        scalar|
|sext_ln38            |   in|   62|     ap_none|                                                                  sext_ln38|        scalar|
|sext_ln52            |   in|   62|     ap_none|                                                                  sext_ln52|        scalar|
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

