// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.



// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module  j204c_f_rx_tx_ip_intel_jesd204c_1_fifo_1927_me7d47y  (
    clock,
    data,
    rdreq,
    sclr,
    wrreq,
    eccstatus,
    empty,
    full,
    q,
    usedw);

    input    clock;
    input  [151:0]  data;
    input    rdreq;
    input    sclr;
    input    wrreq;
    output [1:0]  eccstatus;
    output   empty;
    output   full;
    output [151:0]  q;
    output [8:0]  usedw;

    wire [1:0] sub_wire0;
    wire  sub_wire1;
    wire  sub_wire2;
    wire [151:0] sub_wire3;
    wire [8:0] sub_wire4;
    wire [1:0] eccstatus = sub_wire0[1:0];
    wire  empty = sub_wire1;
    wire  full = sub_wire2;
    wire [151:0] q = sub_wire3[151:0];
    wire [8:0] usedw = sub_wire4[8:0];

    scfifo  scfifo_component (
                .clock (clock),
                .data (data),
                .rdreq (rdreq),
                .sclr (sclr),
                .wrreq (wrreq),
                .eccstatus (sub_wire0),
                .empty (sub_wire1),
                .full (sub_wire2),
                .q (sub_wire3),
                .usedw (sub_wire4),
                .aclr (1'b0),
                .almost_empty (),
                .almost_full ());
    defparam
        scfifo_component.add_ram_output_register  = "OFF",
        scfifo_component.enable_ecc  = "TRUE",
        scfifo_component.intended_device_family  = "Agilex 7",
        scfifo_component.lpm_hint  = "RAM_BLOCK_TYPE=M20K,MAXIMUM_DEPTH=512",
        scfifo_component.lpm_numwords  = 512,
        scfifo_component.lpm_showahead  = "ON",
        scfifo_component.lpm_type  = "scfifo",
        scfifo_component.lpm_width  = 152,
        scfifo_component.lpm_widthu  = 9,
        scfifo_component.overflow_checking  = "ON",
        scfifo_component.underflow_checking  = "ON",
        scfifo_component.use_eab  = "ON";


endmodule


