$date
	Thu Oct 20 10:38:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " e $end
$var reg 4 # w [3:0] $end
$scope module q2 $end
$var wire 1 " e $end
$var wire 1 $ t1 $end
$var wire 1 % t2 $end
$var wire 4 & w [3:0] $end
$var wire 16 ' y [0:15] $end
$scope module stage0 $end
$var wire 1 $ e $end
$var wire 3 ( w [2:0] $end
$var reg 8 ) y [0:7] $end
$var integer 32 * k [31:0] $end
$upscope $end
$scope module stage1 $end
$var wire 1 % e $end
$var wire 3 + w [2:0] $end
$var reg 8 , y [0:7] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b0 +
b1000 *
b10000000 )
b0 (
b1000000000000000 '
b0 &
0%
1$
b0 #
1"
b1000000000000000 !
$end
#20
b100000000000000 !
b100000000000000 '
b1000000 )
b1000 *
b1000 -
b1 (
b1 +
b1 #
b1 &
#40
0$
b100 ,
1%
b100 !
b100 '
b0 )
b1000 *
b1000 -
b101 (
b101 +
b1101 #
b1101 &
#60
b1000 *
b1 !
b1 '
b1 ,
b1000 -
b111 (
b111 +
b1111 #
b1111 &
#80
