UDMA_FILTER
===========

Register Listing for UDMA_FILTER
--------------------------------

+------------------------------------------------------------------+-------------------------------------------------+
| Register                                                         | Address                                         |
+==================================================================+=================================================+
| :ref:`UDMA_FILTER_REG_TX_CH0_ADD <UDMA_FILTER_REG_TX_CH0_ADD>`   | :ref:`0x50110000 <UDMA_FILTER_REG_TX_CH0_ADD>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH0_CFG <UDMA_FILTER_REG_TX_CH0_CFG>`   | :ref:`0x50110004 <UDMA_FILTER_REG_TX_CH0_CFG>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH0_LEN0 <UDMA_FILTER_REG_TX_CH0_LEN0>` | :ref:`0x50110008 <UDMA_FILTER_REG_TX_CH0_LEN0>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH0_LEN1 <UDMA_FILTER_REG_TX_CH0_LEN1>` | :ref:`0x5011000c <UDMA_FILTER_REG_TX_CH0_LEN1>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH0_LEN2 <UDMA_FILTER_REG_TX_CH0_LEN2>` | :ref:`0x50110010 <UDMA_FILTER_REG_TX_CH0_LEN2>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH1_ADD <UDMA_FILTER_REG_TX_CH1_ADD>`   | :ref:`0x50110014 <UDMA_FILTER_REG_TX_CH1_ADD>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH1_CFG <UDMA_FILTER_REG_TX_CH1_CFG>`   | :ref:`0x50110018 <UDMA_FILTER_REG_TX_CH1_CFG>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH1_LEN0 <UDMA_FILTER_REG_TX_CH1_LEN0>` | :ref:`0x5011001c <UDMA_FILTER_REG_TX_CH1_LEN0>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH1_LEN1 <UDMA_FILTER_REG_TX_CH1_LEN1>` | :ref:`0x50110020 <UDMA_FILTER_REG_TX_CH1_LEN1>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_TX_CH1_LEN2 <UDMA_FILTER_REG_TX_CH1_LEN2>` | :ref:`0x50110024 <UDMA_FILTER_REG_TX_CH1_LEN2>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_RX_CH_ADD <UDMA_FILTER_REG_RX_CH_ADD>`     | :ref:`0x50110028 <UDMA_FILTER_REG_RX_CH_ADD>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_RX_CH_CFG <UDMA_FILTER_REG_RX_CH_CFG>`     | :ref:`0x5011002c <UDMA_FILTER_REG_RX_CH_CFG>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_RX_CH_LEN0 <UDMA_FILTER_REG_RX_CH_LEN0>`   | :ref:`0x50110030 <UDMA_FILTER_REG_RX_CH_LEN0>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_RX_CH_LEN1 <UDMA_FILTER_REG_RX_CH_LEN1>`   | :ref:`0x50110034 <UDMA_FILTER_REG_RX_CH_LEN1>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_RX_CH_LEN2 <UDMA_FILTER_REG_RX_CH_LEN2>`   | :ref:`0x50110038 <UDMA_FILTER_REG_RX_CH_LEN2>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_AU_CFG <UDMA_FILTER_REG_AU_CFG>`           | :ref:`0x5011003c <UDMA_FILTER_REG_AU_CFG>`      |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_AU_REG0 <UDMA_FILTER_REG_AU_REG0>`         | :ref:`0x50110040 <UDMA_FILTER_REG_AU_REG0>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_AU_REG1 <UDMA_FILTER_REG_AU_REG1>`         | :ref:`0x50110044 <UDMA_FILTER_REG_AU_REG1>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_BINCU_TH <UDMA_FILTER_REG_BINCU_TH>`       | :ref:`0x50110048 <UDMA_FILTER_REG_BINCU_TH>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_BINCU_CNT <UDMA_FILTER_REG_BINCU_CNT>`     | :ref:`0x5011004c <UDMA_FILTER_REG_BINCU_CNT>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_BINCU_SETUP <UDMA_FILTER_REG_BINCU_SETUP>` | :ref:`0x50110050 <UDMA_FILTER_REG_BINCU_SETUP>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_BINCU_VAL <UDMA_FILTER_REG_BINCU_VAL>`     | :ref:`0x50110054 <UDMA_FILTER_REG_BINCU_VAL>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_FILT <UDMA_FILTER_REG_FILT>`               | :ref:`0x50110058 <UDMA_FILTER_REG_FILT>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_FILTER_REG_STATUS <UDMA_FILTER_REG_STATUS>`           | :ref:`0x50110060 <UDMA_FILTER_REG_STATUS>`      |
+------------------------------------------------------------------+-------------------------------------------------+

UDMA_FILTER_REG_TX_CH0_ADD
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x0 = 0x50110000`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH0_ADD

        {
            "reg": [
                {"name": "r_filter_tx_start_addr_0",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+--------------------------+
| Field  | Name                     | Description              |
+========+==========================+==========================+
| [14:0] | R_FILTER_TX_START_ADDR_0 | r_filter_tx_start_addr_0 |
+--------+--------------------------+--------------------------+

UDMA_FILTER_REG_TX_CH0_CFG
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x4 = 0x50110004`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH0_CFG

        {
            "reg": [
                {"name": "r_filter_tx_datasize_0",  "bits": 2},
                {"bits": 6},
                {"name": "r_filter_tx_mode_0",  "bits": 2},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------------+------------------------+
| Field | Name                   | Description            |
+=======+========================+========================+
| [1:0] | R_FILTER_TX_DATASIZE_0 | r_filter_tx_datasize_0 |
+-------+------------------------+------------------------+
| [9:8] | R_FILTER_TX_MODE_0     | r_filter_tx_mode_0     |
+-------+------------------------+------------------------+

UDMA_FILTER_REG_TX_CH0_LEN0
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x8 = 0x50110008`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH0_LEN0

        {
            "reg": [
                {"name": "r_filter_tx_len0_0",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN0_0 | r_filter_tx_len0_0 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_TX_CH0_LEN1
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0xc = 0x5011000c`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH0_LEN1

        {
            "reg": [
                {"name": "r_filter_tx_len1_0",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN1_0 | r_filter_tx_len1_0 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_TX_CH0_LEN2
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x10 = 0x50110010`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH0_LEN2

        {
            "reg": [
                {"name": "r_filter_tx_len2_0",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN2_0 | r_filter_tx_len2_0 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_TX_CH1_ADD
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x14 = 0x50110014`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH1_ADD

        {
            "reg": [
                {"name": "r_filter_tx_start_addr_1",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+--------------------------+
| Field  | Name                     | Description              |
+========+==========================+==========================+
| [14:0] | R_FILTER_TX_START_ADDR_1 | r_filter_tx_start_addr_1 |
+--------+--------------------------+--------------------------+

UDMA_FILTER_REG_TX_CH1_CFG
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x18 = 0x50110018`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH1_CFG

        {
            "reg": [
                {"name": "r_filter_tx_datasize_1",  "bits": 2},
                {"bits": 6},
                {"name": "r_filter_tx_mode_1",  "bits": 2},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------------+------------------------+
| Field | Name                   | Description            |
+=======+========================+========================+
| [1:0] | R_FILTER_TX_DATASIZE_1 | r_filter_tx_datasize_1 |
+-------+------------------------+------------------------+
| [9:8] | R_FILTER_TX_MODE_1     | r_filter_tx_mode_1     |
+-------+------------------------+------------------------+

UDMA_FILTER_REG_TX_CH1_LEN0
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x1c = 0x5011001c`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH1_LEN0

        {
            "reg": [
                {"name": "r_filter_tx_len0_1",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN0_1 | r_filter_tx_len0_1 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_TX_CH1_LEN1
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x20 = 0x50110020`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH1_LEN1

        {
            "reg": [
                {"name": "r_filter_tx_len1_1",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN1_1 | r_filter_tx_len1_1 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_TX_CH1_LEN2
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x24 = 0x50110024`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_TX_CH1_LEN2

        {
            "reg": [
                {"name": "r_filter_tx_len2_1",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_FILTER_TX_LEN2_1 | r_filter_tx_len2_1 |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_RX_CH_ADD
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x28 = 0x50110028`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_RX_CH_ADD

        {
            "reg": [
                {"name": "r_filter_rx_start_addr",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+------------------------+
| Field  | Name                   | Description            |
+========+========================+========================+
| [14:0] | R_FILTER_RX_START_ADDR | r_filter_rx_start_addr |
+--------+------------------------+------------------------+

UDMA_FILTER_REG_RX_CH_CFG
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x2c = 0x5011002c`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_RX_CH_CFG

        {
            "reg": [
                {"name": "r_filter_rx_datasize",  "bits": 2},
                {"bits": 6},
                {"name": "r_filter_rx_mode",  "bits": 2},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------------+----------------------+
| Field | Name                 | Description          |
+=======+======================+======================+
| [1:0] | R_FILTER_RX_DATASIZE | r_filter_rx_datasize |
+-------+----------------------+----------------------+
| [9:8] | R_FILTER_RX_MODE     | r_filter_rx_mode     |
+-------+----------------------+----------------------+

UDMA_FILTER_REG_RX_CH_LEN0
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x30 = 0x50110030`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_RX_CH_LEN0

        {
            "reg": [
                {"name": "r_filter_rx_len0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+------------------+
| Field  | Name             | Description      |
+========+==================+==================+
| [15:0] | R_FILTER_RX_LEN0 | r_filter_rx_len0 |
+--------+------------------+------------------+

UDMA_FILTER_REG_RX_CH_LEN1
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x34 = 0x50110034`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_RX_CH_LEN1

        {
            "reg": [
                {"name": "r_filter_rx_len1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+------------------+
| Field  | Name             | Description      |
+========+==================+==================+
| [15:0] | R_FILTER_RX_LEN1 | r_filter_rx_len1 |
+--------+------------------+------------------+

UDMA_FILTER_REG_RX_CH_LEN2
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x38 = 0x50110038`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_RX_CH_LEN2

        {
            "reg": [
                {"name": "r_filter_rx_len2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+------------------+
| Field  | Name             | Description      |
+========+==================+==================+
| [15:0] | R_FILTER_RX_LEN2 | r_filter_rx_len2 |
+--------+------------------+------------------+

UDMA_FILTER_REG_AU_CFG
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x3c = 0x5011003c`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_AU_CFG

        {
            "reg": [
                {"name": "r_au_use_signed",  "bits": 1},
                {"name": "r_au_bypass",  "bits": 1},
                {"bits": 6},
                {"name": "r_au_mode",  "bits": 4},
                {"bits": 4},
                {"name": "r_au_shift",  "bits": 5},
                {"bits": 11}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+-----------------+
| Field   | Name            | Description     |
+=========+=================+=================+
| [0]     | R_AU_USE_SIGNED | r_au_use_signed |
+---------+-----------------+-----------------+
| [1]     | R_AU_BYPASS     | r_au_bypass     |
+---------+-----------------+-----------------+
| [11:8]  | R_AU_MODE       | r_au_mode       |
+---------+-----------------+-----------------+
| [20:16] | R_AU_SHIFT      | r_au_shift      |
+---------+-----------------+-----------------+

UDMA_FILTER_REG_AU_REG0
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x40 = 0x50110040`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_AU_REG0

        {
            "reg": [
                {"name": "r_commit_au_reg0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+------------------+
| Field  | Name             | Description      |
+========+==================+==================+
| [31:0] | R_COMMIT_AU_REG0 | r_commit_au_reg0 |
+--------+------------------+------------------+

UDMA_FILTER_REG_AU_REG1
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x44 = 0x50110044`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_AU_REG1

        {
            "reg": [
                {"name": "r_commit_au_reg1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+------------------+
| Field  | Name             | Description      |
+========+==================+==================+
| [31:0] | R_COMMIT_AU_REG1 | r_commit_au_reg1 |
+--------+------------------+------------------+

UDMA_FILTER_REG_BINCU_TH
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x48 = 0x50110048`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_BINCU_TH

        {
            "reg": [
                {"name": "r_commit_bincu_threshold",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+--------------------------+
| Field  | Name                     | Description              |
+========+==========================+==========================+
| [31:0] | R_COMMIT_BINCU_THRESHOLD | r_commit_bincu_threshold |
+--------+--------------------------+--------------------------+

UDMA_FILTER_REG_BINCU_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x4c = 0x5011004c`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_BINCU_CNT

        {
            "reg": [
                {"name": "r_bincu_counter",  "bits": 15},
                {"bits": 16},
                {"name": "r_bincu_en_counter",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_BINCU_COUNTER    | r_bincu_counter    |
+--------+--------------------+--------------------+
| [31]   | R_BINCU_EN_COUNTER | r_bincu_en_counter |
+--------+--------------------+--------------------+

UDMA_FILTER_REG_BINCU_SETUP
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x50 = 0x50110050`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_BINCU_SETUP

        {
            "reg": [
                {"name": "r_bincu_datasize",  "bits": 2},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------+
| Field | Name             | Description      |
+=======+==================+==================+
| [1:0] | R_BINCU_DATASIZE | r_bincu_datasize |
+-------+------------------+------------------+

UDMA_FILTER_REG_BINCU_VAL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x54 = 0x50110054`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_BINCU_VAL

        {
            "reg": [
                {"name": "bincu_counter_i",  "bits": 15},
                {"bits": 17}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+-----------------+
| Field  | Name            | Description     |
+========+=================+=================+
| [14:0] | BINCU_COUNTER_I | bincu_counter_i |
+--------+-----------------+-----------------+

UDMA_FILTER_REG_FILT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x58 = 0x50110058`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_FILT

        {
            "reg": [
                {"name": "r_filter_mode",  "bits": 4},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [3:0] | R_FILTER_MODE | r_filter_mode |
+-------+---------------+---------------+

UDMA_FILTER_REG_STATUS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50110000 + 0x60 = 0x50110060`


    .. wavedrom::
        :caption: UDMA_FILTER_REG_STATUS

        {
            "reg": [
                {"name": "r_filter_done",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [0]   | R_FILTER_DONE | r_filter_done |
+-------+---------------+---------------+

