<div id="pf1d3" class="pf w0 h0" data-page-no="1d3"><div class="pc pc1d3 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d3.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">28.3.3<span class="_ _b"> </span>ADC Configuration Register 2 (ADC<span class="ff7 lsae">x</span>_CFG2)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">Configuration Register 2 (CFG2) selects the special high-speed configuration for very</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">high speed conversions and selects the long sample time duration during long sample</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0">mode.</div><div class="t m0 x9 h7 y2984 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + Ch offset = 4003_B00Ch</div><div class="t m0 xb9 h1d y1ded ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y2985 ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y2986 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y2987 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y2988 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y2989 ff2 fsd fc0 sc0 ls1b5">R<span class="fs4 ls0 ws398 v11">0 0</span></div><div class="t m2 x104 h7 y298a ff2 fs4 fc0 sc0 ls0">MUXSEL</div><div class="t m2 xe4 h7 y298b ff2 fs4 fc0 sc0 ls0">ADACKEN</div><div class="t m2 x113 h7 y298c ff2 fs4 fc0 sc0 ls0">ADHSC</div><div class="t m0 x75 h7 y298d ff2 fs4 fc0 sc0 ls0">ADLSTS</div><div class="t m0 x91 h1d y298e ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y298f ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xf5 h9 y2990 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_CFG2 field descriptions</span></div><div class="t m0 x12c h10 y2991 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y2992 ff2 fs4 fc0 sc0 ls0">31–8</div><div class="t m0 x91 h7 y2993 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2992 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2993 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y2994 ff2 fs4 fc0 sc0 ls0">7–5</div><div class="t m0 x91 h7 y2995 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2994 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2995 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y2996 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x50 h7 y2997 ff2 fs4 fc0 sc0 ls0">MUXSEL</div><div class="t m0 x83 h7 y2996 ff2 fs4 fc0 sc0 ls0 ws0">ADC Mux Select</div><div class="t m0 x83 h7 y2998 ff2 fs4 fc0 sc0 ls0 ws0">Changes the ADC mux setting to select between alternate sets of ADC channels.</div><div class="t m0 x83 h7 y2999 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>ADxxa channels are selected.</div><div class="t m0 x83 h7 y299a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>ADxxb channels are selected.</div><div class="t m0 x97 h7 y299b ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 xb9 h7 y299c ff2 fs4 fc0 sc0 ls0">ADACKEN</div><div class="t m0 x83 h7 y299b ff2 fs4 fc0 sc0 ls0 ws0">Asynchronous Clock Output Enable</div><div class="t m0 x83 h7 y299d ff2 fs4 fc0 sc0 ls0 ws0">Enables the asynchronous clock source and the clock source output regardless of the conversion and</div><div class="t m0 x83 h7 y299e ff2 fs4 fc0 sc0 ls0 ws0">status of CFG1[ADICLK]. Based on MCU configuration, the asynchronous clock may be used by other</div><div class="t m0 x83 h7 y299f ff2 fs4 fc0 sc0 ls0 ws0">modules. See chip configuration information. Setting this field allows the clock to be used even while the</div><div class="t m0 x83 h7 y1a8d ff2 fs4 fc0 sc0 ls0 ws0">ADC is idle or operating from a different clock source. Also, latency of initiating a single or first-continuous</div><div class="t m0 x83 h7 y25d6 ff2 fs4 fc0 sc0 ls0 ws0">conversion with the asynchronous clock selected is reduced because the ADACK clock is already</div><div class="t m0 x83 h7 y25d7 ff2 fs4 fc0 sc0 ls0">operational.</div><div class="t m0 x83 h7 y29a0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a</div><div class="t m0 x5 h7 y29a1 ff2 fs4 fc0 sc0 ls0 ws0">conversion is active.</div><div class="t m0 x83 h7 y29a2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Asynchronous clock and clock output is enabled regardless of the state of the ADC.</div><div class="t m0 x97 h7 y29a3 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x4f h7 y29a4 ff2 fs4 fc0 sc0 ls0">ADHSC</div><div class="t m0 x83 h7 y29a3 ff2 fs4 fc0 sc0 ls0 ws0">High-Speed Configuration</div><div class="t m0 x1b h7 y29a5 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>467</div><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,373.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:562.950000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,373.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:199.733000px;bottom:474.700000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,346.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:362.792000px;bottom:474.700000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,320.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:420.088000px;bottom:444.946000px;width:9.000000px;height:37.008000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,249.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:449.735000px;bottom:441.697000px;width:9.000000px;height:43.506000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,113.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:479.382000px;bottom:447.700000px;width:9.000000px;height:31.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d4" data-dest-detail='[468,"XYZ",null,626.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:510.848000px;bottom:458.950000px;width:35.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
