From c9422c175879d7b59905e736501ceb2c967eb4fb Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Tue, 3 Jun 2014 08:46:49 -0700
Subject: [PATCH 036/509] ARM: zynq: Micro-optimize suspend code

https://github.com/analogdevicesinc/linux.git xcomm_zynq
commit 808cf65685cedf8ecb426385fbd6c21862a5d268

Use options to dsb/dmb explicitly.
Optimize some conditional execution.

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-zynq/suspend.S |   24 ++++++++++++------------
 1 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/arch/arm/mach-zynq/suspend.S b/arch/arm/mach-zynq/suspend.S
index 335dc93..ab0e8c8 100644
--- a/arch/arm/mach-zynq/suspend.S
+++ b/arch/arm/mach-zynq/suspend.S
@@ -47,7 +47,7 @@
  */
 ENTRY(zynq_sys_suspend)
 	push	{r4 - r7}
-	dsb
+
 	/* Check DDRC is in self-refresh mode */
 	ldr	r2, [r0, #MODE_STS_OFFS]
 	and	r2, #DDRC_STATUS_MASK
@@ -67,7 +67,7 @@ ENTRY(zynq_sys_suspend)
 	ands	r2, r4
 	bne	1b
 
-	dsb
+	dsb	sy
 
 	/*
 	 * Wait for DDRC pipeline/queues to drain.
@@ -80,7 +80,7 @@ ENTRY(zynq_sys_suspend)
 	subs	r3, #1
 	bne	1b
 
-	dsb
+	dsb	sy
 
 	/* read back CAM status once more */
 	ldr	r2, [r0, #MODE_STS_OFFS]
@@ -93,13 +93,13 @@ ENTRY(zynq_sys_suspend)
 	bic	r2, #DDRCLK_ENABLE_MASK
 	str	r2, [r1, #DDR_CLK_CTRL_OFFS]
 
-	dmb
+	dmb	st
 
 	ldr	r2, [r1, #DCI_CLK_CTRL_OFFS]
 	bic	r2, #DCICLK_ENABLE_MASK
 	str	r2, [r1, #DCI_CLK_CTRL_OFFS]
 
-	dmb
+	dmb	st
 
 	/* Bypass and powerdown DDR PLL */
 	ldr	r2, [r1, #DDRPLL_CTRL_OFFS]
@@ -109,8 +109,9 @@ ENTRY(zynq_sys_suspend)
 	str	r2, [r1, #DDRPLL_CTRL_OFFS]
 
 suspend:
+	dsb	sy
 	wfi
-	dsb
+	dsb	sy
 	cmp	r3, #0xff00
 	moveq	r0, #-1
 	beq	exit
@@ -121,31 +122,30 @@ suspend:
 	str	r2, [r1, #DDRPLL_CTRL_OFFS]
 	/* wait for lock */
 1:	ldr	r2, [r1, #PLLSTATUS_OFFS]
-	and	r2, #DDR_LOCK_MASK
-	cmp	r2, #0
+	ands	r2, #DDR_LOCK_MASK
 	beq	1b
 
-	dsb
+	dsb	sy
 
 	/* Disable PLL bypass */
 	ldr	r2, [r1, #DDRPLL_CTRL_OFFS]
 	bic	r2, #PLL_BYPASS_MASK
 	str	r2, [r1, #DDRPLL_CTRL_OFFS]
 
-	dmb
+	dmb	st
 
 	/* Start DDR clocks */
 	ldr	r2, [r1, #DCI_CLK_CTRL_OFFS]
 	orr	r2, #DCICLK_ENABLE_MASK
 	str	r2, [r1, #DCI_CLK_CTRL_OFFS]
 
-	dmb
+	dmb	st
 
 	ldr	r2, [r1, #DDR_CLK_CTRL_OFFS]
 	orr	r2, #DDRCLK_ENABLE_MASK
 	str	r2, [r1, #DDR_CLK_CTRL_OFFS]
 
-	dsb
+	dsb	sy
 
 	mov	r0, #0
 exit:	pop	{r4 - r7}
-- 
1.7.5.4

