// Seed: 695074737
module module_0 (
    input logic id_1,
    output id_2,
    output reg id_3
);
  type_6(
      id_1, id_2, 1
  );
  always @(id_2) begin
    id_3 <= 1'b0;
  end
endmodule
