Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0b1ce59523c46a0826919f0cbfd8e44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ee354_GCD_SCEN_tb_v_behav xil_defaultlib.ee354_GCD_SCEN_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD.v" Line 17. Module ee354_GCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD.v" Line 17. Module ee354_GCD doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ee354_GCD
Compiling module xil_defaultlib.ee354_GCD_SCEN_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot ee354_GCD_SCEN_tb_v_behav
