ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
DEFINE 413 /afs/umbc.edu/users/t/w/tweir1/home/413/413
|
ncelab: *W,DLCPTH (./cds.lib,25): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/413' (cds.lib command ignored).
DEFINE lab5 /afs/umbc.edu/users/t/w/tweir1/home/413/lab5
|
ncelab: *W,DLCPTH (./cds.lib,28): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/lab5' (cds.lib command ignored).
TOOL:	ncelab	15.20-s035: Started on Nov 17, 2023 at 13:45:00 EST
ncelab
    -messages
    -access rwc
    -cdslib cds.lib
    -hdlvar hdl.var
    testGenerateReadMiss

ncelab: *W,ARCMRA: Elaborating the VHDL.TESTGENERATEREADMISS:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1) with design unit (VHDL.GENERATEREADMISS:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):clkbarset) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):clkbar1set) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):clkbar2set) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):getClk) with design unit (VHDL.CCOUNT:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):override) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):RSTBAR) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):c8bar) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):write) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setRMDone) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setWHDone) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):RActionDone) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setRST_Busy) with design unit (VHDL.OR3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setBusyQ) with design unit (VHDL.SR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ0) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ1) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ2) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ3) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ4) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):setMEM_AQ5) with design unit (VHDL.DFF:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache) with design unit (VHDL.CACHEMEMORY:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):getWrite) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderBlock) with design unit (VHDL.DECODER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderBlock@decoder(structural):inv_A0) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderBlock@decoder(structural):inv_A1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderByte) with design unit (VHDL.DECODER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderByte@decoder(structural):inv_A0) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):makeDecoderByte@decoder(structural):inv_A1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB10) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB11) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selValB1) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB20) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB21) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selValB2) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB30) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB31) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selValB3) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB40) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selTagB41) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):selValB4) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setCacheTag0) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setCacheTag1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setCacheVal) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc) with design unit (VHDL.HITMISS:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):hitmissOp0) with design unit (VHDL.XOR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):hitmissOp1) with design unit (VHDL.XOR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):getNotTemp1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):getNotTemp2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):getMatchingTags) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):HitMissCalc@HitMiss(structural):generateHitMiss) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB10) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB10@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB10@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB11) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB11@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB11@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setValB1) with design unit (VHDL.SR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB20) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB20@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB20@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB21) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB21@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB21@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setValB2) with design unit (VHDL.SR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB30) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB30@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB30@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB31) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB31@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB31@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setValB3) with design unit (VHDL.SR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB40) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB40@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB40@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB41) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB41@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):settagB41@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):setValB4) with design unit (VHDL.SR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1) with design unit (VHDL.CACHEBLOCK:STRUCTURAL).
ncelab: *W,CUNOTB: component instance is not fully bound (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):infVoltage) [File:cacheBlock.vhd, Line:139].
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):invertRW) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):and00) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):and01) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):and10) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):and11) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector1@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector2@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector3@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeSelector4@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux1@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux2@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux3@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux4@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux5@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux6@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux7@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock1@cacheBlock(structural):makeMux8@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2) with design unit (VHDL.CACHEBLOCK:STRUCTURAL).
ncelab: *W,CUNOTB: component instance is not fully bound (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):infVoltage) [File:cacheBlock.vhd, Line:139].
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):invertRW) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):and00) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):and01) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):and10) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):and11) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector1@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector2@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector3@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeSelector4@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux1@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux2@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux3@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux4@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux5@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux6@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux7@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock2@cacheBlock(structural):makeMux8@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3) with design unit (VHDL.CACHEBLOCK:STRUCTURAL).
ncelab: *W,CUNOTB: component instance is not fully bound (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):infVoltage) [File:cacheBlock.vhd, Line:139].
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):invertRW) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):and00) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):and01) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):and10) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):and11) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector1@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector2@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector3@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeSelector4@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte1@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte2@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte3@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4) with design unit (VHDL.CACHEBYTE:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):invclk) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):wrD7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM0chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM1chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM2chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM3chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM4chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM5chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM6chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):MEM7chck) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite0) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite1) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite2) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite3) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite4) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite5) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite6) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):overwrite7) with design unit (VHDL.OR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell1@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell2@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell3@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell4@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell5@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell6@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell7@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8) with design unit (VHDL.CACHECELL:BEHAVIORAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeDlatch) with design unit (VHDL.DLATCH:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeCacheByte4@cacheByte(structural):cachecell8@cachecell(Behavioral):makeTransmissionGate) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux1@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux2@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux3@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux4@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux5@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux6@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux7@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8) with design unit (VHDL.MUX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):invsig1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):invsig2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):mAnd1) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):mAnd2) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):mAnd3) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):mAnd4) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock3@cacheBlock(structural):makeMux8@mux(structural):mOr1) with design unit (VHDL.OR4:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4) with design unit (VHDL.CACHEBLOCK:STRUCTURAL).
ncelab: *W,CUNOTB: component instance is not fully bound (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):infVoltage) [File:cacheBlock.vhd, Line:139].
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):invertRW) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):and00) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):and01) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):and10) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):and11) with design unit (VHDL.AND3:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector1@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector2@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3@selector(structural):checkHitRd) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector3@selector(structural):checkHitWr) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector4) with design unit (VHDL.SELECTOR:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector4@selector(structural):makeInverter) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector4@selector(structural):makeAndReadEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:testGenerateReadMiss(test):inst1@generateReadMiss(structural):cache@cacheMemory(structural):cacheBlock4@cacheBlock(structural):makeSelector4@selector(structural):makeAndWriteEn) with design unit (VHDL.NAND2:STRUCTURAL).
ncelab: *W,MXWARN: Reached maximum warning limit for 'CUDEFB'(1000).
DEFINE 413 /afs/umbc.edu/users/t/w/tweir1/home/413/413
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,25): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/413' (cds.lib command ignored).
DEFINE lab5 /afs/umbc.edu/users/t/w/tweir1/home/413/lab5
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,28): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/lab5' (cds.lib command ignored).
	Building instance specific data structures.
	Design hierarchy summary:
		              Instances  Unique
		Components:        1280      23
		Default bindings:  1274    1234
		Processes:         1076      20
		Signals:            769     129
	Writing initial simulation snapshot: VHDL.TESTGENERATEREADMISS:TEST
TOOL:	ncelab	15.20-s035: Exiting on Nov 17, 2023 at 13:45:01 EST  (total: 00:00:01)
