Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_tx_behav xil_defaultlib.tb_top_level_tx -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_builder_tx of entity xil_defaultlib.builder_tx [builder_tx_default]
Compiling architecture arch_arbiter of entity xil_defaultlib.arbiter [arbiter_default]
Compiling architecture arch_bit_stuffer of entity xil_defaultlib.bit_stuffer [bit_stuffer_default]
Compiling architecture arch_btu of entity xil_defaultlib.BTU [btu_default]
Compiling architecture arch_serializer of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture arch_top_level_tx of entity xil_defaultlib.top_level_tx [top_level_tx_default]
Compiling architecture sim of entity xil_defaultlib.tb_top_level_tx
Built simulation snapshot tb_top_level_tx_behav
