
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.555793                       # Number of seconds simulated
sim_ticks                                555792968500                       # Number of ticks simulated
final_tick                               555792968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61414                       # Simulator instruction rate (inst/s)
host_op_rate                                   101605                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38115210                       # Simulator tick rate (ticks/s)
host_mem_usage                                6327980                       # Number of bytes of host memory used
host_seconds                                 14581.92                       # Real time elapsed on the host
sim_insts                                   895539503                       # Number of instructions simulated
sim_ops                                    1481596794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          211328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        32979712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33191040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       211328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        211328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17402240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17402240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           515308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              518610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        271910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             380228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           59338124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59718352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        380228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           380228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31310652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31310652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31310652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            380228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          59338124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91029003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      518610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271910                       # Number of write requests accepted
system.mem_ctrls.readBursts                    518610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33184576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17400704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33191040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17402240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16936                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  555792880000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                518610                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271910                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  409647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       244549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.847904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.917881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.002752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       131544     53.79%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50861     20.80%     74.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19501      7.97%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11995      4.90%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8582      3.51%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5624      2.30%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3754      1.54%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2981      1.22%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9707      3.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       244549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.495171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.995514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    253.987555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16461     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.514973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.489520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12457     75.67%     75.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              227      1.38%     77.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3148     19.12%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              577      3.50%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.30%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16463                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16275593500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25997637250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2592545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31389.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50139.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        59.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   353584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     703072.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                834001980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                443271180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1734184620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              668974320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         23608937040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12092117370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1049821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     65183311590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     33220618080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      74373224700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           213217840770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            383.628172                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         526521872500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1716305750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10021234000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 297062413500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  86512685500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17533504000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 142946825750                       # Time in different power states
system.mem_ctrls_1.actEnergy                912127860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                484792275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1967969640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              750270600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         24208825680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12498597480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1068154080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     68033780700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     33476711040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      72468196800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           215877426945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            388.413383                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         525583577250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1727343250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10275030000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 289208494750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  87178452750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18206934750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 149196713000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               430115493                       # Number of BP lookups
system.cpu.branchPred.condPredicted         430115493                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          39753663                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            291755208                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9486570                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             275280                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       291755208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          204246973                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         87508235                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      9855961                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   262517309                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    51497346                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1043586                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        541627                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   353038862                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           696                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1111585938                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          367516861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2091489388                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   430115493                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          213733543                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     704049625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                79538656                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  534                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3130                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          360                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 353038332                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              14506497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1111339851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.129849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.341022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                510501651     45.94%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 22619744      2.04%     47.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20189421      1.82%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 89156642      8.02%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 94363260      8.49%     66.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 30646634      2.76%     69.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 54429726      4.90%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24869844      2.24%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                264562929     23.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1111339851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.386939                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.881536                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                307955802                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             238881253                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 478094532                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              46638936                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               39769328                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             3265989440                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               39769328                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                337761960                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               187295689                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16409                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 485710623                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              60785842                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             3107816547                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                193815                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               29050045                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 945590                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               20402814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              374                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          4196439019                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            7680451485                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       4195833428                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          11825061                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2037016607                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               2159422412                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                627                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            652                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 127433868                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            298162586                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            74979274                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          35380110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         24174560                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2785830829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2412798438                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          13461512                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1304235249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1625650166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1086                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1111339851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.171072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.352699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           436274370     39.26%     39.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           119915562     10.79%     50.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           139526817     12.55%     62.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           104294651      9.38%     71.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            87574913      7.88%     79.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            84150940      7.57%     87.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            68785226      6.19%     93.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            49359395      4.44%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            21457977      1.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1111339851                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                33905636     98.83%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8323      0.02%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 282874      0.82%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9751      0.03%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             85594      0.25%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16380      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          52241671      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2021747545     83.79%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                29710      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                352725      0.01%     85.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2629373      0.11%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  39      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            278570625     11.55%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            55491488      2.30%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1294651      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         440611      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2412798438                       # Type of FU issued
system.cpu.iq.rate                           2.170591                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    34308558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014219                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5974211048                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        4080833776                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2257576797                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            10495749                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9254465                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4539780                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2389578326                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 5286999                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                2426259950                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         12536997                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3135104                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    137083225                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        93085                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        24753                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     43657274                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5706                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        302277                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               39769328                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               169013977                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10470758                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2785832044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           7238121                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             298162586                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             74979274                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                674                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 326727                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9750326                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          24753                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       20845616                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     30011326                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             50856942                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2309113315                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             260181146                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          97006267                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    311659801                       # number of memory reference insts executed
system.cpu.iew.exec_branches                254828913                       # Number of branches executed
system.cpu.iew.exec_stores                   51478655                       # Number of stores executed
system.cpu.iew.exec_rate                     2.077314                       # Inst execution rate
system.cpu.iew.wb_sent                     2279186131                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2262116577                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1709208060                       # num instructions producing a value
system.cpu.iew.wb_consumers                2654579859                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.035035                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.643871                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1304243743                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          39754121                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations              15206                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      5659051                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    926103927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.599817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.295166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    457981048     49.45%     49.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    166321343     17.96%     67.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     42980109      4.64%     72.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    120982623     13.06%     85.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     33660043      3.63%     88.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16233216      1.75%     90.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     21930213      2.37%     92.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      9142822      0.99%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     56872510      6.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    926103927                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            895539503                       # Number of instructions committed
system.cpu.commit.committedOps             1481596794                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      192401361                       # Number of memory references committed
system.cpu.commit.loads                     161079361                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                  187928884                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3647921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1454334183                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4059243                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     24843148      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1262401190     85.21%     86.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19641      0.00%     86.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           328416      0.02%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1603038      0.11%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       160266460     10.82%     97.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30901698      2.09%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       812901      0.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       420302      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1481596794                       # Class of committed instruction
system.cpu.commit.bw_lim_events              56872510                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3655071954                       # The number of ROB reads
system.cpu.rob.rob_writes                  5758281762                       # The number of ROB writes
system.cpu.timesIdled                            2079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          246087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   895539503                       # Number of Instructions Simulated
system.cpu.committedOps                    1481596794                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.241247                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.241247                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.805641                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.805641                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2893263079                       # number of integer regfile reads
system.cpu.int_regfile_writes              1921650244                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7384551                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4183742                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1556010564                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1140822698                       # number of cc regfile writes
system.cpu.misc_regfile_reads               886224411                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           5406628                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.858910                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           260025749                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5406628                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.093886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.858910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          918                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         573371424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        573371424                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    229322101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       229322101                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30712606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30712606                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     260034707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        260034707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    260034707                       # number of overall hits
system.cpu.dcache.overall_hits::total       260034707                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     23320322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      23320322                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       626857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       626857                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     23947179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23947179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     23947179                       # number of overall misses
system.cpu.dcache.overall_misses::total      23947179                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 357351666500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 357351666500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  27422141185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27422141185                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 384773807685                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 384773807685                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 384773807685                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 384773807685                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    252642423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    252642423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31339463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31339463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    283981886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    283981886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    283981886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    283981886                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.092306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.092306                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.084326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084326                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.084326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084326                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15323.616308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15323.616308                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43745.449417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43745.449417                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16067.604777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16067.604777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16067.604777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16067.604777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1530558                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        63803                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             550                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.348094                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.005455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3479083                       # number of writebacks
system.cpu.dcache.writebacks::total           3479083                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     18539331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18539331                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     18539527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18539527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     18539527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18539527                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4780991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4780991                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       626661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       626661                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5407652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5407652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5407652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5407652                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  85220817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85220817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26785998686                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26785998686                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 112006816186                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112006816186                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 112006816186                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112006816186                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019042                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17824.927405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17824.927405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42744.001439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42744.001439                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20712.652402                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20712.652402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20712.652402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20712.652402                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4714                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.090235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           115592101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24521.022698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.090235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         706081888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        706081888                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    353031708                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       353031708                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     353031708                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        353031708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    353031708                       # number of overall hits
system.cpu.icache.overall_hits::total       353031708                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6623                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6623                       # number of overall misses
system.cpu.icache.overall_misses::total          6623                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    481295494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    481295494                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    481295494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    481295494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    481295494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    481295494                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    353038331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    353038331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    353038331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    353038331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    353038331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    353038331                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72670.314661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72670.314661                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72670.314661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72670.314661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72670.314661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72670.314661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          680                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.381579                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          680                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4714                       # number of writebacks
system.cpu.icache.writebacks::total              4714                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1396                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1396                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1396                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1396                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1396                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1396                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5227                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5227                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    382127494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    382127494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    382127494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    382127494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    382127494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    382127494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73106.465276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73106.465276                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73106.465276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73106.465276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73106.465276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73106.465276                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    487960                       # number of replacements
system.l2.tags.tagsinuse                 30296.191662                       # Cycle average of tags in use
system.l2.tags.total_refs                     7518560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    487960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.408148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      135.481105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        336.287573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29824.422985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.910169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.924566                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  87113504                       # Number of tag accesses
system.l2.tags.data_accesses                 87113504                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3479083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3479083                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4712                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             400079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                400079                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1924                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4492265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4492265                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4892344                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4894268                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1924                       # number of overall hits
system.l2.overall_hits::cpu.data              4892344                       # number of overall hits
system.l2.overall_hits::total                 4894268                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           226595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              226595                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3303                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       288713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          288713                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3303                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              515308                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518611                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3303                       # number of overall misses
system.l2.overall_misses::cpu.data             515308                       # number of overall misses
system.l2.overall_misses::total                518611                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21565455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21565455500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    353909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    353909000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  30589285500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30589285500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     353909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52154741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52508650000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    353909000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52154741000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52508650000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3479083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3479083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4712                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         626674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            626674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4780978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4780978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5227                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5407652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5412879                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5227                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5407652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5412879                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.361584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361584                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.631911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.631911                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.060388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060388                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.631911                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.095292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095811                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.631911                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.095292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095811                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95171.806527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95171.806527                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 107147.744475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107147.744475                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105950.495821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105950.495821                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 107147.744475                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101210.811786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101248.623728                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 107147.744475                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101210.811786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101248.623728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               271910                       # number of writebacks
system.l2.writebacks::total                    271910                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       226595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         226595                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3303                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       288713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       288713                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         515308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        515308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518611                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19299505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19299505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    320889000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    320889000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27702155500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27702155500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    320889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47001661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47322550000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    320889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47001661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47322550000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.361584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.631911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.631911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.060388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060388                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.631911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.095292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095811                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.631911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.095292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095811                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85171.806527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85171.806527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 97150.772025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97150.772025                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95950.495821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95950.495821                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 97150.772025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91210.811786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91248.643010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 97150.772025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91210.811786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91248.643010                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1004197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       485597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             292015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271910                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213677                       # Transaction distribution
system.membus.trans_dist::ReadExReq            226595                       # Transaction distribution
system.membus.trans_dist::ReadExResp           226595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        292015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1522807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1522807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1522807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50593280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50593280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50593280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            518610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  518610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              518610                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2204581000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2768502500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10824221                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5411346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2376                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 555792968500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4786204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3750993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4714                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2143595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           626674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          626674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5227                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4780978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16221932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16237099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       636160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    568751040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              569387200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          487960                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17402240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5900839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5898335     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2504      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5900839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8895907500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7840996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8111481493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
