git clone --depth 1 --no-tags https://github.com/Sikandarh11/Computer-System-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773704531
git clone --depth 1 --no-tags https://github.com/tkgong/ece260b_project_step2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776627521
git clone --depth 1 --no-tags https://github.com/NewPaulWalker/iFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776677555
git clone --depth 1 --no-tags https://github.com/ssn5/5-stage-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776697772
git clone --depth 1 --no-tags https://github.com/kch34811/digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773337399
git clone --depth 1 --no-tags https://github.com/Augustus133/SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775325879
git clone --depth 1 --no-tags https://github.com/pak-eng/Digital_IIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775684588
git clone --depth 1 --no-tags https://github.com/YonatanZo/4MB_RevB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773391228
git clone --depth 1 --no-tags https://github.com/icastillo12/tt_06_tes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776056449
git clone --depth 1 --no-tags https://github.com/benhuangpf/MM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775607813
git clone --depth 1 --no-tags https://github.com/joses-bot/vsdiat_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776700490
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_bc_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773213292
git clone --depth 1 --no-tags https://github.com/changchun-zhou/EEG_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775962019
git clone --depth 1 --no-tags https://github.com/FanHao1023/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772875301
git clone --depth 1 --no-tags https://github.com/DuckDodgersSSj3/FPGA-Hospital-Emergency-Alarm-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773147809
git clone --depth 1 --no-tags https://github.com/Masooma82/demo_ver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774060069
git clone --depth 1 --no-tags https://github.com/shun6-6/IIC_EEPROM_Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774113051
git clone --depth 1 --no-tags https://github.com/gviterbo/atividade-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773836846
git clone --depth 1 --no-tags https://github.com/Dhairya-Senghani/AES-Encryption-Algorithm-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773856973
git clone --depth 1 --no-tags https://github.com/Mekky7/UART_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773983702
git clone --depth 1 --no-tags https://github.com/Hasan0712/RTL-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774228455
git clone --depth 1 --no-tags https://github.com/fmasar/nvdla_zcu104_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774323977
git clone --depth 1 --no-tags https://github.com/venkatesh19v/VLSI_Assignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774407029
git clone --depth 1 --no-tags https://github.com/Redns/VerilogLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774520326
git clone --depth 1 --no-tags https://github.com/Artuza/Pon-Game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774635351
git clone --depth 1 --no-tags https://github.com/amo890806/Subpixel_Rendering_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774820951
git clone --depth 1 --no-tags https://github.com/mogahed22/SPI_with_Single_port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774974875
git clone --depth 1 --no-tags https://github.com/Abd-El-Rahman-Sabry/Processing-Unit-with-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775549040
git clone --depth 1 --no-tags https://github.com/ConstantinePapadopoulos/Introduction-To-Analog-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775933239
git clone --depth 1 --no-tags https://github.com/1mather/AXI_Stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773331466
git clone --depth 1 --no-tags https://github.com/spicygychen/ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776017400
git clone --depth 1 --no-tags https://github.com/srknkrdnz/chip_desing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776824212
git clone --depth 1 --no-tags https://github.com/patryklatka/FPGA-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776877000
git clone --depth 1 --no-tags https://github.com/harshit-121/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776942491
git clone --depth 1 --no-tags https://github.com/aneeshs03/Pipelined_32bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775825456
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773601436
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/RISC--V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775524064
git clone --depth 1 --no-tags https://github.com/miguelsape/msalazar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776244446
git clone --depth 1 --no-tags https://github.com/Hatlori9/DLRM_benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774560493
git clone --depth 1 --no-tags https://github.com/qiusen0616/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775785040
git clone --depth 1 --no-tags https://github.com/junyoung23/digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774771503
git clone --depth 1 --no-tags https://github.com/spiff42/tt06-exp-led-pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775101820
git clone --depth 1 --no-tags https://github.com/iason4/Verilog-and-Assembly-MicroCPU-At-Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772979866
git clone --depth 1 --no-tags https://github.com/Ritik662/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773668423
git clone --depth 1 --no-tags https://github.com/mostafa-charkazi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773770385
git clone --depth 1 --no-tags https://github.com/G05B3/MAS8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773107599
git clone --depth 1 --no-tags https://github.com/idoitdudge/Graph-Convolution-Network-Module-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776201454
git clone --depth 1 --no-tags https://github.com/AAboulsaad/tt06-analog-r2r-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776243455
git clone --depth 1 --no-tags https://github.com/ReniltonRibeiro/Laboratorio-Integrado-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776239202
git clone --depth 1 --no-tags https://github.com/AhmedAbdeen7/labreport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773999578
git clone --depth 1 --no-tags https://github.com/gertahodolli/CPU-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773877338
git clone --depth 1 --no-tags https://github.com/Satvik3799/Caravel-SoC_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775184448
git clone --depth 1 --no-tags https://github.com/demon-joker/MIPS-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775273553
git clone --depth 1 --no-tags https://github.com/VanashreeParate/Simple-Modelling-of-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774973396
git clone --depth 1 --no-tags https://github.com/ashrafulbhuiyan/Full-Adder-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775308588
git clone --depth 1 --no-tags https://github.com/Ranga-Kulathunga/Password-Authenticator-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776955239
git clone --depth 1 --no-tags https://github.com/tasmirz/cse-1204.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776339177
git clone --depth 1 --no-tags https://github.com/Edilton-Damasceno/Controlador-de-um-robo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775728211
git clone --depth 1 --no-tags https://github.com/Winters123/basic4fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774220667
git clone --depth 1 --no-tags https://github.com/Men1scus/Principles_of_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776051689
git clone --depth 1 --no-tags https://github.com/alexding1226/ASOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773802869
git clone --depth 1 --no-tags https://github.com/Jagadeesh-Siva/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775867712
git clone --depth 1 --no-tags https://github.com/Afkeen2004/S4-Hardware-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774325431
git clone --depth 1 --no-tags https://github.com/FelipMa/wall-follower-robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776160369
git clone --depth 1 --no-tags https://github.com/salzhang/KoggeStone-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774495376
git clone --depth 1 --no-tags https://github.com/salzhang/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776106359
git clone --depth 1 --no-tags https://github.com/icastillo12/tt_um_CktA_InstAmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775629119
git clone --depth 1 --no-tags https://github.com/UPT-AC-Notes/LD-Daria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773005897
git clone --depth 1 --no-tags https://github.com/ysy1918/Conv_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774324788
git clone --depth 1 --no-tags https://github.com/PradhyumnaVA/riscv32_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776894767
git clone --depth 1 --no-tags https://github.com/AndreiMuciu/Proiect-CN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776366880
git clone --depth 1 --no-tags https://github.com/Scott-che/DIC_Rails.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772915605
git clone --depth 1 --no-tags https://github.com/pianoholic0120/SCLD_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773089225
git clone --depth 1 --no-tags https://github.com/gof0rit/sc_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773011314
git clone --depth 1 --no-tags https://github.com/ysmno1/CPU-hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773590890
git clone --depth 1 --no-tags https://github.com/afasolino/TT06_DAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773761990
git clone --depth 1 --no-tags https://github.com/GRATHRRAM/Grah-8_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773271110
git clone --depth 1 --no-tags https://github.com/RookieT0T/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774272994
git clone --depth 1 --no-tags https://github.com/lancemitrex/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774031481
git clone --depth 1 --no-tags https://github.com/samatahkiran/Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774286781
git clone --depth 1 --no-tags https://github.com/shun6-6/AD7606_FPGA_Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774282978
git clone --depth 1 --no-tags https://github.com/sooyounga/digital_sootudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775301431
git clone --depth 1 --no-tags https://github.com/aidanozo/Verilog-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776005679
git clone --depth 1 --no-tags https://github.com/pingu-73/Y-86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776035006
git clone --depth 1 --no-tags https://github.com/lukaschen1010/ASoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776777744
git clone --depth 1 --no-tags https://github.com/alperenduran77/MIPS-ALU-32-Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776545216
git clone --depth 1 --no-tags https://github.com/eunse12/semi_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776652807
git clone --depth 1 --no-tags https://github.com/coo122567/2024_Spring_NTHU_Advance-SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776843896
git clone --depth 1 --no-tags https://github.com/stanleyjacob/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776969340
