$date
	Sun Oct 23 03:32:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#482896
b11010 !
1"
#482898
b11010 &
b11010 %
1$
#482899
0"
#482902
b1101 &
b1101 %
#482906
b101000 &
b101000 %
#482910
b10100 &
b10100 %
#482914
b1010 &
b1010 %
#482918
b101 &
b101 %
#482922
b10000 &
b10000 %
#482926
b1000 &
b1000 %
#482930
b100 &
b100 %
#482934
b10 &
b10 %
#482938
b1 &
b1 %
1#
#482942
b0 &
0#
b0 %
0$
#1401587
b1010 !
1"
#1401590
b1010 &
b1010 %
1$
#1401591
0"
#1401594
b101 &
b101 %
#1401598
b10000 &
b10000 %
#1401602
b1000 &
b1000 %
#1401606
b100 &
b100 %
#1401610
b10 &
b10 %
#1401614
b1 &
1#
b1 %
#1401618
b0 &
b0 %
0#
0$
#2425705
b111 !
1"
#2425706
b111 &
b111 %
1$
#2425707
0"
#2425710
b10110 &
b10110 %
#2425714
b1011 &
b1011 %
#2425718
b100010 &
b100010 %
#2425722
b10001 &
b10001 %
#2425726
b110100 &
b110100 %
#2425730
b11010 &
b11010 %
#2425734
b1101 &
b1101 %
#2425738
b101000 &
b101000 %
#2425742
b10100 &
b10100 %
#2425746
b1010 &
b1010 %
#2425750
b101 &
b101 %
#2425754
b10000 &
b10000 %
#2425758
b1000 &
b1000 %
#2425762
b100 &
b100 %
#2425766
b10 &
b10 %
#2425770
b1 &
b1 %
1#
#2425774
b0 &
0#
b0 %
0$
#4500012
