<stg><name>xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL</name>


<trans_list>

<trans id="260" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_index_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_index_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_045228 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_045228"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_102 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_0452_132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0452_132"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_0_0_0452_236 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0452_236"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %conv_i5868 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i5868"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %conv_i58_170 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i58_170"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %conv_i58_272 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i58_272"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %add_ln165_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln165

]]></Node>
<StgValue><ssdm name="add_ln165_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:12 %zext_ln97_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:13 %mul_ln165_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %mul_ln165

]]></Node>
<StgValue><ssdm name="mul_ln165_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:14 %zext_ln97_cast = zext i11 %zext_ln97_read

]]></Node>
<StgValue><ssdm name="zext_ln97_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i22 0, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i3 0, i3 %conv_i58_272

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i3 0, i3 %conv_i58_170

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i3 0, i3 %conv_i5868

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i3 0, i3 %empty_103

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i3 0, i3 %empty_102

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i3 0, i3 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i12 0, i12 %col_index_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:25 %br_ln0 = br void %for.body147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.body147:0 %indvar_flatten_load = load i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147:1 %icmp_ln165 = icmp_eq  i22 %indvar_flatten_load, i22 %mul_ln165_read

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147:2 %add_ln165_1 = add i22 %indvar_flatten_load, i22 1

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body147:3 %br_ln165 = br i1 %icmp_ln165, void %for.inc334.loopexit, void %for.end336.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc334.loopexit:0 %col_index_1_load = load i12 %col_index_1

]]></Node>
<StgValue><ssdm name="col_index_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc334.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_ROW_LOOP_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc334.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc334.loopexit:3 %icmp_ln170 = icmp_eq  i12 %col_index_1_load, i12 %add_ln165_read

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc334.loopexit:4 %select_ln165 = select i1 %icmp_ln170, i12 0, i12 %col_index_1_load

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="12">
<![CDATA[
for.inc334.loopexit:5 %trunc_ln170 = trunc i12 %select_ln165

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc334.loopexit:6 %specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln173"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc334.loopexit:7 %specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln170"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc334.loopexit:8 %icmp_ln179 = icmp_ult  i12 %select_ln165, i12 %zext_ln97_cast

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc334.loopexit:9 %br_ln179 = br i1 %icmp_ln179, void %for.body173, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body173:7 %cmp239 = icmp_eq  i12 %select_ln165, i12 %zext_ln97_cast

]]></Node>
<StgValue><ssdm name="cmp239"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end235.2_ifconv:12 %br_ln248 = br i1 %icmp_ln179, void %for.inc331, void %if.then328

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc331:0 %col_index = add i12 %select_ln165, i12 1

]]></Node>
<StgValue><ssdm name="col_index"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc331:1 %store_ln170 = store i22 %add_ln165_1, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc331:11 %store_ln170 = store i12 %col_index, i12 %col_index_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.then:0 %tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %lsc_out_data243

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln179 = br void %for.body173

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="11">
<![CDATA[
for.body173:16 %offset_buffer_V_load = load i11 %offset_buffer_V_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="9">
<![CDATA[
for.body173:22 %trunc_ln75_2 = trunc i9 %offset_buffer_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln75_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="11">
<![CDATA[
if.end235_ifconv:21 %offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="9">
<![CDATA[
if.end235_ifconv:27 %trunc_ln75_5 = trunc i9 %offset_buffer_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln75_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="11">
<![CDATA[
if.end235.1_ifconv:21 %offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_2_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="9">
<![CDATA[
if.end235.1_ifconv:27 %trunc_ln75_8 = trunc i9 %offset_buffer_V_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln75_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
for.body173:3 %idxprom191 = zext i12 %select_ln165

]]></Node>
<StgValue><ssdm name="idxprom191"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body173:4 %cmp221 = icmp_ne  i12 %select_ln165, i12 0

]]></Node>
<StgValue><ssdm name="cmp221"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body173:15 %offset_buffer_V_addr = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom191

]]></Node>
<StgValue><ssdm name="offset_buffer_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="11">
<![CDATA[
for.body173:16 %offset_buffer_V_load = load i11 %offset_buffer_V_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body173:51 %br_ln216 = br i1 %cmp221, void %if.end235_ifconv, void %if.then222

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end235_ifconv:20 %offset_buffer_V_1_addr = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom191

]]></Node>
<StgValue><ssdm name="offset_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="11">
<![CDATA[
if.end235_ifconv:21 %offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_1_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end235_ifconv:56 %br_ln216 = br i1 %cmp221, void %if.end235.1_ifconv, void %if.then222.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end235.1_ifconv:20 %offset_buffer_V_2_addr = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom191

]]></Node>
<StgValue><ssdm name="offset_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="11">
<![CDATA[
if.end235.1_ifconv:21 %offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="offset_buffer_V_2_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end235.1_ifconv:56 %br_ln216 = br i1 %cmp221, void %if.end235.2_ifconv, void %if.then222.2

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
for.body173:0 %p_Val2_s = phi i30 %tmp_V, void %if.then, i30 0, void %for.inc334.loopexit

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body173:1 %p_load78 = load i3 %empty

]]></Node>
<StgValue><ssdm name="p_load78"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body173:2 %conv_i5868_load = load i3 %conv_i5868

]]></Node>
<StgValue><ssdm name="conv_i5868_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="30">
<![CDATA[
for.body173:8 %in_pixel = trunc i30 %p_Val2_s

]]></Node>
<StgValue><ssdm name="in_pixel"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="3">
<![CDATA[
for.body173:10 %sext_ln1540 = sext i3 %conv_i5868_load

]]></Node>
<StgValue><ssdm name="sext_ln1540"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body173:11 %tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i5868_load, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="6">
<![CDATA[
for.body173:12 %sext_ln75_2 = sext i6 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln75_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body173:13 %q_2nd_err_scale7_2 = sub i12 %sext_ln75_2, i12 %sext_ln1540

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body173:14 %q_2nd_err_scale7by16_V = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7by16_V"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="9">
<![CDATA[
for.body173:17 %sext_ln75 = sext i9 %offset_buffer_V_load

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="10">
<![CDATA[
for.body173:18 %zext_ln75 = zext i10 %in_pixel

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="8">
<![CDATA[
for.body173:19 %sext_ln75_1 = sext i8 %q_2nd_err_scale7by16_V

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="30">
<![CDATA[
for.body173:20 %trunc_ln75 = trunc i30 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body173:21 %trunc_ln75_1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body173:23 %add_ln75 = add i12 %sext_ln75, i12 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body173:24 %quatizer_in_V_2 = add i12 %add_ln75, i12 %sext_ln75_1

]]></Node>
<StgValue><ssdm name="quatizer_in_V_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body173:25 %add_ln200 = add i2 %trunc_ln75, i2 %trunc_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body173:26 %add_ln200_1 = add i2 %add_ln200, i2 %trunc_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln200_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body173:27 %lhs_V = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.body173:28 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.body173:29 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1">
<![CDATA[
for.body173:30 %zext_ln1541 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln1541"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body173:31 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body173:33 %p_Val2_4 = add i10 %lhs_V, i10 %zext_ln1541

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="12">
<![CDATA[
for.body173:35 %trunc_ln674 = trunc i12 %quatizer_in_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.body173:36 %q_err_3rd_local_V = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_s, i2 %trunc_ln674

]]></Node>
<StgValue><ssdm name="q_err_3rd_local_V"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235_ifconv:0 %p_load77 = load i3 %empty_102

]]></Node>
<StgValue><ssdm name="p_load77"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235_ifconv:1 %conv_i5868_load_1 = load i3 %conv_i5868

]]></Node>
<StgValue><ssdm name="conv_i5868_load_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235_ifconv:2 %conv_i58_170_load = load i3 %conv_i58_170

]]></Node>
<StgValue><ssdm name="conv_i58_170_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235_ifconv:3 %select_ln218 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235_ifconv:4 %select_ln218_1 = select i1 %cmp239, i3 0, i3 %conv_i5868_load_1

]]></Node>
<StgValue><ssdm name="select_ln218_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:13 %in_pixel_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="in_pixel_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="3">
<![CDATA[
if.end235_ifconv:15 %sext_ln1540_1 = sext i3 %conv_i58_170_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235_ifconv:16 %tmp_30 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_170_load, i3 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="6">
<![CDATA[
if.end235_ifconv:17 %sext_ln75_13 = sext i6 %tmp_30

]]></Node>
<StgValue><ssdm name="sext_ln75_13"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235_ifconv:18 %q_2nd_err_scale7_1 = sub i12 %sext_ln75_13, i12 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:19 %q_2nd_err_scale7by16_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7by16_V_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="9">
<![CDATA[
if.end235_ifconv:22 %sext_ln75_7 = sext i9 %offset_buffer_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln75_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="10">
<![CDATA[
if.end235_ifconv:23 %zext_ln75_1 = zext i10 %in_pixel_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="8">
<![CDATA[
if.end235_ifconv:24 %sext_ln75_8 = sext i8 %q_2nd_err_scale7by16_V_1

]]></Node>
<StgValue><ssdm name="sext_ln75_8"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:25 %trunc_ln75_3 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln75_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:26 %trunc_ln75_4 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln75_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235_ifconv:28 %add_ln75_5 = add i12 %sext_ln75_7, i12 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235_ifconv:29 %quatizer_in_V_1 = add i12 %add_ln75_5, i12 %sext_ln75_8

]]></Node>
<StgValue><ssdm name="quatizer_in_V_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end235_ifconv:30 %add_ln200_2 = add i2 %trunc_ln75_3, i2 %trunc_ln75_5

]]></Node>
<StgValue><ssdm name="add_ln200_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end235_ifconv:31 %add_ln200_3 = add i2 %add_ln200_2, i2 %trunc_ln75_4

]]></Node>
<StgValue><ssdm name="add_ln200_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:32 %lhs_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
if.end235_ifconv:33 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
if.end235_ifconv:34 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1">
<![CDATA[
if.end235_ifconv:35 %zext_ln1541_2 = zext i1 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln1541_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:36 %tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end235_ifconv:38 %p_Val2_8 = add i10 %lhs_V_6, i10 %zext_ln1541_2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="12">
<![CDATA[
if.end235_ifconv:40 %trunc_ln674_2 = trunc i12 %quatizer_in_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.end235_ifconv:41 %q_err_3rd_local_V_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_7, i2 %trunc_ln674_2

]]></Node>
<StgValue><ssdm name="q_err_3rd_local_V_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235.1_ifconv:0 %p_load = load i3 %empty_103

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235.1_ifconv:1 %conv_i58_170_load_1 = load i3 %conv_i58_170

]]></Node>
<StgValue><ssdm name="conv_i58_170_load_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235.1_ifconv:2 %conv_i58_272_load = load i3 %conv_i58_272

]]></Node>
<StgValue><ssdm name="conv_i58_272_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235.1_ifconv:3 %select_ln218_2 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_1

]]></Node>
<StgValue><ssdm name="select_ln218_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235.1_ifconv:4 %select_ln218_3 = select i1 %cmp239, i3 0, i3 %conv_i58_170_load_1

]]></Node>
<StgValue><ssdm name="select_ln218_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:13 %in_pixel_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="in_pixel_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="3">
<![CDATA[
if.end235.1_ifconv:15 %sext_ln1540_2 = sext i3 %conv_i58_272_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235.1_ifconv:16 %tmp_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_272_load, i3 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="6">
<![CDATA[
if.end235.1_ifconv:17 %sext_ln75_22 = sext i6 %tmp_36

]]></Node>
<StgValue><ssdm name="sext_ln75_22"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235.1_ifconv:18 %q_2nd_err_scale7 = sub i12 %sext_ln75_22, i12 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:19 %q_2nd_err_scale7by16_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="q_2nd_err_scale7by16_V_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="9">
<![CDATA[
if.end235.1_ifconv:22 %sext_ln75_14 = sext i9 %offset_buffer_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln75_14"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="10">
<![CDATA[
if.end235.1_ifconv:23 %zext_ln75_2 = zext i10 %in_pixel_2

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="8">
<![CDATA[
if.end235.1_ifconv:24 %sext_ln75_15 = sext i8 %q_2nd_err_scale7by16_V_2

]]></Node>
<StgValue><ssdm name="sext_ln75_15"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:25 %trunc_ln75_6 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln75_6"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:26 %trunc_ln75_7 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln75_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235.1_ifconv:28 %add_ln75_10 = add i12 %sext_ln75_14, i12 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_10"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end235.1_ifconv:29 %quatizer_in_V = add i12 %add_ln75_10, i12 %sext_ln75_15

]]></Node>
<StgValue><ssdm name="quatizer_in_V"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end235.1_ifconv:30 %add_ln200_4 = add i2 %trunc_ln75_6, i2 %trunc_ln75_8

]]></Node>
<StgValue><ssdm name="add_ln200_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end235.1_ifconv:31 %add_ln200_5 = add i2 %add_ln200_4, i2 %trunc_ln75_7

]]></Node>
<StgValue><ssdm name="add_ln200_5"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:32 %lhs_V_7 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
if.end235.1_ifconv:33 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
if.end235.1_ifconv:34 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="1">
<![CDATA[
if.end235.1_ifconv:35 %zext_ln1541_4 = zext i1 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln1541_4"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:36 %tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end235.1_ifconv:38 %p_Val2_12 = add i10 %lhs_V_7, i10 %zext_ln1541_4

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="12">
<![CDATA[
if.end235.1_ifconv:40 %trunc_ln674_4 = trunc i12 %quatizer_in_V

]]></Node>
<StgValue><ssdm name="trunc_ln674_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.end235.1_ifconv:41 %q_err_3rd_local_V_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_10, i2 %trunc_ln674_4

]]></Node>
<StgValue><ssdm name="q_err_3rd_local_V_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end235.2_ifconv:0 %conv_i58_272_load_1 = load i3 %conv_i58_272

]]></Node>
<StgValue><ssdm name="conv_i58_272_load_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235.2_ifconv:1 %select_ln218_4 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_2

]]></Node>
<StgValue><ssdm name="select_ln218_4"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end235.2_ifconv:2 %select_ln218_5 = select i1 %cmp239, i3 0, i3 %conv_i58_272_load_1

]]></Node>
<StgValue><ssdm name="select_ln218_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc331:2 %store_ln170 = store i3 %select_ln218_4, i3 %conv_i58_272

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc331:3 %store_ln170 = store i3 %select_ln218_2, i3 %conv_i58_170

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc331:4 %store_ln170 = store i3 %select_ln218, i3 %conv_i5868

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc331:6 %store_ln170 = store i3 %select_ln218_5, i3 %empty_103

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc331:8 %store_ln170 = store i3 %select_ln218_3, i3 %empty_102

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc331:10 %store_ln170 = store i3 %select_ln218_1, i3 %empty

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
for.end336.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body173:5 %sub232 = add i11 %trunc_ln170, i11 2047

]]></Node>
<StgValue><ssdm name="sub232"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
for.body173:6 %idxprom233 = zext i11 %sub232

]]></Node>
<StgValue><ssdm name="idxprom233"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="3">
<![CDATA[
for.body173:9 %sext_ln1540_3 = sext i3 %conv_i5868_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="1">
<![CDATA[
for.body173:32 %zext_ln1541_1 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln1541_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body173:34 %add_ln204 = add i9 %tmp, i9 %zext_ln1541_1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.body173:37 %shl_ln75_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i5868_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="5">
<![CDATA[
for.body173:38 %sext_ln75_3 = sext i5 %shl_ln75_1

]]></Node>
<StgValue><ssdm name="sext_ln75_3"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="3">
<![CDATA[
for.body173:39 %sext_ln75_6 = sext i3 %p_load78

]]></Node>
<StgValue><ssdm name="sext_ln75_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="3">
<![CDATA[
for.body173:40 %sext_ln75_4 = sext i3 %q_err_3rd_local_V

]]></Node>
<StgValue><ssdm name="sext_ln75_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.body173:41 %shl_ln75_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_s, i2 %trunc_ln674, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="5">
<![CDATA[
for.body173:42 %sext_ln75_5 = sext i5 %shl_ln75_2

]]></Node>
<StgValue><ssdm name="sext_ln75_5"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body173:43 %sub_ln75 = sub i6 %sext_ln75_5, i6 %sext_ln75_4

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body173:44 %add_ln75_2 = add i6 %sext_ln75_3, i6 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="6">
<![CDATA[
for.body173:45 %sext_ln75_9 = sext i6 %add_ln75_2

]]></Node>
<StgValue><ssdm name="sext_ln75_9"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body173:46 %add_ln75_3 = add i6 %sext_ln75_6, i6 %sub_ln75

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="6">
<![CDATA[
for.body173:47 %sext_ln75_10 = sext i6 %add_ln75_3

]]></Node>
<StgValue><ssdm name="sext_ln75_10"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body173:48 %sum_tmp_V_2 = add i7 %sext_ln75_10, i7 %sext_ln75_9

]]></Node>
<StgValue><ssdm name="sum_tmp_V_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body173:49 %tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_2, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="3">
<![CDATA[
for.body173:50 %sext_ln674 = sext i3 %tmp_27

]]></Node>
<StgValue><ssdm name="sext_ln674"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9">
<![CDATA[
if.then222:0 %p_0_0_045228_load = load i9 %p_0_0_045228

]]></Node>
<StgValue><ssdm name="p_0_0_045228_load"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then222:1 %offset_buffer_V_addr_1 = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom233

]]></Node>
<StgValue><ssdm name="offset_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
if.then222:2 %store_ln216 = store i9 %p_0_0_045228_load, i11 %offset_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
if.then222:3 %br_ln216 = br void %if.end235_ifconv

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.end235_ifconv:5 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_4, i32 9

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235_ifconv:6 %or_ln232 = or i1 %cmp239, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end235_ifconv:7 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204, i32 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="10">
<![CDATA[
if.end235_ifconv:8 %out_tmp_V = trunc i10 %p_Val2_4

]]></Node>
<StgValue><ssdm name="out_tmp_V"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235_ifconv:9 %or_ln1088 = or i1 %tmp_29, i1 %or_ln232

]]></Node>
<StgValue><ssdm name="or_ln1088"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235_ifconv:10 %select_ln232 = select i1 %or_ln232, i8 0, i8 255

]]></Node>
<StgValue><ssdm name="select_ln232"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235_ifconv:11 %or_ln232_3 = or i1 %or_ln232, i1 %or_ln1088

]]></Node>
<StgValue><ssdm name="or_ln232_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235_ifconv:12 %out_tmp_V_1 = select i1 %or_ln232_3, i8 %select_ln232, i8 %out_tmp_V

]]></Node>
<StgValue><ssdm name="out_tmp_V_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="3">
<![CDATA[
if.end235_ifconv:14 %sext_ln1540_4 = sext i3 %conv_i58_170_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_4"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="1">
<![CDATA[
if.end235_ifconv:37 %zext_ln1541_3 = zext i1 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln1541_3"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end235_ifconv:39 %add_ln204_1 = add i9 %tmp_s, i9 %zext_ln1541_3

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
if.end235_ifconv:42 %shl_ln75_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_170_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_4"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="5">
<![CDATA[
if.end235_ifconv:43 %sext_ln75_16 = sext i5 %shl_ln75_4

]]></Node>
<StgValue><ssdm name="sext_ln75_16"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="3">
<![CDATA[
if.end235_ifconv:44 %sext_ln75_17 = sext i3 %p_load77

]]></Node>
<StgValue><ssdm name="sext_ln75_17"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="3">
<![CDATA[
if.end235_ifconv:45 %sext_ln75_11 = sext i3 %q_err_3rd_local_V_1

]]></Node>
<StgValue><ssdm name="sext_ln75_11"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
if.end235_ifconv:46 %shl_ln75_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_7, i2 %trunc_ln674_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_5"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="5">
<![CDATA[
if.end235_ifconv:47 %sext_ln75_12 = sext i5 %shl_ln75_5

]]></Node>
<StgValue><ssdm name="sext_ln75_12"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235_ifconv:48 %sub_ln75_2 = sub i6 %sext_ln75_12, i6 %sext_ln75_11

]]></Node>
<StgValue><ssdm name="sub_ln75_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235_ifconv:49 %add_ln75_7 = add i6 %sext_ln75_16, i6 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="add_ln75_7"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="6">
<![CDATA[
if.end235_ifconv:50 %sext_ln75_20 = sext i6 %add_ln75_7

]]></Node>
<StgValue><ssdm name="sext_ln75_20"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235_ifconv:51 %add_ln75_8 = add i6 %sext_ln75_17, i6 %sub_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="6">
<![CDATA[
if.end235_ifconv:52 %sext_ln75_21 = sext i6 %add_ln75_8

]]></Node>
<StgValue><ssdm name="sext_ln75_21"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end235_ifconv:53 %sum_tmp_V_1 = add i7 %sext_ln75_21, i7 %sext_ln75_20

]]></Node>
<StgValue><ssdm name="sum_tmp_V_1"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235_ifconv:54 %tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_1, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="3">
<![CDATA[
if.end235_ifconv:55 %sext_ln674_1 = sext i3 %tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln674_1"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9">
<![CDATA[
if.then222.1:0 %p_0_0_0452_132_load = load i9 %p_0_0_0452_132

]]></Node>
<StgValue><ssdm name="p_0_0_0452_132_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then222.1:1 %offset_buffer_V_1_addr_1 = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom233

]]></Node>
<StgValue><ssdm name="offset_buffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
if.then222.1:2 %store_ln216 = store i9 %p_0_0_0452_132_load, i11 %offset_buffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
if.then222.1:3 %br_ln216 = br void %if.end235.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.end235.1_ifconv:5 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_8, i32 9

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.1_ifconv:6 %or_ln232_1 = or i1 %cmp239, i1 %p_Result_9

]]></Node>
<StgValue><ssdm name="or_ln232_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end235.1_ifconv:7 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="10">
<![CDATA[
if.end235.1_ifconv:8 %out_tmp_V_2 = trunc i10 %p_Val2_8

]]></Node>
<StgValue><ssdm name="out_tmp_V_2"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.1_ifconv:9 %or_ln1088_1 = or i1 %tmp_35, i1 %or_ln232_1

]]></Node>
<StgValue><ssdm name="or_ln1088_1"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235.1_ifconv:10 %select_ln232_2 = select i1 %or_ln232_1, i8 0, i8 255

]]></Node>
<StgValue><ssdm name="select_ln232_2"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.1_ifconv:11 %or_ln232_4 = or i1 %or_ln232_1, i1 %or_ln1088_1

]]></Node>
<StgValue><ssdm name="or_ln232_4"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235.1_ifconv:12 %out_tmp_V_3 = select i1 %or_ln232_4, i8 %select_ln232_2, i8 %out_tmp_V_2

]]></Node>
<StgValue><ssdm name="out_tmp_V_3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="3">
<![CDATA[
if.end235.1_ifconv:14 %sext_ln1540_5 = sext i3 %conv_i58_272_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_5"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="1">
<![CDATA[
if.end235.1_ifconv:37 %zext_ln1541_5 = zext i1 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln1541_5"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end235.1_ifconv:39 %add_ln204_2 = add i9 %tmp_8, i9 %zext_ln1541_5

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
if.end235.1_ifconv:42 %shl_ln75_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_272_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_7"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="5">
<![CDATA[
if.end235.1_ifconv:43 %sext_ln75_23 = sext i5 %shl_ln75_7

]]></Node>
<StgValue><ssdm name="sext_ln75_23"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="3">
<![CDATA[
if.end235.1_ifconv:44 %sext_ln75_24 = sext i3 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln75_24"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="3">
<![CDATA[
if.end235.1_ifconv:45 %sext_ln75_18 = sext i3 %q_err_3rd_local_V_2

]]></Node>
<StgValue><ssdm name="sext_ln75_18"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
if.end235.1_ifconv:46 %shl_ln75_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_10, i2 %trunc_ln674_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75_8"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="5">
<![CDATA[
if.end235.1_ifconv:47 %sext_ln75_19 = sext i5 %shl_ln75_8

]]></Node>
<StgValue><ssdm name="sext_ln75_19"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235.1_ifconv:48 %sub_ln75_4 = sub i6 %sext_ln75_19, i6 %sext_ln75_18

]]></Node>
<StgValue><ssdm name="sub_ln75_4"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235.1_ifconv:49 %add_ln75_12 = add i6 %sext_ln75_23, i6 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="6">
<![CDATA[
if.end235.1_ifconv:50 %sext_ln75_25 = sext i6 %add_ln75_12

]]></Node>
<StgValue><ssdm name="sext_ln75_25"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end235.1_ifconv:51 %add_ln75_13 = add i6 %sext_ln75_24, i6 %sub_ln75_4

]]></Node>
<StgValue><ssdm name="add_ln75_13"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="6">
<![CDATA[
if.end235.1_ifconv:52 %sext_ln75_26 = sext i6 %add_ln75_13

]]></Node>
<StgValue><ssdm name="sext_ln75_26"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end235.1_ifconv:53 %sum_tmp_V = add i7 %sext_ln75_26, i7 %sext_ln75_25

]]></Node>
<StgValue><ssdm name="sum_tmp_V"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end235.1_ifconv:54 %tmp_39 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="3">
<![CDATA[
if.end235.1_ifconv:55 %sext_ln674_2 = sext i3 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln674_2"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9">
<![CDATA[
if.then222.2:0 %p_0_0_0452_236_load = load i9 %p_0_0_0452_236

]]></Node>
<StgValue><ssdm name="p_0_0_0452_236_load"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then222.2:1 %offset_buffer_V_2_addr_1 = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom233

]]></Node>
<StgValue><ssdm name="offset_buffer_V_2_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
if.then222.2:2 %store_ln216 = store i9 %p_0_0_0452_236_load, i11 %offset_buffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
if.then222.2:3 %br_ln216 = br void %if.end235.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.end235.2_ifconv:3 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_12, i32 9

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.2_ifconv:4 %or_ln232_2 = or i1 %cmp239, i1 %p_Result_12

]]></Node>
<StgValue><ssdm name="or_ln232_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end235.2_ifconv:5 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="10">
<![CDATA[
if.end235.2_ifconv:6 %out_tmp_V_4 = trunc i10 %p_Val2_12

]]></Node>
<StgValue><ssdm name="out_tmp_V_4"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.2_ifconv:7 %or_ln1088_2 = or i1 %tmp_41, i1 %or_ln232_2

]]></Node>
<StgValue><ssdm name="or_ln1088_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235.2_ifconv:8 %select_ln232_4 = select i1 %or_ln232_2, i8 0, i8 255

]]></Node>
<StgValue><ssdm name="select_ln232_4"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end235.2_ifconv:9 %or_ln232_5 = or i1 %or_ln232_2, i1 %or_ln1088_2

]]></Node>
<StgValue><ssdm name="or_ln232_5"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end235.2_ifconv:10 %out_tmp_V_5 = select i1 %or_ln232_5, i8 %select_ln232_4, i8 %out_tmp_V_4

]]></Node>
<StgValue><ssdm name="out_tmp_V_5"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.end235.2_ifconv:11 %p_Result_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out_tmp_V_5, i8 %out_tmp_V_3, i8 %out_tmp_V_1

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then328:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %aecin_data245, i24 %p_Result_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
if.then328:1 %br_ln248 = br void %for.inc331

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc331:5 %store_ln170 = store i9 %sext_ln674_2, i9 %p_0_0_0452_236

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc331:7 %store_ln170 = store i9 %sext_ln674_1, i9 %p_0_0_0452_132

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc331:9 %store_ln170 = store i9 %sext_ln674, i9 %p_0_0_045228

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
for.inc331:12 %br_ln170 = br void %for.body147

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
