
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013297    0.049125    0.186613    0.311826 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.049130    0.000530    0.312356 v fanout54/A (sg13g2_buf_8)
     8    0.037124    0.029401    0.089761    0.402117 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029572    0.001885    0.404002 v _213_/A (sg13g2_nand3_1)
     2    0.010407    0.054865    0.056621    0.460623 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054876    0.000607    0.461231 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003313    0.035274    0.064031    0.525261 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035274    0.000204    0.525465 v _300_/D (sg13g2_dfrbpq_1)
                                              0.525465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000966    0.125081 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275081   clock uncertainty
                                  0.000000    0.275081   clock reconvergence pessimism
                                 -0.038406    0.236675   library hold time
                                              0.236675   data required time
---------------------------------------------------------------------------------------------
                                              0.236675   data required time
                                             -0.525465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288790   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000966    0.125081 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010028    0.039414    0.178787    0.303868 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039415    0.000305    0.304173 v output2/A (sg13g2_buf_2)
     1    0.051351    0.087793    0.136059    0.440232 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.087923    0.002414    0.442646 v sign (out)
                                              0.442646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292646   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013297    0.049125    0.186613    0.311826 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.049130    0.000530    0.312356 v fanout54/A (sg13g2_buf_8)
     8    0.037124    0.029401    0.089761    0.402117 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029552    0.001753    0.403871 v _195_/B (sg13g2_xor2_1)
     2    0.009265    0.044291    0.078765    0.482636 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044292    0.000308    0.482944 v _196_/B (sg13g2_xor2_1)
     1    0.001905    0.024935    0.052720    0.535664 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024935    0.000069    0.535733 v _295_/D (sg13g2_dfrbpq_2)
                                              0.535733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023932    0.001110    0.125225 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275225   clock uncertainty
                                  0.000000    0.275225   clock reconvergence pessimism
                                 -0.035159    0.240066   library hold time
                                              0.240066   data required time
---------------------------------------------------------------------------------------------
                                              0.240066   data required time
                                             -0.535733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295667   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013297    0.049125    0.186613    0.311826 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.049130    0.000530    0.312356 v fanout54/A (sg13g2_buf_8)
     8    0.037124    0.029401    0.089761    0.402117 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029574    0.001897    0.404014 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005191    0.051307    0.100186    0.504200 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.051308    0.000358    0.504558 ^ _219_/A (sg13g2_inv_1)
     1    0.002904    0.021505    0.033524    0.538082 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.021505    0.000107    0.538189 v _301_/D (sg13g2_dfrbpq_1)
                                              0.538189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275213   clock uncertainty
                                  0.000000    0.275213   clock reconvergence pessimism
                                 -0.034041    0.241172   library hold time
                                              0.241172   data required time
---------------------------------------------------------------------------------------------
                                              0.241172   data required time
                                             -0.538189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030867    0.001704    0.409534 v _210_/B (sg13g2_xnor2_1)
     1    0.005471    0.044890    0.065037    0.474571 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.044890    0.000226    0.474797 v _211_/B (sg13g2_xnor2_1)
     1    0.003390    0.034704    0.060920    0.535717 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.034704    0.000204    0.535922 v _299_/D (sg13g2_dfrbpq_2)
                                              0.535922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275053   clock uncertainty
                                  0.000000    0.275053   clock reconvergence pessimism
                                 -0.038340    0.236713   library hold time
                                              0.236713   data required time
---------------------------------------------------------------------------------------------
                                              0.236713   data required time
                                             -0.535922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299209   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023917    0.000557    0.124672 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009259    0.037190    0.176837    0.301509 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037194    0.000394    0.301904 v fanout75/A (sg13g2_buf_8)
     6    0.036651    0.028862    0.083821    0.385724 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029107    0.002225    0.387950 v _191_/A (sg13g2_xnor2_1)
     2    0.010223    0.070655    0.091740    0.479690 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.070662    0.000588    0.480278 v _192_/B (sg13g2_xnor2_1)
     1    0.001853    0.027695    0.062839    0.543116 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027695    0.000068    0.543184 v _294_/D (sg13g2_dfrbpq_1)
                                              0.543184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023917    0.000557    0.124672 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274672   clock uncertainty
                                  0.000000    0.274672   clock reconvergence pessimism
                                 -0.036006    0.238667   library hold time
                                              0.238667   data required time
---------------------------------------------------------------------------------------------
                                              0.238667   data required time
                                             -0.543184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304518   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023758    0.001037    0.124946 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009516    0.037942    0.177381    0.302326 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037946    0.000411    0.302738 v fanout70/A (sg13g2_buf_8)
     5    0.028370    0.026206    0.081519    0.384257 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026210    0.000844    0.385100 v _199_/A (sg13g2_xnor2_1)
     2    0.010998    0.075398    0.093836    0.478936 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.075403    0.000663    0.479600 v _200_/B (sg13g2_xor2_1)
     1    0.003028    0.027628    0.069832    0.549432 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.027628    0.000215    0.549646 v _296_/D (sg13g2_dfrbpq_1)
                                              0.549646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023758    0.001037    0.124946 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274946   clock uncertainty
                                  0.000000    0.274946   clock reconvergence pessimism
                                 -0.036018    0.238928   library hold time
                                              0.238928   data required time
---------------------------------------------------------------------------------------------
                                              0.238928   data required time
                                             -0.549646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310719   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013297    0.049125    0.186613    0.311826 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.049130    0.000530    0.312356 v fanout54/A (sg13g2_buf_8)
     8    0.037124    0.029401    0.089761    0.402117 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029477    0.001179    0.403296 v _202_/B (sg13g2_xor2_1)
     2    0.011290    0.050266    0.087399    0.490695 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.050268    0.000399    0.491094 v _204_/A (sg13g2_xor2_1)
     1    0.001967    0.024899    0.060272    0.551366 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024899    0.000071    0.551437 v _297_/D (sg13g2_dfrbpq_2)
                                              0.551437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275048   clock uncertainty
                                  0.000000    0.275048   clock reconvergence pessimism
                                 -0.035183    0.239864   library hold time
                                              0.239864   data required time
---------------------------------------------------------------------------------------------
                                              0.239864   data required time
                                             -0.551437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311573   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000966    0.125081 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010182    0.050758    0.185482    0.310563 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050759    0.000299    0.310861 ^ _127_/A (sg13g2_inv_1)
     1    0.005425    0.028136    0.040394    0.351255 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028137    0.000222    0.351477 v output3/A (sg13g2_buf_2)
     1    0.051194    0.087473    0.130472    0.481948 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.087600    0.002369    0.484318 v signB (out)
                                              0.484318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334318   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023931    0.001097    0.125213 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013297    0.049125    0.186613    0.311826 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.049130    0.000535    0.312361 v fanout55/A (sg13g2_buf_2)
     5    0.026438    0.052923    0.108443    0.420804 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.053004    0.001830    0.422634 v _206_/B (sg13g2_xnor2_1)
     2    0.010812    0.075056    0.096674    0.519308 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075056    0.000365    0.519673 v _208_/A (sg13g2_xor2_1)
     1    0.002796    0.027360    0.073342    0.593014 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027360    0.000098    0.593112 v _298_/D (sg13g2_dfrbpq_1)
                                              0.593112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001130    0.125038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275038   clock uncertainty
                                  0.000000    0.275038   clock reconvergence pessimism
                                 -0.035932    0.239106   library hold time
                                              0.239106   data required time
---------------------------------------------------------------------------------------------
                                              0.239106   data required time
                                             -0.593112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354006   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034594    0.002340    0.415283 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004863    0.024921    0.035879    0.451162 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024926    0.000337    0.451499 v output11/A (sg13g2_buf_2)
     1    0.051832    0.087943    0.130248    0.581747 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088012    0.001547    0.583295 v sine_out[16] (out)
                                              0.583295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.583295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433295   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034416    0.001164    0.414107 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005781    0.030416    0.041551    0.455658 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030428    0.000416    0.456075 v output12/A (sg13g2_buf_2)
     1    0.052187    0.088515    0.133226    0.589301 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088589    0.001655    0.590956 v sine_out[17] (out)
                                              0.590956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.590956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440956   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034594    0.002337    0.415281 ^ _160_/A (sg13g2_nor2_1)
     1    0.007462    0.034128    0.046369    0.461650 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.034144    0.000589    0.462239 v output14/A (sg13g2_buf_2)
     1    0.051930    0.088156    0.134782    0.597021 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088187    0.001577    0.598598 v sine_out[19] (out)
                                              0.598598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448597   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030451    0.002167    0.411522 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004100    0.040062    0.051190    0.462712 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040063    0.000316    0.463028 v output15/A (sg13g2_buf_2)
     1    0.053984    0.091911    0.138142    0.601170 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092202    0.004232    0.605402 v sine_out[1] (out)
                                              0.605402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.605402   data arrival time
---------------------------------------------------------------------------------------------
                                              0.455402   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034400    0.001029    0.413973 ^ _281_/A (sg13g2_nor2_1)
     1    0.009752    0.041798    0.051622    0.465595 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.041863    0.001302    0.466897 v output35/A (sg13g2_buf_2)
     1    0.052782    0.090107    0.137850    0.604747 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.090356    0.003883    0.608630 v sine_out[8] (out)
                                              0.608630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.608630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458630   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023932    0.001110    0.125225 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018240    0.049508    0.196749    0.321975 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.049515    0.000576    0.322550 ^ fanout72/A (sg13g2_buf_8)
     7    0.036267    0.031492    0.083817    0.406367 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031766    0.002260    0.408628 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004950    0.048613    0.067772    0.476400 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048615    0.000359    0.476759 v output28/A (sg13g2_buf_2)
     1    0.055030    0.093570    0.143056    0.619814 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.093922    0.004697    0.624512 v sine_out[31] (out)
                                              0.624512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.624512   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474512   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073152    0.001060    0.341675 ^ fanout66/A (sg13g2_buf_8)
     8    0.035110    0.031931    0.094505    0.436180 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032472    0.003529    0.439710 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003893    0.035780    0.057169    0.496879 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035780    0.000151    0.497030 v output5/A (sg13g2_buf_2)
     1    0.051988    0.088254    0.135623    0.632653 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088286    0.001595    0.634248 v sine_out[10] (out)
                                              0.634248   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484248   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073152    0.001060    0.341675 ^ fanout66/A (sg13g2_buf_8)
     8    0.035110    0.031931    0.094505    0.436180 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032272    0.002775    0.438956 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004303    0.036825    0.058825    0.497781 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036826    0.000298    0.498078 v output6/A (sg13g2_buf_2)
     1    0.052622    0.089212    0.136700    0.634779 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.089294    0.001791    0.636570 v sine_out[11] (out)
                                              0.636570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073152    0.001060    0.341675 ^ fanout66/A (sg13g2_buf_8)
     8    0.035110    0.031931    0.094505    0.436180 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032601    0.003947    0.440127 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005851    0.040850    0.065629    0.505756 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.040854    0.000387    0.506144 v output8/A (sg13g2_buf_2)
     1    0.051944    0.088224    0.138029    0.644173 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088256    0.001581    0.645755 v sine_out[13] (out)
                                              0.645755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.645755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495755   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073152    0.001060    0.341675 ^ fanout66/A (sg13g2_buf_8)
     8    0.035110    0.031931    0.094505    0.436180 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032129    0.002113    0.438293 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.006859    0.043794    0.069766    0.508059 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.043799    0.000465    0.508524 v output36/A (sg13g2_buf_2)
     1    0.052066    0.088427    0.139562    0.648086 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088461    0.001617    0.649704 v sine_out[9] (out)
                                              0.649704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.649704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499703   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034490    0.001716    0.414659 ^ fanout56/A (sg13g2_buf_8)
     8    0.030288    0.028330    0.074637    0.489296 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028339    0.000786    0.490082 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.005180    0.024656    0.034614    0.524696 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024673    0.000334    0.525029 v output17/A (sg13g2_buf_2)
     1    0.052156    0.088428    0.130422    0.655451 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088501    0.001646    0.657097 v sine_out[21] (out)
                                              0.657097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034490    0.001716    0.414659 ^ fanout56/A (sg13g2_buf_8)
     8    0.030288    0.028330    0.074637    0.489296 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028354    0.001368    0.490664 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004674    0.023257    0.033419    0.524083 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.023259    0.000187    0.524271 v output16/A (sg13g2_buf_2)
     1    0.052843    0.090068    0.128943    0.653214 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090318    0.003897    0.657111 v sine_out[20] (out)
                                              0.657111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507111   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034490    0.001716    0.414659 ^ fanout56/A (sg13g2_buf_8)
     8    0.030288    0.028330    0.074637    0.489296 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028338    0.000693    0.489989 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005586    0.025801    0.035585    0.525575 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025822    0.000383    0.525958 v output13/A (sg13g2_buf_2)
     1    0.052189    0.088486    0.131007    0.656964 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088560    0.001655    0.658620 v sine_out[18] (out)
                                              0.658620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658620   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508620   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034490    0.001716    0.414659 ^ fanout56/A (sg13g2_buf_8)
     8    0.030288    0.028330    0.074637    0.489296 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028339    0.000779    0.490076 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005707    0.026144    0.035885    0.525960 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026165    0.000386    0.526346 v output18/A (sg13g2_buf_2)
     1    0.052018    0.088231    0.131016    0.657362 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088303    0.001603    0.658966 v sine_out[22] (out)
                                              0.658966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508966   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030494    0.002410    0.411765 ^ _130_/B (sg13g2_nor2_1)
     2    0.009665    0.038048    0.046257    0.458022 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038064    0.000655    0.458677 v _284_/A (sg13g2_and2_1)
     1    0.004963    0.025893    0.074598    0.533275 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025902    0.000337    0.533613 v output7/A (sg13g2_buf_2)
     1    0.052210    0.088518    0.131066    0.664679 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088592    0.001661    0.666339 v sine_out[12] (out)
                                              0.666339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516339   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052569    0.001467    0.325160 ^ fanout58/A (sg13g2_buf_8)
     7    0.042073    0.034218    0.087784    0.412943 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034490    0.001716    0.414659 ^ fanout56/A (sg13g2_buf_8)
     8    0.030288    0.028330    0.074637    0.489296 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028359    0.001517    0.490813 ^ _167_/A (sg13g2_nor2_1)
     1    0.006260    0.030703    0.040956    0.531769 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.030713    0.000476    0.532245 v output19/A (sg13g2_buf_2)
     1    0.052663    0.089847    0.132370    0.664615 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090092    0.003841    0.668456 v sine_out[23] (out)
                                              0.668456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518456   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030863    0.001679    0.409508 v fanout56/A (sg13g2_buf_8)
     8    0.029531    0.026346    0.078563    0.488071 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026370    0.001388    0.489459 v _175_/A (sg13g2_nand2_1)
     1    0.006417    0.035993    0.040652    0.530111 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036004    0.000480    0.530591 ^ output22/A (sg13g2_buf_2)
     1    0.052640    0.114110    0.140408    0.670999 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114302    0.003837    0.674836 ^ sine_out[26] (out)
                                              0.674836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524836   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030863    0.001679    0.409508 v fanout56/A (sg13g2_buf_8)
     8    0.029531    0.026346    0.078563    0.488071 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026374    0.001481    0.489553 v _170_/A (sg13g2_nand2_1)
     1    0.006335    0.035683    0.040405    0.529958 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035694    0.000484    0.530442 ^ output20/A (sg13g2_buf_2)
     1    0.052929    0.114700    0.140593    0.671036 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.114902    0.003937    0.674972 ^ sine_out[24] (out)
                                              0.674972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524972   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030489    0.002382    0.411737 ^ _143_/A (sg13g2_nor2_1)
     2    0.006272    0.031151    0.041925    0.453662 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031152    0.000195    0.453857 v _147_/A (sg13g2_nand2_1)
     2    0.007741    0.041940    0.046326    0.500183 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041942    0.000243    0.500426 ^ _275_/B (sg13g2_nor2_1)
     1    0.005713    0.028476    0.040668    0.541094 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028478    0.000239    0.541333 v output30/A (sg13g2_buf_2)
     1    0.051944    0.088137    0.132064    0.673396 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088169    0.001581    0.674977 v sine_out[3] (out)
                                              0.674977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030494    0.002410    0.411765 ^ _130_/B (sg13g2_nor2_1)
     2    0.009665    0.038048    0.046257    0.458022 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038068    0.000722    0.458744 v _136_/B (sg13g2_nand2b_2)
     4    0.015303    0.042513    0.047077    0.505821 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042519    0.000407    0.506228 ^ _278_/A (sg13g2_nor2_1)
     1    0.002750    0.024046    0.037695    0.543923 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024046    0.000108    0.544031 v output33/A (sg13g2_buf_2)
     1    0.052251    0.088567    0.130202    0.674233 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088642    0.001678    0.675911 v sine_out[6] (out)
                                              0.675911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525911   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030863    0.001679    0.409508 v fanout56/A (sg13g2_buf_8)
     8    0.029531    0.026346    0.078563    0.488071 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026373    0.001448    0.489519 v _172_/A (sg13g2_nand2_1)
     1    0.006796    0.037441    0.041765    0.531284 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.037453    0.000501    0.531785 ^ output21/A (sg13g2_buf_2)
     1    0.052527    0.113887    0.140979    0.672764 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114077    0.003807    0.676571 ^ sine_out[25] (out)
                                              0.676571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526571   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030494    0.002410    0.411765 ^ _130_/B (sg13g2_nor2_1)
     2    0.009665    0.038048    0.046257    0.458022 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038068    0.000722    0.458744 v _136_/B (sg13g2_nand2b_2)
     4    0.015303    0.042513    0.047077    0.505821 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042531    0.000698    0.506520 ^ _279_/A (sg13g2_nor2_1)
     1    0.004821    0.029523    0.042971    0.549491 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029524    0.000326    0.549817 v output34/A (sg13g2_buf_2)
     1    0.051989    0.088211    0.132607    0.682424 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088244    0.001595    0.684019 v sine_out[7] (out)
                                              0.684019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534019   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030494    0.002410    0.411765 ^ _130_/B (sg13g2_nor2_1)
     2    0.009665    0.038048    0.046257    0.458022 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038068    0.000722    0.458744 v _136_/B (sg13g2_nand2b_2)
     4    0.015303    0.042513    0.047077    0.505821 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042536    0.000786    0.506607 ^ _277_/A (sg13g2_nor2_1)
     1    0.005083    0.030218    0.043645    0.550252 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.030219    0.000341    0.550593 v output32/A (sg13g2_buf_2)
     1    0.052279    0.088650    0.133209    0.683802 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088726    0.001682    0.685484 v sine_out[5] (out)
                                              0.685484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535484   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030494    0.002410    0.411765 ^ _130_/B (sg13g2_nor2_1)
     2    0.009665    0.038048    0.046257    0.458022 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038068    0.000722    0.458744 v _136_/B (sg13g2_nand2b_2)
     4    0.015303    0.042513    0.047077    0.505821 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042536    0.000784    0.506605 ^ _276_/A (sg13g2_nor2_1)
     1    0.005708    0.031862    0.045221    0.551826 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031863    0.000406    0.552232 v output31/A (sg13g2_buf_2)
     1    0.052098    0.088391    0.133835    0.686068 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088425    0.001628    0.687696 v sine_out[4] (out)
                                              0.687696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537696   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030489    0.002382    0.411737 ^ _143_/A (sg13g2_nor2_1)
     2    0.006272    0.031151    0.041925    0.453662 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031152    0.000188    0.453850 v _144_/B (sg13g2_nand2_1)
     2    0.007079    0.041731    0.048589    0.502440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041731    0.000229    0.502668 ^ _212_/B (sg13g2_nor2_1)
     2    0.009589    0.039875    0.050620    0.553288 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039877    0.000263    0.553551 v output26/A (sg13g2_buf_2)
     1    0.052320    0.088781    0.137896    0.691447 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088818    0.001700    0.693147 v sine_out[2] (out)
                                              0.693147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.693147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543147   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030391    0.001785    0.411140 ^ _255_/A (sg13g2_nor4_1)
     1    0.003508    0.032204    0.041013    0.452153 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032205    0.000143    0.452296 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007377    0.084292    0.082162    0.534458 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084339    0.000899    0.535357 ^ output4/A (sg13g2_buf_2)
     1    0.052960    0.114777    0.164641    0.699998 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114984    0.003987    0.703985 ^ sine_out[0] (out)
                                              0.703985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030489    0.002382    0.411737 ^ _143_/A (sg13g2_nor2_1)
     2    0.006272    0.031151    0.041925    0.453662 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031152    0.000188    0.453850 v _144_/B (sg13g2_nand2_1)
     2    0.007079    0.041731    0.048589    0.502440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041731    0.000233    0.502673 ^ _145_/B (sg13g2_nand2_1)
     1    0.006191    0.047311    0.064594    0.567267 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.047337    0.000461    0.567728 v output9/A (sg13g2_buf_2)
     1    0.052200    0.088652    0.141388    0.709116 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088688    0.001659    0.710775 v sine_out[14] (out)
                                              0.710775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.710775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.560775   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030849    0.001590    0.409420 v fanout57/A (sg13g2_buf_1)
     4    0.018056    0.064484    0.099029    0.508449 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.064503    0.001063    0.509512 v _180_/A (sg13g2_nand2_1)
     1    0.006114    0.042169    0.052462    0.561974 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.042174    0.000452    0.562426 ^ output24/A (sg13g2_buf_2)
     1    0.053904    0.116696    0.145023    0.707449 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.116923    0.004210    0.711660 ^ sine_out[28] (out)
                                              0.711660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.711660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561660   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019261    0.042476    0.193287    0.318340 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042537    0.001422    0.319762 v fanout58/A (sg13g2_buf_8)
     7    0.041503    0.030599    0.088068    0.407830 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030849    0.001590    0.409420 v fanout57/A (sg13g2_buf_1)
     4    0.018056    0.064484    0.099029    0.508449 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.064573    0.001740    0.510189 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004979    0.042988    0.055963    0.566151 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.042989    0.000352    0.566503 ^ output23/A (sg13g2_buf_2)
     1    0.053826    0.116541    0.145328    0.711831 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.116767    0.004188    0.716020 ^ sine_out[27] (out)
                                              0.716020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566020   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073154    0.001111    0.341726 ^ fanout68/A (sg13g2_buf_8)
     6    0.034269    0.031784    0.095029    0.436756 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031797    0.000994    0.437749 ^ fanout67/A (sg13g2_buf_8)
     8    0.032440    0.029094    0.073912    0.511661 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029254    0.001913    0.513574 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003689    0.041740    0.061484    0.575058 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.041740    0.000273    0.575330 v output29/A (sg13g2_buf_2)
     1    0.054142    0.092174    0.138968    0.714298 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.092484    0.004376    0.718674 v sine_out[32] (out)
                                              0.718674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.718674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568674   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001145    0.125053 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019834    0.052518    0.198640    0.323693 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052571    0.001485    0.325177 ^ fanout59/A (sg13g2_buf_8)
     8    0.033062    0.030274    0.084177    0.409355 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030489    0.002382    0.411737 ^ _143_/A (sg13g2_nor2_1)
     2    0.006272    0.031151    0.041925    0.453662 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031152    0.000195    0.453857 v _147_/A (sg13g2_nand2_1)
     2    0.007741    0.041940    0.046326    0.500183 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041942    0.000239    0.500423 ^ _149_/B (sg13g2_nand2_1)
     1    0.007691    0.055348    0.070890    0.571313 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.055376    0.001003    0.572316 v output10/A (sg13g2_buf_2)
     1    0.052177    0.088673    0.145244    0.717560 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088708    0.001651    0.719211 v sine_out[15] (out)
                                              0.719211   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569211   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000977    0.125092 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006376    0.036401    0.174429    0.299520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036421    0.000192    0.299713 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010806    0.062787    0.387964    0.687677 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.062859    0.000904    0.688581 ^ fanout76/A (sg13g2_buf_8)
     8    0.041685    0.034428    0.092476    0.781056 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034818    0.002325    0.783382 ^ _128_/A (sg13g2_inv_2)
     5    0.019679    0.038071    0.044782    0.828164 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038081    0.000503    0.828667 v _293_/D (sg13g2_dfrbpq_1)
                                              0.828667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000977    0.125092 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275092   clock uncertainty
                                  0.000000    0.275092   clock reconvergence pessimism
                                 -0.039295    0.235797   library hold time
                                              0.235797   data required time
---------------------------------------------------------------------------------------------
                                              0.235797   data required time
                                             -0.828667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592870   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073154    0.001111    0.341726 ^ fanout68/A (sg13g2_buf_8)
     6    0.034269    0.031784    0.095029    0.436756 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031797    0.000994    0.437749 ^ fanout67/A (sg13g2_buf_8)
     8    0.032440    0.029094    0.073912    0.511661 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029234    0.001785    0.513446 ^ _183_/A (sg13g2_and2_1)
     2    0.006903    0.040299    0.088623    0.602069 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040305    0.000488    0.602557 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004300    0.030508    0.065927    0.668484 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030508    0.000312    0.668797 v output25/A (sg13g2_buf_2)
     1    0.053443    0.091037    0.132903    0.801700 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091319    0.004151    0.805852 v sine_out[29] (out)
                                              0.805852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.805852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655852   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023394    0.001473    0.058147 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021023    0.023744    0.065761    0.123908 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023761    0.001140    0.125048 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030579    0.073136    0.215568    0.340615 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.073154    0.001111    0.341726 ^ fanout68/A (sg13g2_buf_8)
     6    0.034269    0.031784    0.095029    0.436756 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031797    0.000994    0.437749 ^ fanout67/A (sg13g2_buf_8)
     8    0.032440    0.029094    0.073912    0.511661 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029234    0.001785    0.513446 ^ _183_/A (sg13g2_and2_1)
     2    0.006903    0.040299    0.088623    0.602069 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040305    0.000483    0.602552 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005576    0.033859    0.067548    0.670101 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.033865    0.000427    0.670527 v output27/A (sg13g2_buf_2)
     1    0.054472    0.093208    0.134001    0.804528 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.093894    0.006494    0.811023 v sine_out[30] (out)
                                              0.811023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.811023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661023   slack (MET)



