#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 20 23:18:08 2025
# Process ID: 58008
# Current directory: C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31120 C:\Users\gabma\Downloads\pb_logique_seq.xpr\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/vivado.log
# Journal file: C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.xpr
generate_target Simulation [get_files C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
update_compile_order -fileset sources_1
restart
run 300 ms
add_force {/simul_module_sig_tb/UUT_calc_param_1/i_reset} -radix hex {1 0ns} {0 500000ps} -repeat_every 1000000ps
restart
run 300 ms
restart
add_force {/simul_module_sig_tb/UUT_calc_param_1/i_reset} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 300 ms
add_force {/simul_module_sig_tb/UUT_calc_param_1/i_reset} -radix hex {1 0ns} {0 450000ps} -repeat_every 900000ps
restart
run 300 ms
restart
add_force {/simul_module_sig_tb/UUT_calc_param_1/i_reset} -radix hex {1 0ns} {0 1000000000ps} -repeat_every 2000000000ps
run 300 ms
remove_forces { {/simul_module_sig_tb/UUT_calc_param_1/i_reset} }
restart
run 300 ms
