/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 27967224              Instructions: 23232896              IPC: 0.83072

Periodic:          Cycles: 27967224              Instructions: 23232896              IPC: 0.83072

ICACHE_MISS                                     732391       13.111%           732391       13.111%
ICACHE_HIT                                     4853813       86.889%          4853813       86.889%
                                               5586204      100.000%          5586204      100.000%
                                                  0.87         0.82              0.87         0.82

ICACHE_MISS_ONPATH                              412828       56.367%           412828       56.367%
ICACHE_MISS_OFFPATH                             319563       43.633%           319563       43.633%
                                                732391      100.000%           732391      100.000%
                                                  0.44         0.47              0.44         0.47

ICACHE_MISS_NOT_PREFETCHED                        2214        0.303%             2214        0.303%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH         339259       46.447%           339259       46.447%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH          388953       53.250%           388953       53.250%
                                                730426      100.000%           730426      100.000%
                                                  3.52         2.62              3.52         2.62

ICACHE_HIT_ONPATH                              3240706       66.766%          3240706       66.766%
ICACHE_HIT_OFFPATH                             1613107       33.234%          1613107       33.234%
                                               4853813      100.000%          4853813      100.000%
                                                  0.33         0.43              0.33         0.43

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_BY_FDIP_ONPATH                            0         -nan%                0         -nan%
ICACHE_HIT_BY_FDIP_OFFPATH                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH              39262        5.407%            39262        5.407%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH            686909       94.593%           686909       94.593%
                                                726171      100.000%           726171      100.000%
                                                  0.95         0.92              0.95         0.92

ICACHE_HIT_ONPATH_BY_FDIP                            0        0.000%                0        0.000%
ICACHE_HIT_OFFPATH_BY_FDIP                           0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP             408615       55.948%           408615       55.948%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP            317556       43.480%           317556       43.480%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                 2214        0.303%             2214        0.303%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                1965        0.269%             1965        0.269%
                                                730350      100.000%           730350      100.000%
                                                  2.46         0.60              2.46         0.60

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

FT_UOP_CACHE_HIT_ON_PATH                             0        0.000%                0        0.000%
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH           3240706       88.701%          3240706       88.701%
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH           412828       11.299%           412828       11.299%
                                               3653534      100.000%          3653534      100.000%
                                                  1.11         0.49              1.11         0.49

FT_UOP_CACHE_HIT_OFF_PATH                            0        0.000%                0        0.000%
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH          1613107       83.465%          1613107       83.465%
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH          319563       16.535%           319563       16.535%
                                               1932670      100.000%          1932670      100.000%
                                                  1.17         0.60              1.17         0.60

UOPS_SERVED_BY_ICACHE_ON_PATH                 27704678      100.000%         27704678      100.000%
UOPS_SERVED_BY_UOP_CACHE_ON_PATH                     0        0.000%                0        0.000%
                                              27704678      100.000%         27704678      100.000%
                                                  0.00         0.00              0.00         0.00

UOPS_SERVED_BY_ICACHE_OFF_PATH                27436102      100.000%         27436102      100.000%
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH                    0        0.000%                0        0.000%
                                              27436102      100.000%         27436102      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_HIT_UOP_CACHE_MISS_ON_PATH                    0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH                     0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH                   0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH                   0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH                    0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH                  0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH             0                              0              

UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH             0                              0              

UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH             0                              0              

UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH             0                              0              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH             0         -nan%                0         -nan%
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0               245      100.000%              245      100.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0        0.000%                0        0.000%
                                                   245      100.000%              245      100.000%
                                                  0.00         0.00              0.00         0.00

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0           245      100.000%              245      100.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0        0.000%                0        0.000%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0        0.000%                0        0.000%
                                                   245      100.000%              245      100.000%
                                                  0.00         0.00              0.00         0.00

UOP_CACHE_FT_LINES_1_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_2_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_3_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_4_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_5_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_6_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_7_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_8_ON_PATH                         0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_LINES_1_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_2_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_3_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_4_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_5_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_6_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_7_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_8_OFF_PATH                        0         -nan%                0         -nan%
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                     384043        4.813%           384043        4.813%
DCACHE_ST_BUFFER_HIT                             38002        0.476%            38002        0.476%
DCACHE_HIT                                     7557154       94.711%          7557154       94.711%
                                               7979199      100.000%          7979199      100.000%
                                                  1.90         1.85              1.90         1.85

DCACHE_MISS_ONPATH                              384043       93.158%           384043       93.158%
DCACHE_MISS_OFFPATH                              28206        6.842%            28206        6.842%
                                                412249      100.000%           412249      100.000%
                                                  0.07         0.24              0.07         0.24

DCACHE_ST_BUFFER_HIT_ONPATH                      38002       97.414%            38002       97.414%
DCACHE_ST_BUFFER_HIT_OFFPATH                      1009        2.586%             1009        2.586%
                                                 39011      100.000%            39011      100.000%
                                                  0.03         0.16              0.03         0.16

DCACHE_HIT_ONPATH                              7557154       92.890%          7557154       92.890%
DCACHE_HIT_OFFPATH                              578450        7.110%           578450        7.110%
                                               8135604      100.000%          8135604      100.000%
                                                  0.07         0.25              0.07         0.25

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS_LD                                  172594       44.941%           172594       44.941%
DCACHE_MISS_ST                                  211449       55.059%           211449       55.059%
                                                384043      100.000%           384043      100.000%
                                                  0.55         0.53              0.55         0.53

DCACHE_MISS_LD_ONPATH                           172594       87.426%           172594       87.426%
DCACHE_MISS_LD_OFFPATH                           24824       12.574%            24824       12.574%
                                                197418      100.000%           197418      100.000%
                                                  0.13         0.31              0.13         0.31

DCACHE_MISS_ST_ONPATH                           211449       98.426%           211449       98.426%
DCACHE_MISS_ST_OFFPATH                            3382        1.574%             3382        1.574%
                                                214831      100.000%           214831      100.000%
                                                  0.02         0.12              0.02         0.12

DCACHE_MISS_WAITMEM                              80661                          80661              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

RAMULATOR_QUEUE_ENQUEUED                             0                              0              

RAMULATOR_QUEUE_FULL                                 0                              0              

BUS_DEMAND_ACCESS                              1464049                        1464049              

BUS_PREF_ACCESS                                  18523                          18523              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                               1674224                        1674224              

L1_PREF_ACCESS                                 2255380                        2255380              

L1_ACCESS                                      3846106                        3846106              

MLC_DEMAND_ACCESS                               203243                         203243              

MLC_PREF_ACCESS                                1529178                        1529178              

MLC_ACCESS                                     1732421                        1732421              

L1_HIT                                           24950       46.771%            24950       46.771%
L1_MISS                                          28395       53.229%            28395       53.229%
                                                 53345      100.000%            53345      100.000%
                                                  0.53         0.52              0.53         0.52

L1_HIT_ALL                                      109294        6.845%           109294        6.845%
L1_MISS_ALL                                    1487304       93.155%          1487304       93.155%
                                               1596598      100.000%          1596598      100.000%
                                                  0.93         0.90              0.93         0.90

L1_DEMAND_MISS                                   28231        1.898%            28231        1.898%
L1_PREF_REQ_MISS                                 18523        1.245%            18523        1.245%
L1_WB_MISS                                     1440550       96.856%          1440550       96.856%
                                               1487304      100.000%          1487304      100.000%
                                                  1.95         1.92              1.95         1.92

L1_DEMAND_HIT                                    24946       22.825%            24946       22.825%
L1_PREF_REQ_HIT                                  11057       10.117%            11057       10.117%
L1_WB_HIT                                        73291       67.059%            73291       67.059%
                                                109294      100.000%           109294      100.000%
                                                  1.44         1.27              1.44         1.27

L1_MISS_ONPATH                                   25247       88.914%            25247       88.914%
L1_MISS_OFFPATH                                   3148       11.086%             3148       11.086%
                                                 28395      100.000%            28395      100.000%
                                                  0.11         0.30              0.11         0.30

L1_MISS_ALL_ONPATH                               99328        6.678%            99328        6.678%
L1_MISS_ALL_OFFPATH                            1387976       93.322%          1387976       93.322%
                                               1487304      100.000%          1487304      100.000%
                                                  0.93         0.90              0.93         0.90

L1_HIT_ONPATH                                    24611       98.641%            24611       98.641%
L1_HIT_OFFPATH                                     339        1.359%              339        1.359%
                                                 24950      100.000%            24950      100.000%
                                                  0.01         0.11              0.01         0.11

L1_HIT_ALL_ONPATH                                96499       88.293%            96499       88.293%
L1_HIT_ALL_OFFPATH                               12795       11.707%            12795       11.707%
                                                109294      100.000%           109294      100.000%
                                                  0.12         0.30              0.12         0.30

L1_HIT_ONPATH_SAT_BY_OFFPATH                         0         -nan%                0         -nan%
L1_HIT_ONPATH_SAT_BY_ONPATH                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH                        0         -nan%                0         -nan%
L1_HIT_OFFPATH_SAT_BY_ONPATH                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  0         -nan%                0         -nan%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_FILL_OFFPATH_IFETCH                               0                              0              

L1_FILL_OFFPATH_DATA                                 0                              0              

L1_FILL_OFFPATH                                      0                              0              

L1_USE_OFFPATH_IFETCH                                0          -nan                0          -nan

L1_USE_OFFPATH_DATA                                  0          -nan                0          -nan

L1_USE_OFFPATH                                       0          -nan                0          -nan

JUST_L1_USE_OFFPATH                                  0          -nan                0          -nan

L1_FILL_ONPATH_IFETCH                                0                              0              

L1_FILL_ONPATH_DATA                                  0                              0              

L1_FILL_ONPATH                                       0                              0              

L1_USE_ONPATH_IFETCH                                 0          -nan                0          -nan

L1_USE_ONPATH_DATA                                   0          -nan                0          -nan

L1_USE_ONPATH                                        0          -nan                0          -nan

L1_CYCLE                                      27967224                       27967224              

L1_LINES                                  844449870704    30194.2685     844449870704    30194.2685

MLC_HIT                                          75012       58.849%            75012       58.849%
MLC_MISS                                         52454       41.151%            52454       41.151%
                                                127466      100.000%           127466      100.000%
                                                  0.41         0.46              0.41         0.46

MLC_HIT_ALL                                     194871       11.258%           194871       11.258%
MLC_MISS_ALL                                   1536147       88.742%          1536147       88.742%
                                               1731018      100.000%          1731018      100.000%
                                                  0.89         0.84              0.89         0.84

MLC_DEMAND_MISS                                  52454        3.415%            52454        3.415%
MLC_PREF_REQ_MISS                                    0        0.000%                0        0.000%
MLC_WB_MISS                                    1483693       96.585%          1483693       96.585%
                                               1536147      100.000%          1536147      100.000%
                                                  1.93         1.90              1.93         1.90

MLC_DEMAND_HIT                                   75012       38.493%            75012       38.493%
MLC_PREF_REQ_HIT                                     0        0.000%                0        0.000%
MLC_WB_HIT                                      119859       61.507%           119859       61.507%
                                                194871      100.000%           194871      100.000%
                                                  1.23         1.14              1.23         1.14

MLC_MISS_ONPATH                                  46697       89.025%            46697       89.025%
MLC_MISS_OFFPATH                                  5757       10.975%             5757       10.975%
                                                 52454      100.000%            52454      100.000%
                                                  0.11         0.30              0.11         0.30

MLC_MISS_ALL_ONPATH                             132592        8.631%           132592        8.631%
MLC_MISS_ALL_OFFPATH                           1403555       91.369%          1403555       91.369%
                                               1536147      100.000%          1536147      100.000%
                                                  0.91         0.88              0.91         0.88

MLC_HIT_ONPATH                                   69631       92.826%            69631       92.826%
MLC_HIT_OFFPATH                                   5381        7.174%             5381        7.174%
                                                 75012      100.000%            75012      100.000%
                                                  0.07         0.25              0.07         0.25

MLC_HIT_ALL_ONPATH                              137336       70.475%           137336       70.475%
MLC_HIT_ALL_OFFPATH                              57535       29.525%            57535       29.525%
                                                194871      100.000%           194871      100.000%
                                                  0.30         0.42              0.30         0.42

L1_QUEUE_OCCUPANCY                            59893636        2.1416         59893636        2.1416

MLC_QUEUE_OCCUPANCY                           58297038        2.0845         58297038        2.0845

DCACHE_FILL_PORT_UNAVAILABLE_ONPATH               2470                           2470              

DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH               195                            195              

DCACHE_FILL_OFFPATH                                  0                              0              

DCACHE_USE_OFFPATH                                   0          -nan                0          -nan

DCACHE_FILL_ONPATH                                   0                              0              

DCACHE_USE_ONPATH                                    0          -nan                0          -nan

ICACHE_FILL_OFFPATH                                  0                              0              

ICACHE_USE_OFFPATH                                   0          -nan                0          -nan

ICACHE_FILL_ONPATH                                   0                              0              

ICACHE_USE_ONPATH                                    0          -nan                0          -nan

REQBUF_CREATE_ONPATH                            397660                         397660              

REQBUF_ONPATH_MATCH_OFFPATH                          0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_DATA                       110405                         110405              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                     0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_IFETCH                       2214                           2214              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                   0        0.0000                0        0.0000

REQBUF_CREATE_OFFPATH                          1461722                        1461722              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_DCACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_L1_FILL_OFFPATH_USED                            0         -nan%                0         -nan%
DIST_L1_FILL_OFFPATH_NOTUSED                         0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH_PARTIAL                          0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                             0        0.000%                0        0.000%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                              221244      100.000%           221244      100.000%
                                                221244      100.000%           221244      100.000%
                                                  2.00         2.00              2.00         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL                    0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_USED_FULL                       0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                             221244      100.000%           221244      100.000%
                                                221244      100.000%           221244      100.000%
                                                  3.00         3.00              3.00         3.00

DIST_ICACHE_FILL                                     0                              0              

DIST_DCACHE_FILL                                     0                              0              

DIST_L1_FILL                                         0                              0              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                            4633        3.494%             4633        3.494%
MLC_MISS_ONPATH_DFETCH                           21212       15.998%            21212       15.998%
MLC_MISS_ONPATH_DSTORE                           20852       15.726%            20852       15.726%
MLC_MISS_ONPATH_IPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                               62848       47.400%            62848       47.400%
MLC_MISS_ONPATH_WB_NODIRTY                       23047       17.382%            23047       17.382%
                                                132592      100.000%           132592      100.000%
                                                  3.89         2.43              3.89         2.43

MLC_MISS_OFFPATH_IFETCH                           2113        0.151%             2113        0.151%
MLC_MISS_OFFPATH_DFETCH                           2989        0.213%             2989        0.213%
MLC_MISS_OFFPATH_DSTORE                            655        0.047%              655        0.047%
MLC_MISS_OFFPATH_IPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_DPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB                                125        0.009%              125        0.009%
MLC_MISS_OFFPATH_WB_NODIRTY                    1397673       99.581%          1397673       99.581%
                                               1403555      100.000%          1403555      100.000%
                                                  5.98         5.97              5.98         5.97

MLC_HIT_ONPATH_IFETCH                             1243        0.905%             1243        0.905%
MLC_HIT_ONPATH_DFETCH                            44295       32.253%            44295       32.253%
MLC_HIT_ONPATH_DSTORE                            24093       17.543%            24093       17.543%
MLC_HIT_ONPATH_IPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                13118        9.552%            13118        9.552%
MLC_HIT_ONPATH_WB_NODIRTY                        54587       39.747%            54587       39.747%
                                                137336      100.000%           137336      100.000%
                                                  3.54         3.17              3.54         3.17

MLC_HIT_OFFPATH_IFETCH                             360        0.626%              360        0.626%
MLC_HIT_OFFPATH_DFETCH                            4326        7.519%             4326        7.519%
MLC_HIT_OFFPATH_DSTORE                             695        1.208%              695        1.208%
MLC_HIT_OFFPATH_IPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                   6        0.010%                6        0.010%
MLC_HIT_OFFPATH_WB_NODIRTY                       52148       90.637%            52148       90.637%
                                                 57535      100.000%            57535      100.000%
                                                  5.54         5.45              5.54         5.45

L1_MISS_ONPATH_IFETCH                             5501        5.538%             5501        5.538%
L1_MISS_ONPATH_DFETCH                            12938       13.026%            12938       13.026%
L1_MISS_ONPATH_DSTORE                             6808        6.854%             6808        6.854%
L1_MISS_ONPATH_IPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                50990       51.335%            50990       51.335%
L1_MISS_ONPATH_WB_NODIRTY                        23091       23.247%            23091       23.247%
                                                 99328      100.000%            99328      100.000%
                                                  4.23         2.62              4.23         2.62

L1_MISS_OFFPATH_IFETCH                            1576        0.114%             1576        0.114%
L1_MISS_OFFPATH_DFETCH                            1233        0.089%             1233        0.089%
L1_MISS_OFFPATH_DSTORE                             339        0.024%              339        0.024%
L1_MISS_OFFPATH_IPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                4071        0.293%             4071        0.293%
L1_MISS_OFFPATH_WB_NODIRTY                     1380757       99.480%          1380757       99.480%
                                               1387976      100.000%          1387976      100.000%
                                                  5.98         5.97              5.98         5.97

L1_HIT_ONPATH_IFETCH                               346        0.359%              346        0.359%
L1_HIT_ONPATH_DFETCH                              9811       10.167%             9811       10.167%
L1_HIT_ONPATH_DSTORE                             14454       14.978%            14454       14.978%
L1_HIT_ONPATH_IPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                 11648       12.071%            11648       12.071%
L1_HIT_ONPATH_WB_NODIRTY                         60240       62.426%            60240       62.426%
                                                 96499      100.000%            96499      100.000%
                                                  4.75         4.20              4.75         4.20

L1_HIT_OFFPATH_IFETCH                               46        0.360%               46        0.360%
L1_HIT_OFFPATH_DFETCH                              273        2.134%              273        2.134%
L1_HIT_OFFPATH_DSTORE                               20        0.156%               20        0.156%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                 1186        9.269%             1186        9.269%
L1_HIT_OFFPATH_WB_NODIRTY                        11270       88.081%            11270       88.081%
                                                 12795      100.000%            12795      100.000%
                                                  5.77         5.47              5.77         5.47

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                             566556                         566556              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                82902                          82902              

CORE_MEM_BLOCKED                                 74046                          74046              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                 2241        2.503%             2241        2.503%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                60540       67.631%            60540       67.631%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                20121       22.478%            20121       22.478%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                     2039        2.278%             2039        2.278%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY             4574        5.110%             4574        5.110%
                                                 89515      100.000%            89515      100.000%
                                                  1.55         1.29              1.55         1.29

MEM_QUEUE_FULL                                  476135                         476135              

MEM_REQ_BUFFER_MISS                            1860288       16.686%          1860288       16.686%
MEM_REQ_BUFFER_HIT                             9288248       83.314%          9288248       83.314%
                                              11148536      100.000%         11148536      100.000%
                                                  0.83         0.78              0.83         0.78

MEM_REQ_FDIP_BUFFER_HIT                        8989566                        8989566              

MEM_REQ_FDIP_CYCLE_DELTA                    2132240196                     2132240196              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                  4866                           4866              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA               344551                         344551              

MEM_REQ_IFETCH                                    4171        0.224%             4171        0.224%
MEM_REQ_DFETCH                                   72822        3.916%            72822        3.916%
MEM_REQ_DSTORE                                   46295        2.490%            46295        2.490%
MEM_REQ_IPRF                                         0        0.000%                0        0.000%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                       79045        4.251%            79045        4.251%
MEM_REQ_WB_NODIRTY                             1657049       89.118%          1657049       89.118%
                                               1859382      100.000%          1859382      100.000%
                                                  5.65         5.45              5.65         5.45

LD_NO_FORWARD                                  6012344       77.585%          6012344       77.585%
FORWARDED_LD                                   1737066       22.415%          1737066       22.415%
                                               7749410      100.000%          7749410      100.000%
                                                  0.22         0.38              0.22         0.38

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                    4449       41.556%             4449       41.556%
PROMOTION_QL1                                     6257       58.444%             6257       58.444%
                                                 10706      100.000%            10706      100.000%
                                                  0.58         0.55              0.58         0.55

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                 9280                           9280              

PROMOTION_QMLC_FILL                              17482                          17482              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                    12501                          12501              

ICACHE_FILL_CORRECT_REQ                         504548       32.886%           504548       32.886%
ICACHE_FILL_INCORRECT_REQ                      1029693       67.114%          1029693       67.114%
                                               1534241      100.000%          1534241      100.000%
                                                  0.67         0.61              0.67         0.61

ICACHE_FILL_CORRECT_REQ_BY_FDIP                 501311       32.675%           501311       32.675%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP              1028759       67.053%          1028759       67.053%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND          3237        0.211%             3237        0.211%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND           934        0.061%              934        0.061%
                                               1534241      100.000%          1534241      100.000%
                                                  0.68         0.28              0.68         0.28

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD         39051                          39051              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD          9550                           9550              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD        348966                         348966              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD          9869                           9869              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA      8134393697422                  8134393697422              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND        838555                         838555              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP     234020224                      234020224              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD       1043081                        1043081              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD        135556                         135556              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA    16424816683168                  16424816683168              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND        257435                         257435              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP     324438755                      324438755              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD        241060                         241060              

MEM_REQ_INIT                                   1860487                        1860487              

MEM_REQ_COMPLETE                               1814491        0.9753          1814491        0.9753

MEM_REQ_KILLED                                   44863        0.0241            44863        0.0241

MEM_REQ_COMPLETE_MLC                            217918        0.1171           217918        0.1171

MEM_REQ_COMPLETE_L1                              64972        0.0349            64972        0.0349

MEM_REQ_COMPLETE_MEM                           1531601        0.8232          1531601        0.8232

MEM_REQ_INIT_ONPATH                             397660        0.2137           397660        0.2137

MEM_REQ_INIT_OFFPATH                           1461722        0.7857          1461722        0.7857

MEM_REQ_COMPLETE_ONPATH                         712393        0.3926           712393        0.3926

MEM_REQ_COMPLETE_OFFPATH                       1102098        0.6074          1102098        0.6074

MEM_REQ_INIT_IFETCH                               4171        0.252%             4171        0.252%
MEM_REQ_INIT_DFETCH                              72822        4.404%            72822        4.404%
MEM_REQ_INIT_DSTORE                              46295        2.800%            46295        2.800%
MEM_REQ_INIT_IPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                  79045        4.781%            79045        4.781%
MEM_REQ_INIT_WB_NODIRTY                        1451053       87.763%          1451053       87.763%
                                               1653386      100.000%          1653386      100.000%
                                                  5.60         5.39              5.60         5.39

MEM_REQ_COMPLETE_IFETCH                          58537        3.146%            58537        3.146%
MEM_REQ_COMPLETE_DFETCH                         250159       13.445%           250159       13.445%
MEM_REQ_COMPLETE_DSTORE                          46674        2.508%            46674        2.508%
MEM_REQ_COMPLETE_IPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                              83530        4.489%            83530        4.489%
MEM_REQ_COMPLETE_WB_NODIRTY                    1421754       76.412%          1421754       76.412%
                                               1860654      100.000%          1860654      100.000%
                                                  4.99         4.71              4.99         4.71

MEM_REQ_KILLED_IFETCH                           159833      100.000%           159833      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                159833      100.000%           159833      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                      46820        3.108%            46820        3.108%
MEM_REQ_INIT_OFFPATH_DFETCH                       7350        0.488%             7350        0.488%
MEM_REQ_INIT_OFFPATH_DSTORE                       1362        0.090%             1362        0.090%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                1451053       96.314%          1451053       96.314%
                                               1506585      100.000%          1506585      100.000%
                                                  5.79         5.69              5.79         5.69

MEM_REQ_INIT_ONPATH_IFETCH                        2214        1.155%             2214        1.155%
MEM_REQ_INIT_ONPATH_DFETCH                       65472       34.160%            65472       34.160%
MEM_REQ_INIT_ONPATH_DSTORE                       44933       23.444%            44933       23.444%
MEM_REQ_INIT_ONPATH_IPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                           79045       41.241%            79045       41.241%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                191664      100.000%           191664      100.000%
                                                  2.87         1.80              2.87         1.80

MEM_REQ_MATCH_IFETCH                             40788        1.679%            40788        1.679%
MEM_REQ_MATCH_DFETCH                            291669       12.005%           291669       12.005%
MEM_REQ_MATCH_DSTORE                            157156        6.469%           157156        6.469%
MEM_REQ_MATCH_IPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                 18896        0.778%            18896        0.778%
MEM_REQ_MATCH_WB_NODIRTY                       1921040       79.070%          1921040       79.070%
                                               2429549      100.000%          2429549      100.000%
                                                  5.03         4.83              5.03         4.83

MEM_REQ_COMPLETE_OFFPATH_IFETCH                  13379        1.214%            13379        1.214%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                   5243        0.476%             5243        0.476%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                    886        0.080%              886        0.080%
MEM_REQ_COMPLETE_OFFPATH_IPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                       8022        0.728%             8022        0.728%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY            1074568       97.502%          1074568       97.502%
                                               1102098      100.000%          1102098      100.000%
                                                  5.89         5.83              5.89         5.83

MEM_REQ_COMPLETE_ONPATH_IFETCH                   15578        2.819%            15578        2.819%
MEM_REQ_COMPLETE_ONPATH_DFETCH                   68500       12.397%            68500       12.397%
MEM_REQ_COMPLETE_ONPATH_DSTORE                   45788        8.287%            45788        8.287%
MEM_REQ_COMPLETE_ONPATH_IPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                       75508       13.665%            75508       13.665%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY              347186       62.832%           347186       62.832%
                                                552560      100.000%           552560      100.000%
                                                  4.74         4.18              4.74         4.18

MEM_REQ_COMPLETE_MEM_IFETCH                     187187       11.181%           187187       11.181%
MEM_REQ_COMPLETE_MEM_DFETCH                      25122        1.501%            25122        1.501%
MEM_REQ_COMPLETE_MEM_DSTORE                      21886        1.307%            21886        1.307%
MEM_REQ_COMPLETE_MEM_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                          70406        4.205%            70406        4.205%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                1369606       81.806%          1369606       81.806%
                                               1674207      100.000%          1674207      100.000%
                                                  5.16         4.77              5.16         4.77

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE             29074                          29074              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF               940                            940              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                      66575       32.435%            66575       32.435%
MEM_REQ_COMPLETE_MLC_DFETCH                      48621       23.688%            48621       23.688%
MEM_REQ_COMPLETE_MLC_DSTORE                      24788       12.077%            24788       12.077%
MEM_REQ_COMPLETE_MLC_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                          13124        6.394%            13124        6.394%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                  52148       25.406%            52148       25.406%
                                                205256      100.000%           205256      100.000%
                                                  2.32         2.39              2.32         2.39

CORE_MLP_CLUSTERS                                77634                          77634              

CORE_MLP                                     484049962                      484049962              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     3562189       12.737%          3562189       12.737%
CORE_MLP_1                                      981426        3.509%           981426        3.509%
CORE_MLP_2                                      377396        1.349%           377396        1.349%
CORE_MLP_3                                      297491        1.064%           297491        1.064%
CORE_MLP_4                                      213211        0.762%           213211        0.762%
CORE_MLP_5                                      192124        0.687%           192124        0.687%
CORE_MLP_6                                      170322        0.609%           170322        0.609%
CORE_MLP_7                                      152343        0.545%           152343        0.545%
CORE_MLP_8                                      150687        0.539%           150687        0.539%
CORE_MLP_9                                      159542        0.570%           159542        0.570%
CORE_MLP_10                                     179321        0.641%           179321        0.641%
CORE_MLP_11                                     245419        0.878%           245419        0.878%
CORE_MLP_12                                     618312        2.211%           618312        2.211%
CORE_MLP_13                                     587251        2.100%           587251        2.100%
CORE_MLP_14                                     548359        1.961%           548359        1.961%
CORE_MLP_15                                     568778        2.034%           568778        2.034%
CORE_MLP_16                                     568414        2.032%           568414        2.032%
CORE_MLP_17                                     564813        2.020%           564813        2.020%
CORE_MLP_18                                     598304        2.139%           598304        2.139%
CORE_MLP_19                                     625287        2.236%           625287        2.236%
CORE_MLP_20                                     696669        2.491%           696669        2.491%
CORE_MLP_21                                     908262        3.248%           908262        3.248%
CORE_MLP_22                                    1547301        5.533%          1547301        5.533%
CORE_MLP_23                                    3016420       10.786%          3016420       10.786%
CORE_MLP_24                                    5068587       18.123%          5068587       18.123%
CORE_MLP_25                                    3303854       11.813%          3303854       11.813%
CORE_MLP_26                                     257483        0.921%           257483        0.921%
CORE_MLP_27                                     241175        0.862%           241175        0.862%
CORE_MLP_28                                    1535021        5.489%          1535021        5.489%
CORE_MLP_29                                      22155        0.079%            22155        0.079%
CORE_MLP_30                                       9308        0.033%             9308        0.033%
CORE_MLP_31                                          0        0.000%                0        0.000%
CORE_MLP_32                                          0        0.000%                0        0.000%
                                              27967224      100.000%         27967224      100.000%
                                                 17.31         7.06             17.31         7.06

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                 1401        0.085%             1401        0.085%
MLC_LD_BANK_AVAIL                              1653386       99.915%          1653386       99.915%
                                               1654787      100.000%          1654787      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                77634      100.000%            77634      100.000%
                                                 77634      100.000%            77634      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                736404       32.311%           736404       32.311%
L1_LD_BANK_AVAIL                               1542680       67.689%          1542680       67.689%
                                               2279084      100.000%          2279084      100.000%
                                                  0.68         0.62              0.68         0.62

L1_ST_BANK_BLOCK                                     3        0.006%                3        0.006%
L1_ST_BANK_AVAIL                                 53919       99.994%            53919       99.994%
                                                 53922      100.000%            53922      100.000%
                                                  1.00         1.00              1.00         1.00

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                        1482547       99.682%          1482547       99.682%
L1_WB_FILL                                        4732        0.318%             4732        0.318%
                                               1487279      100.000%          1487279      100.000%
                                                  0.00         0.06              0.00         0.06

L1_DEMAND_FILL                                 1464024       98.751%          1464024       98.751%
L1_PREF_FILL                                     18523        1.249%            18523        1.249%
                                               1482547      100.000%          1482547      100.000%
                                                  0.01         0.11              0.01         0.11

MLC_FILL                                       1514447       98.501%          1514447       98.501%
MLC_WB_FILL                                      23047        1.499%            23047        1.499%
                                               1537494      100.000%          1537494      100.000%
                                                  0.01         0.12              0.01         0.12

MLC_DEMAND_FILL                                1513147       99.914%          1513147       99.914%
MLC_PREF_FILL                                     1300        0.086%             1300        0.086%
                                               1514447      100.000%          1514447      100.000%
                                                  0.00         0.03              0.00         0.03

NORESET_L1_FILL                                1487279                        1487279              

NORESET_L1_FILL_NONPREF                          32963                          32963              

NORESET_L1_FILL_PREF                           1454316                        1454316              

NORESET_L1_EVICT                               1454511                        1454511              

NORESET_L1_EVICT_NONPREF                       1436482                        1436482              

NORESET_L1_EVICT_PREF_USED                       13593                          13593              

NORESET_L1_EVICT_PREF_UNUSED                      4436                           4436              

NORESET_L1_PREF_USED                             12632                          12632              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                            13574720                       13574720              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                4732                           4732              

WB_MLC_MISS_FILL_MLC                             23047                          23047              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                     120417                         120417              

DCACHE_WB_REQ                                    77642        0.6448            77642        0.6448

DCACHE_WB_REQ_DIRTY                              77642      100.000%            77642      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                 77642      100.000%            77642      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                     504548                         504548              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                    44863        0.0303            44863        0.0303

MLC_FILL_DIRTY                                   53919        0.0356            53919        0.0356

ICACHE_UNUSEFUL_CL_CYC                               0                              0              

ICACHE_UNUSEFUL_CL                                   0                              0              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                          312                            312              

MLC_NEWREQ_MATCHED_L2_PREF                        1300                           1300              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                  19        0.0146               19        0.0146

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nanDEDEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                       11        0.001%               11        0.001%
WB_MATCH_WB                                          0        0.000%                0        0.000WBWB_MATCH_WB_FILTERED                           1212174       99.999%          1212174       99.999%
                                               1212185      100.000%          1212185      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              MEMEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH             2583        0.881%             2583        0.881MEMEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC        290549       99.119%           290549       99.119%
                                                293132      100.000%           293132      100.000%
                                                  0.99         0.99              0.99         0.99TOTOTAL_ONPATH_ICACHE_FILLS                            0                              0              TOTOTAL_ONPATH_DCACHE_FILLS                            0                              0              TOTOTAL_ONPATH_L1_FILLS                                0                              0              PEPER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000PEPER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000PEPER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000PEPER1K_L1_DEMAND_MISS_ONPATH                      25247        1.0867            25247        1.0867PEPER1K_L1_DEMAND_MISS_OFFPATH                      3148        0.1355             3148        0.1355L2L2_IDEAL_FILL_L1                                     0         -nan%                0         -nanL2L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanL2L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nanL2L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanHPHPS_MISS_DELTA__0                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__1                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__2                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__3                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__4                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__5                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__6                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__7                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__8                                    0         -nan%                0         -nanHPHPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanHPHPS_HIT_DELTA__0                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__1                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__2                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__3                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__4                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__5                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__6                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__7                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__8                                     0         -nan%                0         -nanHPHPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanDC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                               11996                          11996              

PREF_L1_TOTAL_USED                                8824       73.558%             8824       73.558%
PREF_L1_TOTAL_PARTIAL_USED                        1097        9.145%             1097        9.145%
PREF_L1_TOTAL_NOT_USED                            2075       17.297%             2075       17.297%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                 11996      100.000%            11996      100.000%
                                                  0.44         0.67              0.44         0.67

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                              10276       90.315%            10276       90.315%
PREF_MLC_TOTAL_PARTIAL_USED                       1102        9.685%             1102        9.685%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                 11378      100.000%            11378      100.000%
                                                  0.10         0.28              0.10         0.28

CORE_MLC_PREF_REQ_MISS                               0        0.000%                0        0.000%
CORE_MLC_DEMAND_MISS                             26221        5.146%            26221        5.146%
CORE_MLC_WB_MISS                                483308       94.854%           483308       94.854%
                                                509529      100.000%           509529      100.000%
                                                  1.95         1.91              1.95         1.91

CORE_MLC_PREF_REQ_HIT                                0        0.000%                0        0.000%
CORE_MLC_DEMAND_HIT                              24983       35.624%            24983       35.624%
CORE_MLC_WB_HIT                                  45147       64.376%            45147       64.376%
                                                 70130      100.000%            70130      100.000%
                                                  1.64         1.40              1.64         1.40

CORE_MLC_HIT                                     24983       48.791%            24983       48.791%
CORE_MLC_MISS                                    26221       51.209%            26221       51.209%
                                                 51204      100.000%            51204      100.000%
                                                  0.51         0.51              0.51         0.51

CORE_MLC_FILL                                   503153       98.533%           503153       98.533%
CORE_MLC_WB_FILL                                  7493        1.467%             7493        1.467%
                                                510646      100.000%           510646      100.000%
                                                  0.01         0.12              0.01         0.12

CORE_MLC_DEMAND_FILL                            502051       99.781%           502051       99.781%
CORE_MLC_PREF_FILL                                1102        0.219%             1102        0.219%
                                                503153      100.000%           503153      100.000%
                                                  0.00         0.05              0.00         0.05

CORE_MLC_PREF_FILL_USED                          10276       90.315%            10276       90.315%
CORE_MLC_PREF_FILL_PARTIAL_USED                   1102        9.685%             1102        9.685%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                 11378      100.000%            11378      100.000%
                                                  0.10         0.28              0.10         0.28

CORE_L1_PREF_REQ_MISS                            11996        2.427%            11996        2.427%
CORE_L1_DEMAND_MISS                              13246        2.680%            13246        2.680%
CORE_L1_WB_MISS                                 469081       94.894%           469081       94.894%
                                                494323      100.000%           494323      100.000%
                                                  1.92         1.88              1.92         1.88

CORE_L1_PREF_REQ_HIT                              4519       10.150%             4519       10.150%
CORE_L1_DEMAND_HIT                               13235       29.728%            13235       29.728%
CORE_L1_WB_HIT                                   26767       60.122%            26767       60.122%
                                                 44521      100.000%            44521      100.000%
                                                  1.50         1.26              1.50         1.26

CORE_L1_HIT                                      13240       49.874%            13240       49.874%
CORE_L1_MISS                                     13307       50.126%            13307       50.126%
                                                 26547      100.000%            26547      100.000%
                                                  0.50         0.50              0.50         0.50

CORE_L1_FILL                                    492923       99.722%           492923       99.722%
CORE_L1_WB_FILL                                   1376        0.278%             1376        0.278%
                                                494299      100.000%           494299      100.000%
                                                  0.00         0.05              0.00         0.05

CORE_L1_DEMAND_FILL                             480927       97.566%           480927       97.566%
CORE_L1_PREF_FILL                                11996        2.434%            11996        2.434%
                                                492923      100.000%           492923      100.000%
                                                  0.02         0.15              0.02         0.15

CORE_L1_PREF_FILL_USED                            8824       73.558%             8824       73.558%
CORE_L1_PREF_FILL_PARTIAL_USED                    1097        9.145%             1097        9.145%
CORE_L1_PREF_FILL_NOT_USED                        2075       17.297%             2075       17.297%
                                                 11996      100.000%            11996      100.000%
                                                  0.44         0.70              0.44         0.70

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
COCORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nanCOCORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanCOCORE_L1_PREF_USED_POS0                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS1                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS2                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS3                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS4                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS5                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS6                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS7                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS8                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS9                               0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS10                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS11                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS12                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS13                              0         -nan%                0         -nanCORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
COCORE_L1_PREF_USED_POS29                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS30                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS31                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS32                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS33                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS34                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS35                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS36                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS37                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS38                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS39                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS40                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS41                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS42                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS43                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS44                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS45                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS46                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS47                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS48                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS49                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS50                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS51                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS52                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS53                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS54                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS55                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS56                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS57                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS58                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS59                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS60                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS61                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS62                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS63                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS64                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS65                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS66                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS67                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS68                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS69                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS70                              0         -nan%                0         -nanCOCORE_L1_PREF_USED_POS71                              0         -nan%                0         -nanCORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nanL1L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nanL1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nanL1L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nanL1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nanL1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nanL1L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanL1L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nanL1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nanL1L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanCOCORE_PREF_MLC_SENT                                   0                              0              COCORE_PREF_MLC_USED                               32150       96.114%            32150       96.114COCORE_PREF_MLC_PARTIAL_USED                        1300        3.886%             1300        3.886COCORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000COCORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                 33450      100.000%            33450      100.000%
                                                  0.04         0.19              0.04         0.19COCORE_PREF_L1_SENT                                18523                          18523              COCORE_PREF_L1_USED                                12632       55.020%            12632       55.020COCORE_PREF_L1_PARTIAL_USED                         1296        5.645%             1296        5.645COCORE_PREF_L1_NOT_USED                             9031       39.335%             9031       39.335COCORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                 22959      100.000%            22959      100.000%
                                                  0.84         0.73              0.84         0.73TOTOTAL_MEM_LATENCY                           1027540171      693.0911       1027540171      693.0911TOTOTAL_MEM_LATENCY_DEMAND                     546654129      373.3915        546654129      373.3915TOTOTAL_MEM_LATENCY_PREF                       480886042    25961.5636        480886042    25961.5636COCORE_MEM_LATENCY                            1027540171      693.0911       1027540171      693.0911COCORE_MEM_LATENCY_DEMAND                      546654129      373.3915        546654129      373.3915COCORE_MEM_LATENCY_PREF                        480886042    25961.5636        480886042    25961.5636CORE_MEM_LATENCY_IFETCH                         523767        0.329%           523767        0.329%
CORE_MEM_LATENCY_DFETCH                        1352218        0.851%          1352218        0.851%
CORE_MEM_LATENCY_DSTORE                         756213        0.476%           756213        0.476%
CORE_MEM_LATENCY_IPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                       5522498        3.474%          5522498        3.474%
CORE_MEM_LATENCY_DPRF                        149283111       93.913%        149283111       93.913%
CORE_MEM_LATENCY_WB                            1520790        0.957%          1520790        0.957%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                             158958597      100.000%        158958597      100.000%
                                                  5.89         0.57              5.89         0.57

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                        158958597      322.4816        158958597      322.4816

TOTAL_L1_MISS_LATENCY_DEMAND                 157008013      326.4695        157008013      326.4695

TOTAL_L1_MISS_LATENCY_PREF                     1950584      162.6029          1950584      162.6029

CORE_L1_MISS_LATENCY                         158958597      322.4816        158958597      322.4816

CORE_L1_MISS_LATENCY_DEMAND                  157008013      326.4695        157008013      326.4695

CORE_L1_MISS_LATENCY_PREF                      1950584      162.6029          1950584      162.6029

CORE_EVICTED_L1_DEMAND                          449965       97.494%           449965       97.494%
CORE_EVICTED_L1_PREF_USED                         9637        2.088%             9637        2.088%
CORE_EVICTED_L1_PREF_NOT_USED                     1929        0.418%             1929        0.418%
                                                461531      100.000%           461531      100.000%
                                                  0.03         0.19              0.03         0.19

CORE_EVICTED_MLC_DEMAND                          39608        7.868%            39608        7.868%
CORE_EVICTED_MLC_PREF_USED                       11371        2.259%            11371        2.259%
CORE_EVICTED_MLC_PREF_NOT_USED                  452455       89.874%           452455       89.874%
                                                503434      100.000%           503434      100.000%
                                                  1.82         1.74              1.82         1.74

CORE_MEM_LATENCY_AVE_DEMAND                  151900613      337.5832        151900613      337.5832

CORE_MEM_LATENCY_AVE_PREF_USED                 5087057      527.8673          5087057      527.8673

COCORE_MEM_LATENCY_AVE_PREF_NOT_USED           516359248   116401.9946        516359248   116401.9946DRDRAM_LATENCY                                         0                              0              TOTOTAL_DRAM_LATENCY                                   0                              0              DRDRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              DRDRAM_ACTIVATE_STALLING                               0                              0              DRDRAM_PRECHARGE_STALLING                              0                              0              DRDRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              L1L1_STAY_DEMAND                            800532931130   557287.1300     800532931130   557287.1300L1L1_STAY_PREF_USED                          29749430203  2188584.5805      29749430203  2188584.5805L1L1_STAY_PREF_NOT_USED                       5130327688  1156521.1199       5130327688  1156521.1199TOTOTAL_DATA_MISS_LATENCY                        7160027                        7160027              TOTOTAL_DATA_MISS_COUNT                            47572                          47572              COCORE_PREF_L1_NOT_USED_LATENCY200                  2725       61.429%             2725       61.429COCORE_PREF_L1_NOT_USED_LATENCY400                  1106       24.932%             1106       24.932COCORE_PREF_L1_NOT_USED_LATENCY600                   453       10.212%              453       10.212COCORE_PREF_L1_NOT_USED_LATENCY800                    59        1.330%               59        1.330COCORE_PREF_L1_NOT_USED_LATENCY1000                   18        0.406%               18        0.406COCORE_PREF_L1_NOT_USED_LATENCY1200                   18        0.406%               18        0.406COCORE_PREF_L1_NOT_USED_LATENCY1400                   17        0.383%               17        0.383COCORE_PREF_L1_NOT_USED_LATENCY1600                   20        0.451%               20        0.451COCORE_PREF_L1_NOT_USED_LATENCY1600MORE               20        0.451%               20        0.451%
                                                  4436      100.000%             4436      100.000%
                                                  0.62         0.99              0.62         0.99COCORE_PREF_L1_NOT_USED_DISTANCE_1                     0        0.000%                0        0.000COCORE_PREF_L1_NOT_USED_DISTANCE_2                     3        0.068%                3        0.068COCORE_PREF_L1_NOT_USED_DISTANCE_4                    96        2.164%               96        2.164COCORE_PREF_L1_NOT_USED_DISTANCE_8                   563       12.692%              563       12.692COCORE_PREF_L1_NOT_USED_DISTANCE_16                 1463       32.980%             1463       32.980COCORE_PREF_L1_NOT_USED_DISTANCE_32                 1516       34.175%             1516       34.175COCORE_PREF_L1_NOT_USED_DISTANCE_MORE                795       17.922%              795       17.922%
                                                  4436      100.000%             4436      100.000%
                                                  4.53         2.16              4.53         2.16COCORE_PREF_L1_USED_LATENCY200                     10268       75.539%            10268       75.539COCORE_PREF_L1_USED_LATENCY400                      2010       14.787%             2010       14.787COCORE_PREF_L1_USED_LATENCY600                       788        5.797%              788        5.797COCORE_PREF_L1_USED_LATENCY800                       261        1.920%              261        1.920COCORE_PREF_L1_USED_LATENCY1000                       54        0.397%               54        0.397CORE_PREF_L1_USED_LATENCY1200                       52        0.540%               52        0.540%
CORE_PREF_L1_USED_LATENCY1400                       26        0.270%               26        0.270%
CORE_PREF_L1_USED_LATENCY1600                       26        0.270%               26        0.270%
CORE_PREF_L1_USED_LATENCY1600MORE                   37        0.384%               37        0.384%
                                                  9637      100.000%             9637      100.000%
                                                  0.37         0.94              0.37         0.94

CORE_PREF_L1_USED_DISTANCE_1                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_2                        12        0.125%               12        0.125%
CORE_PREF_L1_USED_DISTANCE_4                       282        2.926%              282        2.926%
CORE_PREF_L1_USED_DISTANCE_8                       849        8.810%              849        8.810%
CORE_PREF_L1_USED_DISTANCE_16                     7754       80.461%             7754       80.461%
CORE_PREF_L1_USED_DISTANCE_32                      602        6.247%              602        6.247%
CORE_PREF_L1_USED_DISTANCE_MORE                    138        1.432%              138        1.432%
                                                  9637      100.000%             9637      100.000%
                                                  3.94         0.75              3.94         0.75

CORE_PREF_L1_DEMAND_LATENCY300                  246185       54.712%           246185       54.712%
CORE_PREF_L1_DEMAND_LATENCY400                   95847       21.301%            95847       21.301%
CORE_PREF_L1_DEMAND_LATENCY500                   57107       12.691%            57107       12.691%
CORE_PREF_L1_DEMAND_LATENCY600                   12419        2.760%            12419        2.760%
CORE_PREF_L1_DEMAND_LATENCY700                   19303        4.290%            19303        4.290%
CORE_PREF_L1_DEMAND_LATENCY800                    5401        1.200%             5401        1.200%
CORE_PREF_L1_DEMAND_LATENCY900                    3230        0.718%             3230        0.718%
CORE_PREF_L1_DEMAND_LATENCY1000                   1684        0.374%             1684        0.374%
CORE_PREF_L1_DEMAND_LATENCY1000MORE               8789        1.953%             8789        1.953%
                                                449965      100.000%           449965      100.000%
                                                  1.01         1.45              1.01         1.45

CORE_PREF_MLC_NOT_USED_LATENCY200                87551       19.350%            87551       19.350%
CORE_PREF_MLC_NOT_USED_LATENCY400               204922       45.291%           204922       45.291%
CORE_PREF_MLC_NOT_USED_LATENCY600               116448       25.737%           116448       25.737%
CORE_PREF_MLC_NOT_USED_LATENCY800                28027        6.194%            28027        6.194%
CORE_PREF_MLC_NOT_USED_LATENCY1000                6181        1.366%             6181        1.366%
CORE_PREF_MLC_NOT_USED_LATENCY1200                1560        0.345%             1560        0.345%
CORE_PREF_MLC_NOT_USED_LATENCY1400                 964        0.213%              964        0.213%
CORE_PREF_MLC_NOT_USED_LATENCY1600                2858        0.632%             2858        0.632%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE            3944        0.872%             3944        0.872%
                                                452455      100.000%           452455      100.000%
                                                  1.35         1.06              1.35         1.06

CORE_PREF_MLC_USED_LATENCY200                     3416       30.041%             3416       30.041%
CORE_PREF_MLC_USED_LATENCY400                     5079       44.666%             5079       44.666%
CORE_PREF_MLC_USED_LATENCY600                     2217       19.497%             2217       19.497%
CORE_PREF_MLC_USED_LATENCY800                      411        3.614%              411        3.614%
CORE_PREF_MLC_USED_LATENCY1000                      35        0.308%               35        0.308%
CORE_PREF_MLC_USED_LATENCY1200                       6        0.053%                6        0.053%
COCORE_PREF_MLC_USED_LATENCY1400                      80        0.239%               80        0.239COCORE_PREF_MLC_USED_LATENCY1600                     231        0.691%              231        0.691COCORE_PREF_MLC_USED_LATENCY1600MORE                 244        0.729%              244        0.729%
                                                 33448      100.000%            33448      100.000%
                                                  1.17         1.00              1.17         1.00COCORE_PREF_MLC_DEMAND_LATENCY300                  77350       85.044%            77350       85.044COCORE_PREF_MLC_DEMAND_LATENCY400                   5300        5.827%             5300        5.827COCORE_PREF_MLC_DEMAND_LATENCY500                   4220        4.640%             4220        4.640COCORE_PREF_MLC_DEMAND_LATENCY600                   1730        1.902%             1730        1.902COCORE_PREF_MLC_DEMAND_LATENCY700                    949        1.043%              949        1.043COCORE_PREF_MLC_DEMAND_LATENCY800                    487        0.535%              487        0.535COCORE_PREF_MLC_DEMAND_LATENCY900                    239        0.263%              239        0.263COCORE_PREF_MLC_DEMAND_LATENCY1000                    74        0.081%               74        0.081COCORE_PREF_MLC_DEMAND_LATENCY1000MORE               604        0.664%              604        0.664%
                                                 90953      100.000%            90953      100.000%
                                                  0.35         1.02              0.35         1.02TOTOTAL_BATCH_FORMED                                   0                              0              TOTOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nanCOCORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nanCOCORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nanCOCORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nanDRDRAM_ROW_BATCHES                                     0                              0              REREJECTED_QUEUE_MLC                                   0                              0              REREJECTED_QUEUE_L1                                   51                             51              REREJECTED_QUEUE_BUS_OUT                               0                              0              LELEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000LELEADING_LOADS                                        0        0.0000                0        0.0000MEMEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000TOTOTAL_MEM_REQ_LATENCY                                0                              0              TOTOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nanTOTOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nanTOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                               11697570                       11697570              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                      9780                           9780              

LONGEST_DCACHE_MISS_CHAIN                        28444                          28444              

NUM_DCACHE_MISSES_IN_WINDOW_1                     2414       24.683%             2414       24.683%
NUM_DCACHE_MISSES_IN_WINDOW_2                     2154       22.025%             2154       22.025%
NUM_DCACHE_MISSES_IN_WINDOW_3                     1540       15.746%             1540       15.746%
NUM_DCACHE_MISSES_IN_WINDOW_4                      917        9.376%              917        9.376%
NUM_DCACHE_MISSES_IN_WINDOW_5                      639        6.534%              639        6.534%
NUM_DCACHE_MISSES_IN_WINDOW_6                      462        4.724%              462        4.724%
NUM_DCACHE_MISSES_IN_WINDOW_7                      335        3.425%              335        3.425%
NUM_DCACHE_MISSES_IN_WINDOW_8                      250        2.556%              250        2.556%
NUM_DCACHE_MISSES_IN_WINDOW_9                      191        1.953%              191        1.953%
NUM_DCACHE_MISSES_IN_WINDOW_10                     172        1.759%              172        1.759%
NUM_DCACHE_MISSES_IN_WINDOW_11                     157        1.605%              157        1.605%
NUM_DCACHE_MISSES_IN_WINDOW_12                     115        1.176%              115        1.176%
NUM_DCACHE_MISSES_IN_WINDOW_13                      81        0.828%               81        0.828%
NUM_DCACHE_MISSES_IN_WINDOW_14                      67        0.685%               67        0.685%
NUM_DCACHE_MISSES_IN_WINDOW_15                      62        0.634%               62        0.634%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE             224        2.290%              224        2.290%
                                                  9780      100.000%             9780      100.000%
                                                  2.92         3.22              2.92         3.22

DCACHE_MLP_IN_WINDOW_1_0                          6084       62.209%             6084       62.209%
DCACHE_MLP_IN_WINDOW_1_5                          2082       21.288%             2082       21.288%
DCDCACHE_MLP_IN_WINDOW_2_0                          1805        8.503%             1805        8.503DCDCACHE_MLP_IN_WINDOW_2_5                           607        2.860%              607        2.860DCDCACHE_MLP_IN_WINDOW_3_0                           325        1.531%              325        1.531DCDCACHE_MLP_IN_WINDOW_3_5                           173        0.815%              173        0.815DCDCACHE_MLP_IN_WINDOW_4_0                           103        0.485%              103        0.485DCDCACHE_MLP_IN_WINDOW_4_5                            52        0.245%               52        0.245DCDCACHE_MLP_IN_WINDOW_5_0                            71        0.334%               71        0.334DCDCACHE_MLP_IN_WINDOW_5_5                            51        0.240%               51        0.240DCDCACHE_MLP_IN_WINDOW_6_0                            31        0.146%               31        0.146DCDCACHE_MLP_IN_WINDOW_6_5                            11        0.052%               11        0.052DCDCACHE_MLP_IN_WINDOW_7_0                            10        0.047%               10        0.047DCDCACHE_MLP_IN_WINDOW_7_5                             5        0.024%                5        0.024DCDCACHE_MLP_IN_WINDOW_8_0                            25        0.118%               25        0.118DCDCACHE_MLP_IN_WINDOW_8_5_OR_MORE                    20        0.094%               20        0.094%
                                                 21227      100.000%            21227      100.000%
                                                  0.72         1.37              0.72         1.37PAPARAM_CHIP_CYCLE_TIME                                0                              0              PAPARAM_CORE_CYCLE_TIME                           312500                         312500              PAPARAM_L1_CYCLE_TIME                             312500                         312500              PAPARAM_MEMORY_CYCLE_TIME                         833333                         833333              MEMEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nanMEMEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nanMEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                            11520865       98.489%         11520865       98.489%
MEM_REQ_DEMANDS__4                              129805        1.110%           129805        1.110%
MEM_REQ_DEMANDS__8                               24347        0.208%            24347        0.208%
MEM_REQ_DEMANDS_12                               10562        0.090%            10562        0.090%
MEM_REQ_DEMANDS_16                                6899        0.059%             6899        0.059%
MEM_REQ_DEMANDS_20                                1324        0.011%             1324        0.011%
MEM_REQ_DEMANDS_24                                1983        0.017%             1983        0.017%
MEM_REQ_DEMANDS_28                                1785        0.015%             1785        0.015%
MEM_REQ_DEMANDS_32                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_36                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                              11697570      100.000%         11697570      100.000%
                                                  0.02         0.23              0.02         0.23

MEM_REQ_PREFS__0                               4016931       34.340%          4016931       34.340%
MEM_REQ_PREFS__4                                333657        2.852%           333657        2.852%
MEM_REQ_PREFS__8                                238869        2.042%           238869        2.042%
MEM_REQ_PREFS_12                                310861        2.657%           310861        2.657%
MEM_REQ_PREFS_16                                694611        5.938%           694611        5.938%
MEM_REQ_PREFS_20                                803984        6.873%           803984        6.873%
MEM_REQ_PREFS_24                               2329373       19.913%          2329373       19.913%
MEM_REQ_PREFS_28                               2969284       25.384%          2969284       25.384%
MEM_REQ_PREFS_32                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_36                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_40                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_44                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_48                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_52                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_56                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_60                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                              11697570      100.000%         11697570      100.000%
                                                  3.70         2.05              3.70         2.05

MEM_REQ_WRITEBACKS__0                         11691326       99.947%         11691326       99.947%
MEM_REQ_WRITEBACKS__4                             6193        0.053%             6193        0.053%
MEM_REQ_WRITEBACKS__8                               51        0.000%               51        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                              11697570      100.000%         11697570      100.000%
                                                  0.00         0.02              0.00         0.02

MEM_REQ_DEMAND_CYCLES                          4279876                        4279876              

MEM_REQ_PREF_CYCLES                          183454064                      183454064              

MEM_REQ_WB_CYCLES                              1130621                        1130621              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRDRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nanDRDRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanDRDRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nanDRDRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nanDRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
COCORES_PER_BANK_5                                     0         -nan%                0         -nanCOCORES_PER_BANK_6                                     0         -nan%                0         -nanCOCORES_PER_BANK_7                                     0         -nan%                0         -nanCOCORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanMEMEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nanMEMEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanMEMEM_BANKS_WITH_REQS                                  0                              0              DRDRAM_CHANNEL_IN_DEMAND                               0                              0              DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRDRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              DRDRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nanDRDRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanNUNUM_MEM_SCHED_DECISIONS                              0                              0              MEMEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nanNUNUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              MEMEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nanROROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nanROROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanROROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nanROROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanMEMEM_BANK_WAITING_CYCLES                              0                              0              MEMEM_WAITING_CYCLES_TIMES_840                         0                              0              MEMEM_PROB_WAITING_CYCLES                              0                              0              DRDRAM_SCHED_QUANTA                                    0                              0              DRDRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nanDRDRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanDRDRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nanDRDRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nanDRDRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanDRDRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              DRDRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              DRDRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              DRDRAM_ROW_OPEN_WAIT                                   0                              0              MEMEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nanMEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEMEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nanMEMEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanEQEQUAL_USE_QUANTUMS                                   0                              0              EQEQUAL_USE_BW_MEASURE_PERIODS                         0                              0              EQEQUAL_USE_BW                                         0                              0              EQEQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nanEQEQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nanEQEQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nanEQEQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nanEQEQUAL_USE_BW_BUS                                     0                              0              EQEQUAL_USE_BW_BANK                                    0                              0              EQEQUAL_USE_BW_FAW                                     0                              0              EQEQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              EQEQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              EQEQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              EQEQUAL_USE_BW_CRIT_PATH                               0                              0              EQEQUAL_USE_BW_BLACK_BOX                               0                              0              DRDRAM_BANK_SERVICE                                    0                              0              DRDRAM_CONTENDED_BANK_SERVICE                          0                              0              DRDRAM_BUS_DIR_SWITCHES                                0                              0              DRDRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              DRDRAM_ACTIVATE_TO_READ                                0                              0              DRDRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nanDRDRAM_ACTIVATE_TO_WRITE                               0                              0              DRDRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nanEQEQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nanEQEQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nanEQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRDRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_11_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_12_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_13_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_14_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_15_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_16_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nanDRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRDRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_25_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_26_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_27_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_28_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_29_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_30_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nanDRDRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nanDRDRAM_NUM_REQS_31_WB                                  0          -nan                0          -nanDRDRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nanDRDRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nanDRDRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nanDRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRDRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                  64731610      100.000%         64731610      100.000%
                                              64731610      100.000%         64731610      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DATA_LD_CYCLES_ONPATH                          7373766                        7373766              

DATA_LD_CYCLES_OFFPATH                          267885                         267885              

DATA_LD_MLC_CYCLES_ONPATH                      1097028                        1097028              

DATA_LD_MLC_CYCLES_OFFPATH                       80538                          80538              

DATA_LD_MLC_ACCESSES_ONPATH                      68388                          68388              

DATA_LD_MLC_ACCESSES_OFFPATH                      5021                           5021              

DATA_LD_L1_CYCLES_ONPATH                       1335643                        1335643              

DATA_LD_L1_CYCLES_OFFPATH                        15790                          15790              

DATA_LD_L1_ACCESSES_ONPATH                       24271                          24271              

DATA_LD_L1_ACCESSES_OFFPATH                        287                            287              

DATA_LD_MEM_CYCLES_ONPATH                      4941095                        4941095              

DATA_LD_MEM_CYCLES_OFFPATH                      171557                         171557              

DATA_LD_MEM_ACCESSES_ONPATH                      21629                          21629              

DATA_LD_MEM_ACCESSES_OFFPATH                       821                            821              

DATA_LD_PREF_CYCLES_ONPATH                           0                              0              

DATA_LD_PREF_CYCLES_OFFPATH                          0                              0              

DATA_LD_PREF_MLC_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MLC_CYCLES_OFFPATH                      0                              0              

DATA_LD_PREF_L1_CYCLES_ONPATH                        0                              0              

DATA_LD_PREF_L1_CYCLES_OFFPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_OFFPATH                      0                              0              



