set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DEC16.vo DEC16_v.sdo}}
	{{"Fast Model"} {DEC16_fast.vo DEC16_v_fast.sdo}}
}
