name: qdec_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x9c
registers:
  - name: qdec0_ctrl0
    description: QDEC0 control0
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: qdec0_ctrl0
  - name: qdec0_ctrl1
    description: QDEC0 control1
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: qdec0_ctrl1
  - name: qdec0_value
    description: QDEC0 value
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: qdec0_value
  - name: qdec0_int_en
    description: QDEC0 interrupt enable
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: qdec0_int_en
  - name: qdec0_int_sts
    description: QDEC0 interrupt status
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: qdec0_int_sts
  - name: qdec0_int_clr
    description: QDEC0 interrupt clear
    offset_bytes: 0x18
    size_bytes: 0x4
    fieldset: qdec0_int_clr
  - name: qdec1_ctrl0
    description: QDEC1 control0
    offset_bytes: 0x40
    size_bytes: 0x4
    fieldset: qdec1_ctrl0
  - name: qdec1_ctrl1
    description: QDEC1 control1
    offset_bytes: 0x44
    size_bytes: 0x4
    fieldset: qdec1_ctrl1
  - name: qdec1_value
    description: QDEC1 value
    offset_bytes: 0x48
    size_bytes: 0x4
    fieldset: qdec1_value
  - name: qdec1_int_en
    description: QDEC1 interrupt enable
    offset_bytes: 0x50
    size_bytes: 0x4
    fieldset: qdec1_int_en
  - name: qdec1_int_sts
    description: QDEC1 interrupt status
    offset_bytes: 0x54
    size_bytes: 0x4
    fieldset: qdec1_int_sts
  - name: qdec1_int_clr
    description: QDEC1 interrupt clear
    offset_bytes: 0x58
    size_bytes: 0x4
    fieldset: qdec1_int_clr
  - name: qdec2_ctrl0
    description: QDEC2 control0
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: qdec2_ctrl0
  - name: qdec2_ctrl1
    description: QDEC2 control1
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: qdec2_ctrl1
  - name: qdec2_value
    description: QDEC2 value
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: qdec2_value
  - name: qdec2_int_en
    description: QDEC2 interrupt enable
    offset_bytes: 0x90
    size_bytes: 0x4
    fieldset: qdec2_int_en
  - name: qdec2_int_sts
    description: QDEC2 interrupt status
    offset_bytes: 0x94
    size_bytes: 0x4
    fieldset: qdec2_int_sts
  - name: qdec2_int_clr
    description: QDEC2 interrupt clear
    offset_bytes: 0x98
    size_bytes: 0x4
    fieldset: qdec2_int_clr
fieldsets:
  - name: qdec0_ctrl0
    description: ""
    fields:
      - name: qdec_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: led_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: led_pol
        description: led polarity
        size_bits: 1
        offset_bits: 2
        reset_value: 0x1
        access: r/w
      - name: deg_en
        description: deglitch
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: deg_cnt
        description: ""
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: spl_period
        description: >-
          "SPL" sample period in [us/sample]. The SAMPLE register will be
          updated for every new sample

          0:  32 us

          1:  64

          2: 128

          3: 256

          4: 512

          5:   1 ms

          6:   2

          7:   4

          8:   8

          9:  16

          A:  32

          B:  65

          C: 131
        size_bits: 4
        offset_bits: 8
        reset_value: 0x2
        access: r/w
      - name: rpt_period
        description: >-
          "RPT" report period in [samples/report]. Specifies the number of
          samples to be accumulated in the ACC1 register before the RPT_RDY and
          DBL_RDY events can be generated

          "RPT_US" report period in [us/report] = SP * RP
        size_bits: 16
        offset_bits: 12
        reset_value: 0xa
        access: r/w
      - name: reserved_28_31
        description: ""
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: qdec0_ctrl1
    description: ""
    fields:
      - name: acc_mode
        description: "acc option  0: Stop accumulate if overflow  1: Continue accumulate"
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_mode
        description: "spl option  0: Stop sample if rpt_rdy  1: Continue sample"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: rpt_mode
        description: "rpt option  0: Count time only if sample change  1: Continue time"
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: input_swap
        description: input a/b swap
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_15
        description: ""
        size_bits: 12
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
      - name: led_period
        description: Period in us the LED is switched on prior to sampling
        size_bits: 9
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: qdec0_value
    description: ""
    fields:
      - name: acc1_val
        description: Sample accumulation (-1024~1023)
        size_bits: 16
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: acc2_val
        description: Double error accumulation (0~15)
        size_bits: 4
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: reserved_20_27
        description: ""
        size_bits: 8
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: spl_val
        description: |-
          Sample value. Direction of last change
          00: no change
          01: clockwise
          11: counter-clockwise
          10: Error
        size_bits: 2
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: qdec0_int_en
    description: ""
    fields:
      - name: rpt_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: dbl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: overflow_en
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec0_int_sts
    description: ""
    fields:
      - name: rpt_rdy_sts
        description: Non-null report ready
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: spl_rdy_sts
        description: Event being generated for every new sample value written to the
          SAMPLE register
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: dbl_rdy_sts
        description: ACC2 double error
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: overflow_sts
        description: ACC1 or ACC2 overflow
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec0_int_clr
    description: ""
    fields:
      - name: rpt_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: w1c
      - name: spl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: w1c
      - name: dbl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: overflow_clr
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec1_ctrl0
    description: ""
    fields:
      - name: qdec_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: led_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: led_pol
        description: led polarity
        size_bits: 1
        offset_bits: 2
        reset_value: 0x1
        access: r/w
      - name: deg_en
        description: deglitch
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: deg_cnt
        description: ""
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: spl_period
        description: >-
          "SPL" sample period in [us/sample]. The SAMPLE register will be
          updated for every new sample

          0:  32 us

          1:  64

          2: 128

          3: 256

          4: 512

          5:   1 ms

          6:   2

          7:   4

          8:   8

          9:  16

          A:  32

          B:  65

          C: 131
        size_bits: 4
        offset_bits: 8
        reset_value: 0x2
        access: r/w
      - name: rpt_period
        description: >-
          "RPT" report period in [samples/report]. Specifies the number of
          samples to be accumulated in the ACC1 register before the RPT_RDY and
          DBL_RDY events can be generated

          "RPT_US" report period in [us/report] = SP * RP
        size_bits: 16
        offset_bits: 12
        reset_value: 0xa
        access: r/w
      - name: reserved_28_31
        description: ""
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: qdec1_ctrl1
    description: ""
    fields:
      - name: acc_mode
        description: "acc option  0: Stop accumulate if overflow  1: Continue accumulate"
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_mode
        description: "spl option  0: Stop sample if rpt_rdy  1: Continue sample"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: rpt_mode
        description: "rpt option  0: Count time only if sample change  1: Continue time"
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: input_swap
        description: input a/b swap
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_15
        description: ""
        size_bits: 12
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
      - name: led_period
        description: Period in us the LED is switched on prior to sampling
        size_bits: 9
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: qdec1_value
    description: ""
    fields:
      - name: acc1_val
        description: Sample accumulation (-1024~1023)
        size_bits: 16
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: acc2_val
        description: Double error accumulation (0~15)
        size_bits: 4
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: reserved_20_27
        description: ""
        size_bits: 8
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: spl_val
        description: |-
          Sample value. Direction of last change
          00: no change
          01: clockwise
          11: counter-clockwise
          10: Error
        size_bits: 2
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: qdec1_int_en
    description: ""
    fields:
      - name: rpt_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: dbl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: overflow_en
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec1_int_sts
    description: ""
    fields:
      - name: rpt_rdy_sts
        description: Non-null report ready
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: spl_rdy_sts
        description: Event being generated for every new sample value written to the
          SAMPLE register
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: dbl_rdy_sts
        description: ACC2 double error
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: overflow_sts
        description: ACC1 or ACC2 overflow
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec1_int_clr
    description: ""
    fields:
      - name: rpt_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: w1c
      - name: spl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: w1c
      - name: dbl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: overflow_clr
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec2_ctrl0
    description: ""
    fields:
      - name: qdec_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: led_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: led_pol
        description: led polarity
        size_bits: 1
        offset_bits: 2
        reset_value: 0x1
        access: r/w
      - name: deg_en
        description: deglitch
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: deg_cnt
        description: ""
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: spl_period
        description: >-
          "SPL" sample period in [us/sample]. The SAMPLE register will be
          updated for every new sample

          0:  32 us

          1:  64

          2: 128

          3: 256

          4: 512

          5:   1 ms

          6:   2

          7:   4

          8:   8

          9:  16

          A:  32

          B:  65

          C: 131
        size_bits: 4
        offset_bits: 8
        reset_value: 0x2
        access: r/w
      - name: rpt_period
        description: >-
          "RPT" report period in [samples/report]. Specifies the number of
          samples to be accumulated in the ACC1 register before the RPT_RDY and
          DBL_RDY events can be generated

          "RPT_US" report period in [us/report] = SP * RP
        size_bits: 16
        offset_bits: 12
        reset_value: 0xa
        access: r/w
      - name: reserved_28_31
        description: ""
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: qdec2_ctrl1
    description: ""
    fields:
      - name: acc_mode
        description: "acc option  0: Stop accumulate if overflow  1: Continue accumulate"
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_mode
        description: "spl option  0: Stop sample if rpt_rdy  1: Continue sample"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: rpt_mode
        description: "rpt option  0: Count time only if sample change  1: Continue time"
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: input_swap
        description: input a/b swap
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_15
        description: ""
        size_bits: 12
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
      - name: led_period
        description: Period in us the LED is switched on prior to sampling
        size_bits: 9
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: qdec2_value
    description: ""
    fields:
      - name: acc1_val
        description: Sample accumulation (-1024~1023)
        size_bits: 16
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: acc2_val
        description: Double error accumulation (0~15)
        size_bits: 4
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: reserved_20_27
        description: ""
        size_bits: 8
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: spl_val
        description: |-
          Sample value. Direction of last change
          00: no change
          01: clockwise
          11: counter-clockwise
          10: Error
        size_bits: 2
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: qdec2_int_en
    description: ""
    fields:
      - name: rpt_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: spl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: dbl_rdy_en
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: overflow_en
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec2_int_sts
    description: ""
    fields:
      - name: rpt_rdy_sts
        description: Non-null report ready
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: spl_rdy_sts
        description: Event being generated for every new sample value written to the
          SAMPLE register
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: dbl_rdy_sts
        description: ACC2 double error
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: overflow_sts
        description: ACC1 or ACC2 overflow
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: qdec2_int_clr
    description: ""
    fields:
      - name: rpt_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: w1c
      - name: spl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: w1c
      - name: dbl_rdy_clr
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: overflow_clr
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: reserved_4_31
        description: ""
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
