<dec f='codebrowser/include/hw/pci/pcie.h' l='100' type='void pcie_cap_deverr_reset(PCIDevice * dev)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='47' u='c' c='rp_reset'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='53' u='c' c='xio3130_downstream_reset'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='53' u='c' c='xio3130_upstream_reset'/>
<def f='codebrowser/hw/pci/pcie.c' l='234' ll='240' type='void pcie_cap_deverr_reset(PCIDevice * dev)'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1889' u='c' c='virtio_pci_reset'/>
