$comment
	File created using the following command:
		vcd file memory5.msim.vcd -direction
$end
$date
	Mon Jun 13 20:26:27 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module memory5_vlg_vec_tst $end
$var reg 1 ! clk1 $end
$var reg 1 " clk2 $end
$var reg 8 # data_in [7:0] $end
$var reg 4 $ rd_address [3:0] $end
$var reg 4 % wr_address [3:0] $end
$var reg 1 & write $end
$var wire 1 ' data_out [7] $end
$var wire 1 ( data_out [6] $end
$var wire 1 ) data_out [5] $end
$var wire 1 * data_out [4] $end
$var wire 1 + data_out [3] $end
$var wire 1 , data_out [2] $end
$var wire 1 - data_out [1] $end
$var wire 1 . data_out [0] $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 data_out[0]~output_o $end
$var wire 1 7 data_out[1]~output_o $end
$var wire 1 8 data_out[2]~output_o $end
$var wire 1 9 data_out[3]~output_o $end
$var wire 1 : data_out[4]~output_o $end
$var wire 1 ; data_out[5]~output_o $end
$var wire 1 < data_out[6]~output_o $end
$var wire 1 = data_out[7]~output_o $end
$var wire 1 > write~input_o $end
$var wire 1 ? clk1~input_o $end
$var wire 1 @ clk1~inputclkctrl_outclk $end
$var wire 1 A clk2~input_o $end
$var wire 1 B clk2~inputclkctrl_outclk $end
$var wire 1 C data_in[0]~input_o $end
$var wire 1 D wr_address[0]~input_o $end
$var wire 1 E wr_address[1]~input_o $end
$var wire 1 F wr_address[2]~input_o $end
$var wire 1 G wr_address[3]~input_o $end
$var wire 1 H rd_address[0]~input_o $end
$var wire 1 I rd_address[1]~input_o $end
$var wire 1 J rd_address[2]~input_o $end
$var wire 1 K rd_address[3]~input_o $end
$var wire 1 L data_in[1]~input_o $end
$var wire 1 M data_in[2]~input_o $end
$var wire 1 N data_in[3]~input_o $end
$var wire 1 O data_in[4]~input_o $end
$var wire 1 P data_in[5]~input_o $end
$var wire 1 Q data_in[6]~input_o $end
$var wire 1 R data_in[7]~input_o $end
$var wire 1 S ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 T ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 U ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 V ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 W ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 X ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 Y ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 Z ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 [ ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 \ ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 ] ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 ^ ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 _ ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 ` ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 a ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 b ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 c ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 d ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 e ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 f ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 g ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 h ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 i ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 j ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 k ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 l ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 m ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 n ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 o ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 p ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 q ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 r ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 s ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 t ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 u ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 v ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 w ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 x ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 y ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 z ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 { ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 | ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 } ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ~ ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b0 $
b0 %
0&
0.
0-
0,
0+
0*
0)
0(
0'
x/
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
$end
#1000000
