<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[15]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[14]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[13]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[12]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[11]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[10]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[9]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[8]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[7]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[6]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[5]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[4]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[3]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[2]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[1]"/>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[15]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[14]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[13]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[12]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[11]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[10]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[9]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[8]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[7]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[6]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[5]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[4]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[3]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[2]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[1]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/fir_compiler_1_M_AXIS_DATA_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS1_TVALID"/>
      </nets>
    </probe>
  </probeset>
</probeData>
