--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml manage.twx manage.ncd -o manage.twr manage.pcf -ucf
FPGA.ucf -ucf DIPSwitch.ucf -ucf VGA.ucf

Design file:              manage.ncd
Physical constraint file: manage.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock i_clk40 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HS          |    8.956(R)|clk40             |   0.000|
            |    8.342(R)|clk75             |   0.000|
o_color<0>  |   18.099(R)|clk40             |   0.000|
            |   16.895(R)|clk75             |   0.000|
o_color<1>  |   19.119(R)|clk40             |   0.000|
            |   17.915(R)|clk75             |   0.000|
o_color<2>  |   19.476(R)|clk40             |   0.000|
            |   18.272(R)|clk75             |   0.000|
o_color<3>  |   19.806(R)|clk40             |   0.000|
            |   18.602(R)|clk75             |   0.000|
o_color<4>  |   19.476(R)|clk40             |   0.000|
            |   18.272(R)|clk75             |   0.000|
o_color<5>  |   17.988(R)|clk40             |   0.000|
            |   16.784(R)|clk75             |   0.000|
o_color<6>  |   18.337(R)|clk40             |   0.000|
            |   17.133(R)|clk75             |   0.000|
o_color<7>  |   18.337(R)|clk40             |   0.000|
            |   17.133(R)|clk75             |   0.000|
o_color<8>  |   18.338(R)|clk40             |   0.000|
            |   17.134(R)|clk75             |   0.000|
o_color<9>  |   18.338(R)|clk40             |   0.000|
            |   17.134(R)|clk75             |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk40        |    5.810|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Dipswitch2<0>  |HS             |   10.069|
Dipswitch2<0>  |VS             |   10.051|
Dipswitch2<0>  |o_color<0>     |   12.013|
Dipswitch2<0>  |o_color<1>     |   13.033|
Dipswitch2<0>  |o_color<2>     |   13.390|
Dipswitch2<0>  |o_color<3>     |   13.720|
Dipswitch2<0>  |o_color<4>     |   13.390|
Dipswitch2<0>  |o_color<5>     |   11.902|
Dipswitch2<0>  |o_color<6>     |   12.251|
Dipswitch2<0>  |o_color<7>     |   12.251|
Dipswitch2<0>  |o_color<8>     |   12.252|
Dipswitch2<0>  |o_color<9>     |   12.252|
Dipswitch2<1>  |HS             |    9.554|
Dipswitch2<1>  |VS             |    9.615|
Dipswitch2<1>  |o_color<0>     |   12.090|
Dipswitch2<1>  |o_color<1>     |   13.110|
Dipswitch2<1>  |o_color<2>     |   13.467|
Dipswitch2<1>  |o_color<3>     |   13.797|
Dipswitch2<1>  |o_color<4>     |   13.467|
Dipswitch2<1>  |o_color<5>     |   11.979|
Dipswitch2<1>  |o_color<6>     |   12.328|
Dipswitch2<1>  |o_color<7>     |   12.328|
Dipswitch2<1>  |o_color<8>     |   12.329|
Dipswitch2<1>  |o_color<9>     |   12.329|
---------------+---------------+---------+


Analysis completed Mon Jun 17 15:46:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



