--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! _unit/alien_2_alive_next_and0000  SLICE_X22Y18.X    SLICE_X22Y18.BX  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106550 paths analyzed, 1067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.291ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X18Y23.F2), 5370 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.291ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X15Y30.F3      net (fanout=2)        0.037   N134
    SLICE_X15Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X16Y31.G2      net (fanout=9)        0.893   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y31.Y       Tilo                  0.660   graph_unit/N39
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X18Y32.F1      net (fanout=2)        0.870   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_103
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X18Y23.F2      net (fanout=3)        0.417   N8
    SLICE_X18Y23.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>47
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.291ns (7.084ns logic, 6.207ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.213ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.F1      net (fanout=19)       1.132   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom000051
    SLICE_X19Y30.F4      net (fanout=1)        0.479   graph_unit/Mrom_rom_data_ship_rom00005
    SLICE_X19Y30.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_102
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X19Y30.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X19Y30.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X18Y23.F2      net (fanout=3)        0.417   N8
    SLICE_X18Y23.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>47
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (7.081ns logic, 6.132ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.167ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.G1      net (fanout=19)       1.137   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom0002101
    SLICE_X18Y32.G2      net (fanout=1)        0.377   graph_unit/Mrom_rom_data_ship_rom000210
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_113
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X18Y23.F2      net (fanout=3)        0.417   N8
    SLICE_X18Y23.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>47
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.167ns (7.132ns logic, 6.035ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X20Y22.F1), 5370 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X15Y30.F3      net (fanout=2)        0.037   N134
    SLICE_X15Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X16Y31.G2      net (fanout=9)        0.893   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y31.Y       Tilo                  0.660   graph_unit/N39
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X18Y32.F1      net (fanout=2)        0.870   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_103
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X20Y22.F1      net (fanout=3)        0.374   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>40
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.248ns (7.084ns logic, 6.164ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.170ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.F1      net (fanout=19)       1.132   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom000051
    SLICE_X19Y30.F4      net (fanout=1)        0.479   graph_unit/Mrom_rom_data_ship_rom00005
    SLICE_X19Y30.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_102
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X19Y30.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X19Y30.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X20Y22.F1      net (fanout=3)        0.374   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>40
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.170ns (7.081ns logic, 6.089ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.124ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.G1      net (fanout=19)       1.137   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom0002101
    SLICE_X18Y32.G2      net (fanout=1)        0.377   graph_unit/Mrom_rom_data_ship_rom000210
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_113
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X20Y22.F1      net (fanout=3)        0.374   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>40
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.124ns (7.132ns logic, 5.992ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X19Y23.F3), 5370 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.200ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X15Y30.F3      net (fanout=2)        0.037   N134
    SLICE_X15Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X16Y31.G2      net (fanout=9)        0.893   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y31.Y       Tilo                  0.660   graph_unit/N39
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X18Y32.F1      net (fanout=2)        0.870   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_103
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X19Y23.F3      net (fanout=3)        0.374   N8
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>70
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.200ns (7.036ns logic, 6.164ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.F1      net (fanout=19)       1.132   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom000051
    SLICE_X19Y30.F4      net (fanout=1)        0.479   graph_unit/Mrom_rom_data_ship_rom00005
    SLICE_X19Y30.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_102
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X19Y30.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X19Y30.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X18Y31.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X19Y23.F3      net (fanout=3)        0.374   N8
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>70
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (7.033ns logic, 6.089ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.076ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.XQ      Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X15Y30.G3      net (fanout=10)       1.997   graph_unit/ship_y_reg<1>
    SLICE_X15Y30.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_SW0
    SLICE_X14Y31.G2      net (fanout=2)        0.114   N134
    SLICE_X14Y31.Y       Tilo                  0.660   N79
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y32.G1      net (fanout=19)       1.137   graph_unit/rom_addr_ship<3>
    SLICE_X16Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00005
                                                       graph_unit/Mrom_rom_data_ship_rom0002101
    SLICE_X18Y32.G2      net (fanout=1)        0.377   graph_unit/Mrom_rom_data_ship_rom000210
    SLICE_X18Y32.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_113
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_1
    SLICE_X18Y32.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f52
    SLICE_X18Y32.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X18Y33.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X18Y33.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X19Y31.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.F4      net (fanout=1)        0.821   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X15Y20.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y21.G4      net (fanout=8)        1.152   graph_unit/rd_ship_on
    SLICE_X20Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>36_SW0_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>36_SW0_SW1/O
    SLICE_X20Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>339
    SLICE_X19Y23.F3      net (fanout=3)        0.374   N8
    SLICE_X19Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>70
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.076ns (7.084ns logic, 5.992ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X1Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X1Y21.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X1Y21.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X1Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X1Y21.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X1Y21.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.571ns logic, 0.330ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_projectil_x_reg_9 (SLICE_X26Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_x_reg_9 (FF)
  Destination:          graph_unit/alien_projectil_x_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_x_reg_9 to graph_unit/alien_projectil_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.XQ      Tcko                  0.411   graph_unit/alien_x_reg<9>
                                                       graph_unit/alien_x_reg_9
    SLICE_X26Y36.BX      net (fanout=5)        0.428   graph_unit/alien_x_reg<9>
    SLICE_X26Y36.CLK     Tckdi       (-Th)    -0.116   graph_unit/alien_projectil_x_reg<9>
                                                       graph_unit/alien_projectil_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.527ns logic, 0.428ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X21Y8.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X21Y8.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X21Y8.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.291|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106550 paths, 0 nets, and 3490 connections

Design statistics:
   Minimum period:  13.291ns{1}   (Maximum frequency:  75.239MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 09:45:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



