<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Kitty\Documents\LCD\impl\gwsynthesis\LCD.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Kitty\Documents\LCD\src\LCD.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 28 18:45:55 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>991</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>801</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>14.957</td>
<td>66.857
<td>0.000</td>
<td>7.479</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.429(MHz)</td>
<td>33.517(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.079</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/C[0]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>29.512</td>
</tr>
<tr>
<td>2</td>
<td>1.649</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/C[1]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>27.941</td>
</tr>
<tr>
<td>3</td>
<td>2.754</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
<td>VGAMod_inst/add_54_s18/A0[0]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>26.853</td>
</tr>
<tr>
<td>4</td>
<td>3.075</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/C[3]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>26.515</td>
</tr>
<tr>
<td>5</td>
<td>3.108</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/C[2]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>26.482</td>
</tr>
<tr>
<td>6</td>
<td>4.036</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
<td>VGAMod_inst/add_54_s18/A0[1]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>25.571</td>
</tr>
<tr>
<td>7</td>
<td>4.801</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>25.059</td>
</tr>
<tr>
<td>8</td>
<td>4.942</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/add_54_s18/C[4]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.648</td>
</tr>
<tr>
<td>9</td>
<td>5.101</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.413</td>
</tr>
<tr>
<td>10</td>
<td>5.101</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.413</td>
</tr>
<tr>
<td>11</td>
<td>5.106</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.409</td>
</tr>
<tr>
<td>12</td>
<td>5.183</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.332</td>
</tr>
<tr>
<td>13</td>
<td>5.240</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.275</td>
</tr>
<tr>
<td>14</td>
<td>5.250</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.265</td>
</tr>
<tr>
<td>15</td>
<td>5.250</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.265</td>
</tr>
<tr>
<td>16</td>
<td>5.250</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.265</td>
</tr>
<tr>
<td>17</td>
<td>5.250</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.265</td>
</tr>
<tr>
<td>18</td>
<td>5.250</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.265</td>
</tr>
<tr>
<td>19</td>
<td>5.259</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.255</td>
</tr>
<tr>
<td>20</td>
<td>5.259</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.255</td>
</tr>
<tr>
<td>21</td>
<td>5.450</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.065</td>
</tr>
<tr>
<td>22</td>
<td>5.450</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.065</td>
</tr>
<tr>
<td>23</td>
<td>5.460</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.055</td>
</tr>
<tr>
<td>24</td>
<td>5.460</td>
<td>VGAMod_inst/PixelCount_3_s0/Q</td>
<td>VGAMod_inst/PixelCount_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>24.055</td>
</tr>
<tr>
<td>25</td>
<td>6.991</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
<td>VGAMod_inst/add_54_s18/A0[2]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>29.915</td>
<td>0.000</td>
<td>22.616</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>VGAMod_inst/PixelCount_12_s0/Q</td>
<td>VGAMod_inst/PixelCount_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.710</td>
<td>VGAMod_inst/PixelCount_11_s0/Q</td>
<td>VGAMod_inst/PixelCount_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>3</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_1_s1/Q</td>
<td>VGAMod_inst/LineCount_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>4</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_8_s1/Q</td>
<td>VGAMod_inst/LineCount_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_9_s1/Q</td>
<td>VGAMod_inst/LineCount_9_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_10_s1/Q</td>
<td>VGAMod_inst/LineCount_10_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>VGAMod_inst/LineCount_12_s1/Q</td>
<td>VGAMod_inst/LineCount_12_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_9_s0/Q</td>
<td>VGAMod_inst/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_13_s0/Q</td>
<td>VGAMod_inst/PixelCount_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>VGAMod_inst/PixelCount_14_s0/Q</td>
<td>VGAMod_inst/PixelCount_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>VGAMod_inst/add_54_s18/DOUT[10]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/AD[10]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.865</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>VGAMod_inst/PixelCount_1_s0/Q</td>
<td>VGAMod_inst/PixelCount_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.714</td>
<td>VGAMod_inst/LineCount_4_s1/Q</td>
<td>VGAMod_inst/LineCount_4_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.715</td>
<td>VGAMod_inst/add_54_s18/DOUT[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_20/AD[10]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.869</td>
</tr>
<tr>
<td>15</td>
<td>0.728</td>
<td>VGAMod_inst/add_54_s18/DOUT[3]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/AD[3]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>16</td>
<td>0.729</td>
<td>VGAMod_inst/add_54_s18/DOUT[1]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/AD[1]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.883</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>VGAMod_inst/add_54_s18/DOUT[10]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_13/AD[10]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>18</td>
<td>0.734</td>
<td>VGAMod_inst/add_54_s18/DOUT[1]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_21/AD[2]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>19</td>
<td>0.737</td>
<td>VGAMod_inst/add_54_s18/DOUT[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_15/AD[10]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>20</td>
<td>0.751</td>
<td>VGAMod_inst/add_54_s18/DOUT[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/AD[9]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>21</td>
<td>0.752</td>
<td>VGAMod_inst/add_54_s18/DOUT[4]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/AD[4]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>22</td>
<td>0.753</td>
<td>VGAMod_inst/add_54_s18/DOUT[10]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/AD[10]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>23</td>
<td>0.754</td>
<td>VGAMod_inst/add_54_s18/DOUT[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/AD[9]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>24</td>
<td>0.754</td>
<td>VGAMod_inst/add_54_s18/DOUT[4]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/AD[4]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>25</td>
<td>0.754</td>
<td>VGAMod_inst/add_54_s18/DOUT[3]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/AD[3]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_23</td>
</tr>
<tr>
<td>8</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_22</td>
</tr>
<tr>
<td>9</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>13.629</td>
<td>14.879</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>VGAMod_inst/add_54_s75/I1</td>
</tr>
<tr>
<td>18.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s75/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/add_54_s101/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s101/F</td>
</tr>
<tr>
<td>21.019</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>VGAMod_inst/add_54_s73/I1</td>
</tr>
<tr>
<td>22.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s73/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>VGAMod_inst/add_54_s45/I3</td>
</tr>
<tr>
<td>23.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>23.620</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>24.442</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>25.273</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>VGAMod_inst/add_54_s21/I1</td>
</tr>
<tr>
<td>26.075</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s21/F</td>
</tr>
<tr>
<td>26.508</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>VGAMod_inst/add_54_s34/I3</td>
</tr>
<tr>
<td>27.133</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s34/F</td>
</tr>
<tr>
<td>27.552</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>VGAMod_inst/add_54_s19/I2</td>
</tr>
<tr>
<td>28.651</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s19/F</td>
</tr>
<tr>
<td>31.243</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/C[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.322</td>
<td>-0.324</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.804, 53.552%; route: 13.249, 44.895%; tC2Q: 0.458, 1.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>VGAMod_inst/add_54_s75/I1</td>
</tr>
<tr>
<td>18.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s75/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/add_54_s101/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s101/F</td>
</tr>
<tr>
<td>21.019</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>VGAMod_inst/add_54_s73/I1</td>
</tr>
<tr>
<td>22.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s73/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>VGAMod_inst/add_54_s45/I3</td>
</tr>
<tr>
<td>23.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>23.620</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>24.442</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>25.273</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>VGAMod_inst/add_54_s21/I1</td>
</tr>
<tr>
<td>26.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s21/F</td>
</tr>
<tr>
<td>26.117</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>VGAMod_inst/add_54_s37/I0</td>
</tr>
<tr>
<td>26.743</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s37/F</td>
</tr>
<tr>
<td>26.749</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>VGAMod_inst/add_54_s20/I1</td>
</tr>
<tr>
<td>27.571</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s20/F</td>
</tr>
<tr>
<td>29.673</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/C[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.322</td>
<td>-0.324</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.548, 55.645%; route: 11.935, 42.714%; tC2Q: 0.458, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s8/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s8/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>VGAMod_inst/LCD_DEN_d_s5/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s5/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>VGAMod_inst/n101_s8/I0</td>
</tr>
<tr>
<td>7.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n101_s8/F</td>
</tr>
<tr>
<td>8.369</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>VGAMod_inst/n103_s11/I2</td>
</tr>
<tr>
<td>9.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n103_s11/F</td>
</tr>
<tr>
<td>10.235</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>VGAMod_inst/n104_s16/I3</td>
</tr>
<tr>
<td>11.261</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n104_s16/F</td>
</tr>
<tr>
<td>11.692</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>VGAMod_inst/n105_s16/I2</td>
</tr>
<tr>
<td>12.753</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n105_s16/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>VGAMod_inst/n106_s13/I2</td>
</tr>
<tr>
<td>13.978</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n106_s13/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>VGAMod_inst/n107_s10/I3</td>
</tr>
<tr>
<td>15.507</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n107_s10/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>VGAMod_inst/n107_s9/I0</td>
</tr>
<tr>
<td>16.612</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n107_s9/F</td>
</tr>
<tr>
<td>17.448</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>VGAMod_inst/n110_s15/I1</td>
</tr>
<tr>
<td>18.074</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n110_s15/F</td>
</tr>
<tr>
<td>18.878</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>VGAMod_inst/n110_s12/I2</td>
</tr>
<tr>
<td>19.904</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n110_s12/F</td>
</tr>
<tr>
<td>20.333</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>VGAMod_inst/n112_s20/I2</td>
</tr>
<tr>
<td>21.365</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s20/F</td>
</tr>
<tr>
<td>21.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>VGAMod_inst/n112_s17/I2</td>
</tr>
<tr>
<td>22.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s17/F</td>
</tr>
<tr>
<td>23.795</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>VGAMod_inst/n114_s24/I0</td>
</tr>
<tr>
<td>24.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n114_s24/F</td>
</tr>
<tr>
<td>24.427</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>VGAMod_inst/n114_s21/I1</td>
</tr>
<tr>
<td>25.526</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n114_s21/F</td>
</tr>
<tr>
<td>25.531</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>VGAMod_inst/n114_s19/I1</td>
</tr>
<tr>
<td>26.630</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n114_s19/F</td>
</tr>
<tr>
<td>28.585</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.339</td>
<td>-0.307</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.889, 59.171%; route: 10.506, 39.123%; tC2Q: 0.458, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>VGAMod_inst/add_54_s75/I1</td>
</tr>
<tr>
<td>18.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s75/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/add_54_s101/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s101/F</td>
</tr>
<tr>
<td>21.019</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>VGAMod_inst/add_54_s73/I1</td>
</tr>
<tr>
<td>22.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s73/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>VGAMod_inst/add_54_s45/I3</td>
</tr>
<tr>
<td>23.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>23.620</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>24.442</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>25.283</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>VGAMod_inst/add_54_s22/I0</td>
</tr>
<tr>
<td>26.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s22/F</td>
</tr>
<tr>
<td>28.247</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/C[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.322</td>
<td>-0.324</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.310, 53.969%; route: 11.747, 44.303%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>VGAMod_inst/add_54_s75/I1</td>
</tr>
<tr>
<td>18.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s75/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/add_54_s101/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s101/F</td>
</tr>
<tr>
<td>21.019</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>VGAMod_inst/add_54_s73/I1</td>
</tr>
<tr>
<td>22.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s73/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>VGAMod_inst/add_54_s45/I3</td>
</tr>
<tr>
<td>23.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>23.620</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>24.442</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>25.273</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>VGAMod_inst/add_54_s21/I1</td>
</tr>
<tr>
<td>26.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s21/F</td>
</tr>
<tr>
<td>28.214</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/C[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.322</td>
<td>-0.324</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.100, 53.243%; route: 11.924, 45.026%; tC2Q: 0.458, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s8/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s8/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>VGAMod_inst/LCD_DEN_d_s5/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s5/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>VGAMod_inst/n101_s8/I0</td>
</tr>
<tr>
<td>7.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n101_s8/F</td>
</tr>
<tr>
<td>8.369</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>VGAMod_inst/n103_s11/I2</td>
</tr>
<tr>
<td>9.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n103_s11/F</td>
</tr>
<tr>
<td>10.235</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>VGAMod_inst/n104_s16/I3</td>
</tr>
<tr>
<td>11.261</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n104_s16/F</td>
</tr>
<tr>
<td>11.692</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>VGAMod_inst/n105_s16/I2</td>
</tr>
<tr>
<td>12.753</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n105_s16/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>VGAMod_inst/n106_s13/I2</td>
</tr>
<tr>
<td>13.978</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n106_s13/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>VGAMod_inst/n107_s10/I3</td>
</tr>
<tr>
<td>15.507</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n107_s10/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>VGAMod_inst/n107_s9/I0</td>
</tr>
<tr>
<td>16.612</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n107_s9/F</td>
</tr>
<tr>
<td>17.448</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>VGAMod_inst/n110_s15/I1</td>
</tr>
<tr>
<td>18.074</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n110_s15/F</td>
</tr>
<tr>
<td>18.878</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>VGAMod_inst/n110_s12/I2</td>
</tr>
<tr>
<td>19.904</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n110_s12/F</td>
</tr>
<tr>
<td>20.333</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>VGAMod_inst/n112_s20/I2</td>
</tr>
<tr>
<td>21.365</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s20/F</td>
</tr>
<tr>
<td>21.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>VGAMod_inst/n112_s17/I2</td>
</tr>
<tr>
<td>22.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s17/F</td>
</tr>
<tr>
<td>22.976</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>VGAMod_inst/n113_s10/I0</td>
</tr>
<tr>
<td>23.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n113_s10/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>VGAMod_inst/n113_s11/I0</td>
</tr>
<tr>
<td>25.048</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n113_s11/F</td>
</tr>
<tr>
<td>25.467</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>VGAMod_inst/n113_s8/I2</td>
</tr>
<tr>
<td>26.499</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n113_s8/F</td>
</tr>
<tr>
<td>27.303</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.339</td>
<td>-0.307</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.348, 60.021%; route: 9.765, 38.187%; tC2Q: 0.458, 1.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.955</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>VGAMod_inst/SDRAMAddr_14_s2/I0</td>
</tr>
<tr>
<td>25.987</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/SDRAMAddr_14_s2/F</td>
</tr>
<tr>
<td>26.791</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.592</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 49.075%; route: 12.303, 49.096%; tC2Q: 0.458, 1.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>VGAMod_inst/add_54_s75/I1</td>
</tr>
<tr>
<td>18.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s75/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>VGAMod_inst/add_54_s101/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s101/F</td>
</tr>
<tr>
<td>21.019</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>VGAMod_inst/add_54_s73/I1</td>
</tr>
<tr>
<td>22.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s73/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>VGAMod_inst/add_54_s45/I3</td>
</tr>
<tr>
<td>23.195</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>23.620</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>VGAMod_inst/add_54_s23/I1</td>
</tr>
<tr>
<td>24.442</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s23/F</td>
</tr>
<tr>
<td>26.380</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/C[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.322</td>
<td>-0.324</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.278, 53.870%; route: 10.912, 44.271%; tC2Q: 0.458, 1.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>25.113</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>VGAMod_inst/n310_s1/I0</td>
</tr>
<tr>
<td>26.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n310_s1/F</td>
</tr>
<tr>
<td>26.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>VGAMod_inst/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>VGAMod_inst/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.374%; route: 11.657, 47.749%; tC2Q: 0.458, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>25.113</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>VGAMod_inst/n309_s1/I2</td>
</tr>
<tr>
<td>26.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n309_s1/F</td>
</tr>
<tr>
<td>26.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>VGAMod_inst/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>VGAMod_inst/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.374%; route: 11.657, 47.749%; tC2Q: 0.458, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>25.109</td>
<td>2.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/n307_s1/I0</td>
</tr>
<tr>
<td>26.141</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n307_s1/F</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>VGAMod_inst/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.383%; route: 11.652, 47.739%; tC2Q: 0.458, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/n314_s1/I0</td>
</tr>
<tr>
<td>26.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n314_s1/F</td>
</tr>
<tr>
<td>26.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.365, 50.818%; route: 11.509, 47.298%; tC2Q: 0.458, 1.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.975</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/n312_s1/I2</td>
</tr>
<tr>
<td>26.007</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n312_s1/F</td>
</tr>
<tr>
<td>26.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.662%; route: 11.518, 47.450%; tC2Q: 0.458, 1.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>VGAMod_inst/n315_s1/I1</td>
</tr>
<tr>
<td>25.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n315_s1/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.682%; route: 11.509, 47.429%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/n306_s3/I0</td>
</tr>
<tr>
<td>25.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n306_s3/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.682%; route: 11.509, 47.429%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/n303_s1/I0</td>
</tr>
<tr>
<td>25.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n303_s1/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.682%; route: 11.509, 47.429%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/n302_s3/I0</td>
</tr>
<tr>
<td>25.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n302_s3/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.682%; route: 11.509, 47.429%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/n301_s1/I2</td>
</tr>
<tr>
<td>25.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n301_s1/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.682%; route: 11.509, 47.429%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.955</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>VGAMod_inst/n308_s1/I0</td>
</tr>
<tr>
<td>25.987</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n308_s1/F</td>
</tr>
<tr>
<td>25.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>VGAMod_inst/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>VGAMod_inst/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.703%; route: 11.499, 47.408%; tC2Q: 0.458, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.955</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/n304_s1/I0</td>
</tr>
<tr>
<td>25.987</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n304_s1/F</td>
</tr>
<tr>
<td>25.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.298, 50.703%; route: 11.499, 47.408%; tC2Q: 0.458, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.975</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>VGAMod_inst/n313_s4/I0</td>
</tr>
<tr>
<td>25.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n313_s4/F</td>
</tr>
<tr>
<td>25.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.088, 50.231%; route: 11.518, 47.864%; tC2Q: 0.458, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.975</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>VGAMod_inst/n311_s1/I0</td>
</tr>
<tr>
<td>25.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n311_s1/F</td>
</tr>
<tr>
<td>25.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>VGAMod_inst/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>VGAMod_inst/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.088, 50.231%; route: 11.518, 47.864%; tC2Q: 0.458, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>VGAMod_inst/n305_s1/I2</td>
</tr>
<tr>
<td>25.787</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n305_s1/F</td>
</tr>
<tr>
<td>25.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>VGAMod_inst/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>VGAMod_inst/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.088, 50.252%; route: 11.509, 47.843%; tC2Q: 0.458, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>VGAMod_inst/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>3.671</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>VGAMod_inst/n206_s10/I3</td>
</tr>
<tr>
<td>4.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>5.608</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>9.175</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>12.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>VGAMod_inst/add_54_s58/I0</td>
</tr>
<tr>
<td>13.652</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s58/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>VGAMod_inst/add_54_s50/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s50/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>VGAMod_inst/add_54_s89/I3</td>
</tr>
<tr>
<td>17.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s89/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>VGAMod_inst/add_54_s51/I2</td>
</tr>
<tr>
<td>18.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/add_54_s51/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>VGAMod_inst/LineCount_14_s5/I1</td>
</tr>
<tr>
<td>19.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s5/F</td>
</tr>
<tr>
<td>21.060</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>VGAMod_inst/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>22.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LineCount_14_s3/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>VGAMod_inst/n300_s1/I0</td>
</tr>
<tr>
<td>25.787</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n300_s1/F</td>
</tr>
<tr>
<td>25.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>31.246</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.088, 50.252%; route: 11.509, 47.843%; tC2Q: 0.458, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.732</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>VGAMod_inst/LCD_DEN_d_s8/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s8/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>VGAMod_inst/LCD_DEN_d_s5/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/LCD_DEN_d_s5/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>VGAMod_inst/n101_s8/I0</td>
</tr>
<tr>
<td>7.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n101_s8/F</td>
</tr>
<tr>
<td>8.369</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>VGAMod_inst/n103_s11/I2</td>
</tr>
<tr>
<td>9.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n103_s11/F</td>
</tr>
<tr>
<td>10.235</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>VGAMod_inst/n104_s16/I3</td>
</tr>
<tr>
<td>11.261</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n104_s16/F</td>
</tr>
<tr>
<td>11.692</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>VGAMod_inst/n106_s16/I3</td>
</tr>
<tr>
<td>12.791</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n106_s16/F</td>
</tr>
<tr>
<td>12.796</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>VGAMod_inst/n106_s12/I2</td>
</tr>
<tr>
<td>13.822</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n106_s12/F</td>
</tr>
<tr>
<td>14.261</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>VGAMod_inst/n108_s18/I2</td>
</tr>
<tr>
<td>15.293</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n108_s18/F</td>
</tr>
<tr>
<td>15.298</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>VGAMod_inst/n108_s14/I0</td>
</tr>
<tr>
<td>16.359</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n108_s14/F</td>
</tr>
<tr>
<td>16.780</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>VGAMod_inst/n111_s17/I3</td>
</tr>
<tr>
<td>17.879</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n111_s17/F</td>
</tr>
<tr>
<td>17.885</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>VGAMod_inst/n111_s20/I1</td>
</tr>
<tr>
<td>18.707</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n111_s20/F</td>
</tr>
<tr>
<td>19.533</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>VGAMod_inst/n112_s19/I0</td>
</tr>
<tr>
<td>20.632</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s19/F</td>
</tr>
<tr>
<td>20.638</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>VGAMod_inst/n112_s16/I3</td>
</tr>
<tr>
<td>21.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s16/F</td>
</tr>
<tr>
<td>22.551</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>VGAMod_inst/n112_s15/I0</td>
</tr>
<tr>
<td>23.373</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n112_s15/F</td>
</tr>
<tr>
<td>24.348</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/A0[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.646</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.339</td>
<td>-0.307</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.380, 63.584%; route: 7.777, 34.389%; tC2Q: 0.458, 2.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/n303_s1/I1</td>
</tr>
<tr>
<td>2.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n303_s1/F</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>VGAMod_inst/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/n304_s1/I2</td>
</tr>
<tr>
<td>2.383</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n304_s1/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>VGAMod_inst/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>VGAMod_inst/n267_s1/I1</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n267_s1/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>VGAMod_inst/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s1/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>VGAMod_inst/n260_s3/I0</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n260_s3/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>VGAMod_inst/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>VGAMod_inst/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>VGAMod_inst/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_9_s1/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>VGAMod_inst/n259_s1/I2</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n259_s1/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>VGAMod_inst/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>VGAMod_inst/LineCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>VGAMod_inst/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s1/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>VGAMod_inst/n258_s1/I1</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n258_s1/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>VGAMod_inst/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>VGAMod_inst/LineCount_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_12_s1/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>VGAMod_inst/n256_s1/I2</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n256_s1/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>VGAMod_inst/LineCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/n306_s3/I1</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n306_s3/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_13_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/n302_s3/I1</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n302_s3/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/n301_s1/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n301_s1/F</td>
</tr>
<tr>
<td>2.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>VGAMod_inst/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[10]</td>
</tr>
<tr>
<td>2.538</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_9/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 94.703%; tC2Q: 0.046, 5.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/n314_s1/I2</td>
</tr>
<tr>
<td>2.385</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n314_s1/F</td>
</tr>
<tr>
<td>2.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>VGAMod_inst/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s1/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>VGAMod_inst/n264_s1/I0</td>
</tr>
<tr>
<td>2.386</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">VGAMod_inst/n264_s1/F</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/LineCount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>VGAMod_inst/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>VGAMod_inst/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[9]</td>
</tr>
<tr>
<td>2.542</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_20/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_20/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 94.728%; tC2Q: 0.046, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[3]</td>
</tr>
<tr>
<td>2.554</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_9/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 94.801%; tC2Q: 0.046, 5.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[1]</td>
</tr>
<tr>
<td>2.555</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_9/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.837, 94.808%; tC2Q: 0.046, 5.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[10]</td>
</tr>
<tr>
<td>2.557</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_13/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_13/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 94.817%; tC2Q: 0.046, 5.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[1]</td>
</tr>
<tr>
<td>2.561</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_21/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_21/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.843, 94.841%; tC2Q: 0.046, 5.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[9]</td>
</tr>
<tr>
<td>2.564</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_15/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_15/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 94.857%; tC2Q: 0.046, 5.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[9]</td>
</tr>
<tr>
<td>2.578</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_11/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 94.938%; tC2Q: 0.046, 5.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[4]</td>
</tr>
<tr>
<td>2.578</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_11/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 94.939%; tC2Q: 0.046, 5.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[10]</td>
</tr>
<tr>
<td>2.580</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_11/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 94.947%; tC2Q: 0.046, 5.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[9]</td>
</tr>
<tr>
<td>2.581</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_14/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 94.954%; tC2Q: 0.046, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[4]</td>
</tr>
<tr>
<td>2.581</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_14/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 94.954%; tC2Q: 0.046, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>1.718</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">VGAMod_inst/add_54_s18/DOUT[3]</td>
</tr>
<tr>
<td>2.581</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">VGAMod_inst/SDRAMInstance/sp_inst_14/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 94.955%; tC2Q: 0.046, 5.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_23</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_23/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_23/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_22</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_22/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/SDRAMInstance/sp_inst_22/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/PixelCount_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VGAMod_inst/LineCount_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.445</td>
<td>1.488</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.708</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.402</td>
<td>1.488</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.587</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VGAMod_inst/LineCount_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>62</td>
<td>LCD_CLK_d</td>
<td>0.079</td>
<td>0.661</td>
</tr>
<tr>
<td>33</td>
<td>LineCount_14_8</td>
<td>4.801</td>
<td>2.954</td>
</tr>
<tr>
<td>25</td>
<td>SDRAMAddr[11]</td>
<td>23.103</td>
<td>3.435</td>
</tr>
<tr>
<td>25</td>
<td>SDRAMAddr[12]</td>
<td>22.678</td>
<td>3.433</td>
</tr>
<tr>
<td>25</td>
<td>SDRAMAddr[13]</td>
<td>22.692</td>
<td>2.794</td>
</tr>
<tr>
<td>25</td>
<td>SDRAMAddr[14]</td>
<td>23.108</td>
<td>2.277</td>
</tr>
<tr>
<td>24</td>
<td>SDRAMAddr[1]</td>
<td>26.377</td>
<td>3.442</td>
</tr>
<tr>
<td>24</td>
<td>SDRAMAddr[9]</td>
<td>26.377</td>
<td>3.442</td>
</tr>
<tr>
<td>24</td>
<td>SDRAMAddr[10]</td>
<td>23.074</td>
<td>3.247</td>
</tr>
<tr>
<td>24</td>
<td>SDRAMAddr[2]</td>
<td>26.042</td>
<td>3.777</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C17</td>
<td>72.22%</td>
</tr>
<tr>
<td>R13C16</td>
<td>68.06%</td>
</tr>
<tr>
<td>R19C20</td>
<td>63.89%</td>
</tr>
<tr>
<td>R19C21</td>
<td>62.50%</td>
</tr>
<tr>
<td>R14C22</td>
<td>59.72%</td>
</tr>
<tr>
<td>R13C23</td>
<td>59.72%</td>
</tr>
<tr>
<td>R13C21</td>
<td>58.33%</td>
</tr>
<tr>
<td>R14C21</td>
<td>55.56%</td>
</tr>
<tr>
<td>R13C22</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C16</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
